

================================================================
== Vitis HLS Report for 'load_vec_6'
================================================================
* Date:           Mon Sep 15 01:28:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.504 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  3.076 us|  3.076 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 770
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 771 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_812 = muxlogic i32 0"   --->   Operation 771 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_812' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 772 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_812 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 772 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_812' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 773 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_812 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 773 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_812' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 774 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_813 = muxlogic i32 0"   --->   Operation 774 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_813' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 775 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_813 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 775 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_813' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_812" [kernel_rope.cpp:14]   --->   Operation 776 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14"   --->   Operation 777 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_3 : Operation 778 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14" [kernel_rope.cpp:14]   --->   Operation 778 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 779 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_813 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 779 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_813' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 780 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_814 = muxlogic i32 0"   --->   Operation 780 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_814' <Predicate = true> <Delay = 1.35>
ST_3 : Operation 781 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_814 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 781 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_814' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 2.50>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln14_830 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_813" [kernel_rope.cpp:14]   --->   Operation 782 'bitcast' 'bitcast_ln14_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_830"   --->   Operation 783 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_4 : Operation 784 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_830" [kernel_rope.cpp:14]   --->   Operation 784 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_4 : Operation 785 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_814 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 785 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_814' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_4 : Operation 786 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_815 = muxlogic i32 0"   --->   Operation 786 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_815' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 787 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_815 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 787 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_815' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 5 <SV = 4> <Delay = 2.50>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln14_831 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_814" [kernel_rope.cpp:14]   --->   Operation 788 'bitcast' 'bitcast_ln14_831' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_831"   --->   Operation 789 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_5 : Operation 790 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_831" [kernel_rope.cpp:14]   --->   Operation 790 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 791 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_815 = load i32 0" [kernel_rope.cpp:14]   --->   Operation 791 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_815' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_5 : Operation 792 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_816 = muxlogic i32 1"   --->   Operation 792 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_816' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 793 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_816 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 793 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_816' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 6 <SV = 5> <Delay = 2.50>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln14_832 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_815" [kernel_rope.cpp:14]   --->   Operation 794 'bitcast' 'bitcast_ln14_832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 795 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_832"   --->   Operation 795 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_6 : Operation 796 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_832" [kernel_rope.cpp:14]   --->   Operation 796 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_6 : Operation 797 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_816 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 797 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_816' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_6 : Operation 798 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_817 = muxlogic i32 1"   --->   Operation 798 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_817' <Predicate = true> <Delay = 1.35>
ST_6 : Operation 799 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_817 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 799 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_817' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 7 <SV = 6> <Delay = 2.50>
ST_7 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln14_833 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_816" [kernel_rope.cpp:14]   --->   Operation 800 'bitcast' 'bitcast_ln14_833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 801 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_833"   --->   Operation 801 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_7 : Operation 802 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_833" [kernel_rope.cpp:14]   --->   Operation 802 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 803 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_817 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 803 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_817' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_7 : Operation 804 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_818 = muxlogic i32 1"   --->   Operation 804 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_818' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 805 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_818 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 805 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_818' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 8 <SV = 7> <Delay = 2.50>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%bitcast_ln14_834 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_817" [kernel_rope.cpp:14]   --->   Operation 806 'bitcast' 'bitcast_ln14_834' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_834"   --->   Operation 807 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_8 : Operation 808 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_834" [kernel_rope.cpp:14]   --->   Operation 808 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_8 : Operation 809 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_818 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 809 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_818' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_8 : Operation 810 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_819 = muxlogic i32 1"   --->   Operation 810 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_819' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 811 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_819 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 811 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_819' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 9 <SV = 8> <Delay = 2.50>
ST_9 : Operation 812 [1/1] (0.00ns)   --->   "%bitcast_ln14_835 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_818" [kernel_rope.cpp:14]   --->   Operation 812 'bitcast' 'bitcast_ln14_835' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 813 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_835"   --->   Operation 813 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_9 : Operation 814 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_835" [kernel_rope.cpp:14]   --->   Operation 814 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_9 : Operation 815 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_819 = load i32 1" [kernel_rope.cpp:14]   --->   Operation 815 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_819' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_9 : Operation 816 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_820 = muxlogic i32 2"   --->   Operation 816 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_820' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 817 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_820 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 817 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_820' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 10 <SV = 9> <Delay = 2.50>
ST_10 : Operation 818 [1/1] (0.00ns)   --->   "%bitcast_ln14_836 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_819" [kernel_rope.cpp:14]   --->   Operation 818 'bitcast' 'bitcast_ln14_836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 819 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_836"   --->   Operation 819 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_10 : Operation 820 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_836" [kernel_rope.cpp:14]   --->   Operation 820 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_10 : Operation 821 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_820 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 821 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_820' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_10 : Operation 822 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_821 = muxlogic i32 2"   --->   Operation 822 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_821' <Predicate = true> <Delay = 1.35>
ST_10 : Operation 823 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_821 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 823 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_821' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 11 <SV = 10> <Delay = 2.50>
ST_11 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln14_837 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_820" [kernel_rope.cpp:14]   --->   Operation 824 'bitcast' 'bitcast_ln14_837' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 825 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_837"   --->   Operation 825 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_11 : Operation 826 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_837" [kernel_rope.cpp:14]   --->   Operation 826 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 827 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_821 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 827 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_821' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_11 : Operation 828 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_822 = muxlogic i32 2"   --->   Operation 828 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_822' <Predicate = true> <Delay = 1.35>
ST_11 : Operation 829 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_822 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 829 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_822' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 12 <SV = 11> <Delay = 2.50>
ST_12 : Operation 830 [1/1] (0.00ns)   --->   "%bitcast_ln14_838 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_821" [kernel_rope.cpp:14]   --->   Operation 830 'bitcast' 'bitcast_ln14_838' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 831 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_838"   --->   Operation 831 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_12 : Operation 832 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_838" [kernel_rope.cpp:14]   --->   Operation 832 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_12 : Operation 833 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_822 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 833 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_822' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_12 : Operation 834 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_823 = muxlogic i32 2"   --->   Operation 834 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_823' <Predicate = true> <Delay = 1.35>
ST_12 : Operation 835 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_823 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 835 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_823' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 13 <SV = 12> <Delay = 2.50>
ST_13 : Operation 836 [1/1] (0.00ns)   --->   "%bitcast_ln14_839 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_822" [kernel_rope.cpp:14]   --->   Operation 836 'bitcast' 'bitcast_ln14_839' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 837 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_839"   --->   Operation 837 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_13 : Operation 838 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_839" [kernel_rope.cpp:14]   --->   Operation 838 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_13 : Operation 839 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_823 = load i32 2" [kernel_rope.cpp:14]   --->   Operation 839 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_823' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_13 : Operation 840 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_824 = muxlogic i32 3"   --->   Operation 840 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_824' <Predicate = true> <Delay = 1.35>
ST_13 : Operation 841 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_824 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 841 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_824' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 14 <SV = 13> <Delay = 2.50>
ST_14 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln14_840 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_823" [kernel_rope.cpp:14]   --->   Operation 842 'bitcast' 'bitcast_ln14_840' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 843 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_840"   --->   Operation 843 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_14 : Operation 844 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_840" [kernel_rope.cpp:14]   --->   Operation 844 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_14 : Operation 845 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_824 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 845 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_824' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 846 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_825 = muxlogic i32 3"   --->   Operation 846 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_825' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 847 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_825 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 847 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_825' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 15 <SV = 14> <Delay = 2.50>
ST_15 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln14_841 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_824" [kernel_rope.cpp:14]   --->   Operation 848 'bitcast' 'bitcast_ln14_841' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 849 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_841"   --->   Operation 849 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_15 : Operation 850 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_841" [kernel_rope.cpp:14]   --->   Operation 850 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_15 : Operation 851 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_825 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 851 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_825' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_15 : Operation 852 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_826 = muxlogic i32 3"   --->   Operation 852 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_826' <Predicate = true> <Delay = 1.35>
ST_15 : Operation 853 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_826 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 853 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_826' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 16 <SV = 15> <Delay = 2.50>
ST_16 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln14_842 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_825" [kernel_rope.cpp:14]   --->   Operation 854 'bitcast' 'bitcast_ln14_842' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 855 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_842"   --->   Operation 855 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_16 : Operation 856 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_842" [kernel_rope.cpp:14]   --->   Operation 856 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_16 : Operation 857 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_826 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 857 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_826' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_16 : Operation 858 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_827 = muxlogic i32 3"   --->   Operation 858 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_827' <Predicate = true> <Delay = 1.35>
ST_16 : Operation 859 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_827 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 859 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_827' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 17 <SV = 16> <Delay = 2.50>
ST_17 : Operation 860 [1/1] (0.00ns)   --->   "%bitcast_ln14_843 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_826" [kernel_rope.cpp:14]   --->   Operation 860 'bitcast' 'bitcast_ln14_843' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 861 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_843"   --->   Operation 861 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_17 : Operation 862 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_843" [kernel_rope.cpp:14]   --->   Operation 862 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_17 : Operation 863 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_827 = load i32 3" [kernel_rope.cpp:14]   --->   Operation 863 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_827' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_17 : Operation 864 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_828 = muxlogic i32 4"   --->   Operation 864 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_828' <Predicate = true> <Delay = 1.35>
ST_17 : Operation 865 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_828 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 865 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_828' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 18 <SV = 17> <Delay = 2.50>
ST_18 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln14_844 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_827" [kernel_rope.cpp:14]   --->   Operation 866 'bitcast' 'bitcast_ln14_844' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 867 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_844"   --->   Operation 867 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_18 : Operation 868 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_844" [kernel_rope.cpp:14]   --->   Operation 868 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_18 : Operation 869 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_828 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 869 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_828' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_18 : Operation 870 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_829 = muxlogic i32 4"   --->   Operation 870 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_829' <Predicate = true> <Delay = 1.35>
ST_18 : Operation 871 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_829 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 871 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_829' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 19 <SV = 18> <Delay = 2.50>
ST_19 : Operation 872 [1/1] (0.00ns)   --->   "%bitcast_ln14_845 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_828" [kernel_rope.cpp:14]   --->   Operation 872 'bitcast' 'bitcast_ln14_845' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 873 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_845"   --->   Operation 873 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_19 : Operation 874 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_845" [kernel_rope.cpp:14]   --->   Operation 874 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_19 : Operation 875 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_829 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 875 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_829' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_19 : Operation 876 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_830 = muxlogic i32 4"   --->   Operation 876 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_830' <Predicate = true> <Delay = 1.35>
ST_19 : Operation 877 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_830 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 877 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_830' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 20 <SV = 19> <Delay = 2.50>
ST_20 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln14_846 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_829" [kernel_rope.cpp:14]   --->   Operation 878 'bitcast' 'bitcast_ln14_846' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 879 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_846"   --->   Operation 879 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_20 : Operation 880 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_846" [kernel_rope.cpp:14]   --->   Operation 880 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_20 : Operation 881 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_830 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 881 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_830' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_20 : Operation 882 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_831 = muxlogic i32 4"   --->   Operation 882 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_831' <Predicate = true> <Delay = 1.35>
ST_20 : Operation 883 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_831 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 883 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_831' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 21 <SV = 20> <Delay = 2.50>
ST_21 : Operation 884 [1/1] (0.00ns)   --->   "%bitcast_ln14_847 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_830" [kernel_rope.cpp:14]   --->   Operation 884 'bitcast' 'bitcast_ln14_847' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 885 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_847"   --->   Operation 885 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_21 : Operation 886 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_847" [kernel_rope.cpp:14]   --->   Operation 886 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_21 : Operation 887 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_831 = load i32 4" [kernel_rope.cpp:14]   --->   Operation 887 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_831' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_21 : Operation 888 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_832 = muxlogic i32 5"   --->   Operation 888 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_832' <Predicate = true> <Delay = 1.35>
ST_21 : Operation 889 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_832 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 889 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_832' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 22 <SV = 21> <Delay = 2.50>
ST_22 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln14_848 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_831" [kernel_rope.cpp:14]   --->   Operation 890 'bitcast' 'bitcast_ln14_848' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 891 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_848"   --->   Operation 891 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_22 : Operation 892 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_848" [kernel_rope.cpp:14]   --->   Operation 892 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_22 : Operation 893 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_832 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 893 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_832' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_22 : Operation 894 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_833 = muxlogic i32 5"   --->   Operation 894 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_833' <Predicate = true> <Delay = 1.35>
ST_22 : Operation 895 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_833 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 895 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_833' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 23 <SV = 22> <Delay = 2.50>
ST_23 : Operation 896 [1/1] (0.00ns)   --->   "%bitcast_ln14_849 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_832" [kernel_rope.cpp:14]   --->   Operation 896 'bitcast' 'bitcast_ln14_849' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 897 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_849"   --->   Operation 897 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_23 : Operation 898 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_849" [kernel_rope.cpp:14]   --->   Operation 898 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_23 : Operation 899 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_833 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 899 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_833' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_23 : Operation 900 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_834 = muxlogic i32 5"   --->   Operation 900 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_834' <Predicate = true> <Delay = 1.35>
ST_23 : Operation 901 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_834 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 901 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_834' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 24 <SV = 23> <Delay = 2.50>
ST_24 : Operation 902 [1/1] (0.00ns)   --->   "%bitcast_ln14_850 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_833" [kernel_rope.cpp:14]   --->   Operation 902 'bitcast' 'bitcast_ln14_850' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 903 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_850"   --->   Operation 903 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_24 : Operation 904 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_850" [kernel_rope.cpp:14]   --->   Operation 904 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_24 : Operation 905 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_834 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 905 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_834' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_24 : Operation 906 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_835 = muxlogic i32 5"   --->   Operation 906 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_835' <Predicate = true> <Delay = 1.35>
ST_24 : Operation 907 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_835 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 907 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_835' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 25 <SV = 24> <Delay = 2.50>
ST_25 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln14_851 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_834" [kernel_rope.cpp:14]   --->   Operation 908 'bitcast' 'bitcast_ln14_851' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 909 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_851"   --->   Operation 909 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_25 : Operation 910 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_851" [kernel_rope.cpp:14]   --->   Operation 910 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_25 : Operation 911 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_835 = load i32 5" [kernel_rope.cpp:14]   --->   Operation 911 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_835' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_25 : Operation 912 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_836 = muxlogic i32 6"   --->   Operation 912 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_836' <Predicate = true> <Delay = 1.35>
ST_25 : Operation 913 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_836 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 913 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_836' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 26 <SV = 25> <Delay = 2.50>
ST_26 : Operation 914 [1/1] (0.00ns)   --->   "%bitcast_ln14_852 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_835" [kernel_rope.cpp:14]   --->   Operation 914 'bitcast' 'bitcast_ln14_852' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 915 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_852"   --->   Operation 915 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_26 : Operation 916 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_852" [kernel_rope.cpp:14]   --->   Operation 916 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_26 : Operation 917 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_836 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 917 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_836' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_26 : Operation 918 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_837 = muxlogic i32 6"   --->   Operation 918 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_837' <Predicate = true> <Delay = 1.35>
ST_26 : Operation 919 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_837 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 919 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_837' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 27 <SV = 26> <Delay = 2.50>
ST_27 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln14_853 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_836" [kernel_rope.cpp:14]   --->   Operation 920 'bitcast' 'bitcast_ln14_853' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 921 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_853"   --->   Operation 921 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_27 : Operation 922 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_853" [kernel_rope.cpp:14]   --->   Operation 922 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_27 : Operation 923 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_837 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 923 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_837' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_27 : Operation 924 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_838 = muxlogic i32 6"   --->   Operation 924 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_838' <Predicate = true> <Delay = 1.35>
ST_27 : Operation 925 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_838 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 925 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_838' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 28 <SV = 27> <Delay = 2.50>
ST_28 : Operation 926 [1/1] (0.00ns)   --->   "%bitcast_ln14_854 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_837" [kernel_rope.cpp:14]   --->   Operation 926 'bitcast' 'bitcast_ln14_854' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 927 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_854"   --->   Operation 927 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_28 : Operation 928 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_854" [kernel_rope.cpp:14]   --->   Operation 928 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_28 : Operation 929 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_838 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 929 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_838' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_28 : Operation 930 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_839 = muxlogic i32 6"   --->   Operation 930 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_839' <Predicate = true> <Delay = 1.35>
ST_28 : Operation 931 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_839 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 931 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_839' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 29 <SV = 28> <Delay = 2.50>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln14_855 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_838" [kernel_rope.cpp:14]   --->   Operation 932 'bitcast' 'bitcast_ln14_855' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 933 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_855"   --->   Operation 933 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_29 : Operation 934 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_855" [kernel_rope.cpp:14]   --->   Operation 934 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_29 : Operation 935 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_839 = load i32 6" [kernel_rope.cpp:14]   --->   Operation 935 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_839' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_29 : Operation 936 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_840 = muxlogic i32 7"   --->   Operation 936 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_840' <Predicate = true> <Delay = 1.35>
ST_29 : Operation 937 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_840 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 937 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_840' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 30 <SV = 29> <Delay = 2.50>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln14_856 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_839" [kernel_rope.cpp:14]   --->   Operation 938 'bitcast' 'bitcast_ln14_856' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_856"   --->   Operation 939 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_30 : Operation 940 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_856" [kernel_rope.cpp:14]   --->   Operation 940 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_30 : Operation 941 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_840 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 941 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_840' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_30 : Operation 942 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_841 = muxlogic i32 7"   --->   Operation 942 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_841' <Predicate = true> <Delay = 1.35>
ST_30 : Operation 943 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_841 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 943 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_841' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 31 <SV = 30> <Delay = 2.50>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%bitcast_ln14_857 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_840" [kernel_rope.cpp:14]   --->   Operation 944 'bitcast' 'bitcast_ln14_857' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_857"   --->   Operation 945 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_31 : Operation 946 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_857" [kernel_rope.cpp:14]   --->   Operation 946 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_31 : Operation 947 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_841 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 947 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_841' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_31 : Operation 948 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_842 = muxlogic i32 7"   --->   Operation 948 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_842' <Predicate = true> <Delay = 1.35>
ST_31 : Operation 949 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_842 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 949 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_842' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 32 <SV = 31> <Delay = 2.50>
ST_32 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln14_858 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_841" [kernel_rope.cpp:14]   --->   Operation 950 'bitcast' 'bitcast_ln14_858' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 951 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_858"   --->   Operation 951 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_32 : Operation 952 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_858" [kernel_rope.cpp:14]   --->   Operation 952 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_32 : Operation 953 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_842 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 953 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_842' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_32 : Operation 954 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_843 = muxlogic i32 7"   --->   Operation 954 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_843' <Predicate = true> <Delay = 1.35>
ST_32 : Operation 955 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_843 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 955 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_843' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 33 <SV = 32> <Delay = 2.50>
ST_33 : Operation 956 [1/1] (0.00ns)   --->   "%bitcast_ln14_859 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_842" [kernel_rope.cpp:14]   --->   Operation 956 'bitcast' 'bitcast_ln14_859' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 957 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_859"   --->   Operation 957 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_33 : Operation 958 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_859" [kernel_rope.cpp:14]   --->   Operation 958 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_33 : Operation 959 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_843 = load i32 7" [kernel_rope.cpp:14]   --->   Operation 959 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_843' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_33 : Operation 960 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_844 = muxlogic i32 8"   --->   Operation 960 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_844' <Predicate = true> <Delay = 1.35>
ST_33 : Operation 961 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_844 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 961 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_844' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 34 <SV = 33> <Delay = 2.50>
ST_34 : Operation 962 [1/1] (0.00ns)   --->   "%bitcast_ln14_860 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_843" [kernel_rope.cpp:14]   --->   Operation 962 'bitcast' 'bitcast_ln14_860' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 963 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_860"   --->   Operation 963 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_34 : Operation 964 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_860" [kernel_rope.cpp:14]   --->   Operation 964 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_34 : Operation 965 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_844 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 965 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_844' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_34 : Operation 966 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_845 = muxlogic i32 8"   --->   Operation 966 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_845' <Predicate = true> <Delay = 1.35>
ST_34 : Operation 967 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_845 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 967 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_845' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 35 <SV = 34> <Delay = 2.50>
ST_35 : Operation 968 [1/1] (0.00ns)   --->   "%bitcast_ln14_861 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_844" [kernel_rope.cpp:14]   --->   Operation 968 'bitcast' 'bitcast_ln14_861' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 969 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_861"   --->   Operation 969 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_35 : Operation 970 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_861" [kernel_rope.cpp:14]   --->   Operation 970 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_35 : Operation 971 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_845 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 971 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_845' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_35 : Operation 972 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_846 = muxlogic i32 8"   --->   Operation 972 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_846' <Predicate = true> <Delay = 1.35>
ST_35 : Operation 973 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_846 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 973 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_846' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 36 <SV = 35> <Delay = 2.50>
ST_36 : Operation 974 [1/1] (0.00ns)   --->   "%bitcast_ln14_862 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_845" [kernel_rope.cpp:14]   --->   Operation 974 'bitcast' 'bitcast_ln14_862' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 975 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_862"   --->   Operation 975 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_36 : Operation 976 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_862" [kernel_rope.cpp:14]   --->   Operation 976 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_36 : Operation 977 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_846 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 977 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_846' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_36 : Operation 978 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_847 = muxlogic i32 8"   --->   Operation 978 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_847' <Predicate = true> <Delay = 1.35>
ST_36 : Operation 979 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_847 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 979 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_847' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 37 <SV = 36> <Delay = 2.50>
ST_37 : Operation 980 [1/1] (0.00ns)   --->   "%bitcast_ln14_863 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_846" [kernel_rope.cpp:14]   --->   Operation 980 'bitcast' 'bitcast_ln14_863' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 981 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_863"   --->   Operation 981 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_37 : Operation 982 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_863" [kernel_rope.cpp:14]   --->   Operation 982 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_37 : Operation 983 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_847 = load i32 8" [kernel_rope.cpp:14]   --->   Operation 983 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_847' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_37 : Operation 984 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_848 = muxlogic i32 9"   --->   Operation 984 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_848' <Predicate = true> <Delay = 1.35>
ST_37 : Operation 985 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_848 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 985 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_848' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 38 <SV = 37> <Delay = 2.50>
ST_38 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln14_864 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_847" [kernel_rope.cpp:14]   --->   Operation 986 'bitcast' 'bitcast_ln14_864' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 987 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_864"   --->   Operation 987 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_38 : Operation 988 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_864" [kernel_rope.cpp:14]   --->   Operation 988 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_38 : Operation 989 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_848 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 989 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_848' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_38 : Operation 990 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_849 = muxlogic i32 9"   --->   Operation 990 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_849' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 991 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_849 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 991 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_849' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 39 <SV = 38> <Delay = 2.50>
ST_39 : Operation 992 [1/1] (0.00ns)   --->   "%bitcast_ln14_865 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_848" [kernel_rope.cpp:14]   --->   Operation 992 'bitcast' 'bitcast_ln14_865' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 993 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_865"   --->   Operation 993 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_39 : Operation 994 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_865" [kernel_rope.cpp:14]   --->   Operation 994 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_39 : Operation 995 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_849 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 995 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_849' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_39 : Operation 996 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_850 = muxlogic i32 9"   --->   Operation 996 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_850' <Predicate = true> <Delay = 1.35>
ST_39 : Operation 997 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_850 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 997 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_850' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 40 <SV = 39> <Delay = 2.50>
ST_40 : Operation 998 [1/1] (0.00ns)   --->   "%bitcast_ln14_866 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_849" [kernel_rope.cpp:14]   --->   Operation 998 'bitcast' 'bitcast_ln14_866' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 999 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_866"   --->   Operation 999 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_40 : Operation 1000 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_866" [kernel_rope.cpp:14]   --->   Operation 1000 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_40 : Operation 1001 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_850 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 1001 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_850' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_40 : Operation 1002 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_851 = muxlogic i32 9"   --->   Operation 1002 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_851' <Predicate = true> <Delay = 1.35>
ST_40 : Operation 1003 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_851 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 1003 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_851' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 41 <SV = 40> <Delay = 2.50>
ST_41 : Operation 1004 [1/1] (0.00ns)   --->   "%bitcast_ln14_867 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_850" [kernel_rope.cpp:14]   --->   Operation 1004 'bitcast' 'bitcast_ln14_867' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1005 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_867"   --->   Operation 1005 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_41 : Operation 1006 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_867" [kernel_rope.cpp:14]   --->   Operation 1006 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_41 : Operation 1007 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_851 = load i32 9" [kernel_rope.cpp:14]   --->   Operation 1007 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_851' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_41 : Operation 1008 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_852 = muxlogic i32 10"   --->   Operation 1008 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_852' <Predicate = true> <Delay = 1.35>
ST_41 : Operation 1009 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_852 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1009 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_852' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 42 <SV = 41> <Delay = 2.50>
ST_42 : Operation 1010 [1/1] (0.00ns)   --->   "%bitcast_ln14_868 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_851" [kernel_rope.cpp:14]   --->   Operation 1010 'bitcast' 'bitcast_ln14_868' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1011 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_868"   --->   Operation 1011 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_42 : Operation 1012 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_868" [kernel_rope.cpp:14]   --->   Operation 1012 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_42 : Operation 1013 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_852 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1013 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_852' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_42 : Operation 1014 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_853 = muxlogic i32 10"   --->   Operation 1014 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_853' <Predicate = true> <Delay = 1.35>
ST_42 : Operation 1015 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_853 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1015 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_853' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 43 <SV = 42> <Delay = 2.50>
ST_43 : Operation 1016 [1/1] (0.00ns)   --->   "%bitcast_ln14_869 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_852" [kernel_rope.cpp:14]   --->   Operation 1016 'bitcast' 'bitcast_ln14_869' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1017 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_869"   --->   Operation 1017 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_43 : Operation 1018 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_869" [kernel_rope.cpp:14]   --->   Operation 1018 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_43 : Operation 1019 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_853 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1019 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_853' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_43 : Operation 1020 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_854 = muxlogic i32 10"   --->   Operation 1020 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_854' <Predicate = true> <Delay = 1.35>
ST_43 : Operation 1021 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_854 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1021 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_854' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 44 <SV = 43> <Delay = 2.50>
ST_44 : Operation 1022 [1/1] (0.00ns)   --->   "%bitcast_ln14_870 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_853" [kernel_rope.cpp:14]   --->   Operation 1022 'bitcast' 'bitcast_ln14_870' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1023 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_870"   --->   Operation 1023 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_44 : Operation 1024 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_870" [kernel_rope.cpp:14]   --->   Operation 1024 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_44 : Operation 1025 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_854 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1025 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_854' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_44 : Operation 1026 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_855 = muxlogic i32 10"   --->   Operation 1026 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_855' <Predicate = true> <Delay = 1.35>
ST_44 : Operation 1027 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_855 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1027 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_855' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 45 <SV = 44> <Delay = 2.50>
ST_45 : Operation 1028 [1/1] (0.00ns)   --->   "%bitcast_ln14_871 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_854" [kernel_rope.cpp:14]   --->   Operation 1028 'bitcast' 'bitcast_ln14_871' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1029 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_871"   --->   Operation 1029 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_45 : Operation 1030 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_871" [kernel_rope.cpp:14]   --->   Operation 1030 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_45 : Operation 1031 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_855 = load i32 10" [kernel_rope.cpp:14]   --->   Operation 1031 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_855' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_45 : Operation 1032 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_856 = muxlogic i32 11"   --->   Operation 1032 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_856' <Predicate = true> <Delay = 1.35>
ST_45 : Operation 1033 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_856 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1033 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_856' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 46 <SV = 45> <Delay = 2.50>
ST_46 : Operation 1034 [1/1] (0.00ns)   --->   "%bitcast_ln14_872 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_855" [kernel_rope.cpp:14]   --->   Operation 1034 'bitcast' 'bitcast_ln14_872' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1035 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_872"   --->   Operation 1035 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_46 : Operation 1036 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_872" [kernel_rope.cpp:14]   --->   Operation 1036 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_46 : Operation 1037 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_856 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1037 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_856' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_46 : Operation 1038 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_857 = muxlogic i32 11"   --->   Operation 1038 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_857' <Predicate = true> <Delay = 1.35>
ST_46 : Operation 1039 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_857 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1039 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_857' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 47 <SV = 46> <Delay = 2.50>
ST_47 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln14_873 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_856" [kernel_rope.cpp:14]   --->   Operation 1040 'bitcast' 'bitcast_ln14_873' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1041 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_873"   --->   Operation 1041 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_47 : Operation 1042 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_873" [kernel_rope.cpp:14]   --->   Operation 1042 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_47 : Operation 1043 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_857 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1043 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_857' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_47 : Operation 1044 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_858 = muxlogic i32 11"   --->   Operation 1044 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_858' <Predicate = true> <Delay = 1.35>
ST_47 : Operation 1045 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_858 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1045 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_858' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 48 <SV = 47> <Delay = 2.50>
ST_48 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln14_874 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_857" [kernel_rope.cpp:14]   --->   Operation 1046 'bitcast' 'bitcast_ln14_874' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1047 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_874"   --->   Operation 1047 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_48 : Operation 1048 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_874" [kernel_rope.cpp:14]   --->   Operation 1048 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_48 : Operation 1049 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_858 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1049 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_858' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_48 : Operation 1050 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_859 = muxlogic i32 11"   --->   Operation 1050 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_859' <Predicate = true> <Delay = 1.35>
ST_48 : Operation 1051 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_859 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1051 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_859' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 49 <SV = 48> <Delay = 2.50>
ST_49 : Operation 1052 [1/1] (0.00ns)   --->   "%bitcast_ln14_875 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_858" [kernel_rope.cpp:14]   --->   Operation 1052 'bitcast' 'bitcast_ln14_875' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1053 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_875"   --->   Operation 1053 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_49 : Operation 1054 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_875" [kernel_rope.cpp:14]   --->   Operation 1054 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_49 : Operation 1055 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_859 = load i32 11" [kernel_rope.cpp:14]   --->   Operation 1055 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_859' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_49 : Operation 1056 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_860 = muxlogic i32 12"   --->   Operation 1056 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_860' <Predicate = true> <Delay = 1.35>
ST_49 : Operation 1057 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_860 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1057 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_860' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 50 <SV = 49> <Delay = 2.50>
ST_50 : Operation 1058 [1/1] (0.00ns)   --->   "%bitcast_ln14_876 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_859" [kernel_rope.cpp:14]   --->   Operation 1058 'bitcast' 'bitcast_ln14_876' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1059 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_876"   --->   Operation 1059 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_50 : Operation 1060 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_876" [kernel_rope.cpp:14]   --->   Operation 1060 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_50 : Operation 1061 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_860 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1061 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_860' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_50 : Operation 1062 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_861 = muxlogic i32 12"   --->   Operation 1062 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_861' <Predicate = true> <Delay = 1.35>
ST_50 : Operation 1063 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_861 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1063 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_861' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 51 <SV = 50> <Delay = 2.50>
ST_51 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln14_877 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_860" [kernel_rope.cpp:14]   --->   Operation 1064 'bitcast' 'bitcast_ln14_877' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1065 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_877"   --->   Operation 1065 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_51 : Operation 1066 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_877" [kernel_rope.cpp:14]   --->   Operation 1066 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_51 : Operation 1067 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_861 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1067 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_861' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_51 : Operation 1068 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_862 = muxlogic i32 12"   --->   Operation 1068 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_862' <Predicate = true> <Delay = 1.35>
ST_51 : Operation 1069 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_862 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1069 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_862' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 52 <SV = 51> <Delay = 2.50>
ST_52 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln14_878 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_861" [kernel_rope.cpp:14]   --->   Operation 1070 'bitcast' 'bitcast_ln14_878' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1071 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_878"   --->   Operation 1071 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_52 : Operation 1072 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_878" [kernel_rope.cpp:14]   --->   Operation 1072 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_52 : Operation 1073 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_862 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1073 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_862' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_52 : Operation 1074 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_863 = muxlogic i32 12"   --->   Operation 1074 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_863' <Predicate = true> <Delay = 1.35>
ST_52 : Operation 1075 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_863 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1075 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_863' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 53 <SV = 52> <Delay = 2.50>
ST_53 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln14_879 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_862" [kernel_rope.cpp:14]   --->   Operation 1076 'bitcast' 'bitcast_ln14_879' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1077 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_879"   --->   Operation 1077 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_53 : Operation 1078 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_879" [kernel_rope.cpp:14]   --->   Operation 1078 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_53 : Operation 1079 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_863 = load i32 12" [kernel_rope.cpp:14]   --->   Operation 1079 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_863' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_53 : Operation 1080 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_864 = muxlogic i32 13"   --->   Operation 1080 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_864' <Predicate = true> <Delay = 1.35>
ST_53 : Operation 1081 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_864 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1081 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_864' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 54 <SV = 53> <Delay = 2.50>
ST_54 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln14_880 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_863" [kernel_rope.cpp:14]   --->   Operation 1082 'bitcast' 'bitcast_ln14_880' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1083 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_880"   --->   Operation 1083 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_54 : Operation 1084 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_880" [kernel_rope.cpp:14]   --->   Operation 1084 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_54 : Operation 1085 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_864 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1085 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_864' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_54 : Operation 1086 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_865 = muxlogic i32 13"   --->   Operation 1086 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_865' <Predicate = true> <Delay = 1.35>
ST_54 : Operation 1087 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_865 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1087 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_865' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 55 <SV = 54> <Delay = 2.50>
ST_55 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln14_881 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_864" [kernel_rope.cpp:14]   --->   Operation 1088 'bitcast' 'bitcast_ln14_881' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1089 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_881"   --->   Operation 1089 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_55 : Operation 1090 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_881" [kernel_rope.cpp:14]   --->   Operation 1090 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_55 : Operation 1091 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_865 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1091 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_865' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_55 : Operation 1092 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_866 = muxlogic i32 13"   --->   Operation 1092 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_866' <Predicate = true> <Delay = 1.35>
ST_55 : Operation 1093 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_866 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1093 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_866' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 56 <SV = 55> <Delay = 2.50>
ST_56 : Operation 1094 [1/1] (0.00ns)   --->   "%bitcast_ln14_882 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_865" [kernel_rope.cpp:14]   --->   Operation 1094 'bitcast' 'bitcast_ln14_882' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1095 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_882"   --->   Operation 1095 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_56 : Operation 1096 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_882" [kernel_rope.cpp:14]   --->   Operation 1096 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_56 : Operation 1097 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_866 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1097 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_866' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_56 : Operation 1098 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_867 = muxlogic i32 13"   --->   Operation 1098 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_867' <Predicate = true> <Delay = 1.35>
ST_56 : Operation 1099 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_867 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1099 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_867' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 57 <SV = 56> <Delay = 2.50>
ST_57 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln14_883 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_866" [kernel_rope.cpp:14]   --->   Operation 1100 'bitcast' 'bitcast_ln14_883' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1101 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_883"   --->   Operation 1101 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_57 : Operation 1102 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_883" [kernel_rope.cpp:14]   --->   Operation 1102 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_57 : Operation 1103 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_867 = load i32 13" [kernel_rope.cpp:14]   --->   Operation 1103 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_867' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_57 : Operation 1104 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_868 = muxlogic i32 14"   --->   Operation 1104 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_868' <Predicate = true> <Delay = 1.35>
ST_57 : Operation 1105 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_868 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1105 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_868' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 58 <SV = 57> <Delay = 2.50>
ST_58 : Operation 1106 [1/1] (0.00ns)   --->   "%bitcast_ln14_884 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_867" [kernel_rope.cpp:14]   --->   Operation 1106 'bitcast' 'bitcast_ln14_884' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1107 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_884"   --->   Operation 1107 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_58 : Operation 1108 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_884" [kernel_rope.cpp:14]   --->   Operation 1108 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_58 : Operation 1109 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_868 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1109 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_868' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_58 : Operation 1110 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_869 = muxlogic i32 14"   --->   Operation 1110 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_869' <Predicate = true> <Delay = 1.35>
ST_58 : Operation 1111 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_869 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1111 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_869' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 59 <SV = 58> <Delay = 2.50>
ST_59 : Operation 1112 [1/1] (0.00ns)   --->   "%bitcast_ln14_885 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_868" [kernel_rope.cpp:14]   --->   Operation 1112 'bitcast' 'bitcast_ln14_885' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1113 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_885"   --->   Operation 1113 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_59 : Operation 1114 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_885" [kernel_rope.cpp:14]   --->   Operation 1114 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_59 : Operation 1115 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_869 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1115 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_869' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_59 : Operation 1116 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_870 = muxlogic i32 14"   --->   Operation 1116 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_870' <Predicate = true> <Delay = 1.35>
ST_59 : Operation 1117 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_870 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1117 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_870' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 60 <SV = 59> <Delay = 2.50>
ST_60 : Operation 1118 [1/1] (0.00ns)   --->   "%bitcast_ln14_886 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_869" [kernel_rope.cpp:14]   --->   Operation 1118 'bitcast' 'bitcast_ln14_886' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1119 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_886"   --->   Operation 1119 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_60 : Operation 1120 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_886" [kernel_rope.cpp:14]   --->   Operation 1120 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_60 : Operation 1121 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_870 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1121 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_870' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_60 : Operation 1122 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_871 = muxlogic i32 14"   --->   Operation 1122 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_871' <Predicate = true> <Delay = 1.35>
ST_60 : Operation 1123 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_871 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1123 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_871' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 61 <SV = 60> <Delay = 2.50>
ST_61 : Operation 1124 [1/1] (0.00ns)   --->   "%bitcast_ln14_887 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_870" [kernel_rope.cpp:14]   --->   Operation 1124 'bitcast' 'bitcast_ln14_887' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1125 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_887"   --->   Operation 1125 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_61 : Operation 1126 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_887" [kernel_rope.cpp:14]   --->   Operation 1126 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_61 : Operation 1127 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_871 = load i32 14" [kernel_rope.cpp:14]   --->   Operation 1127 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_871' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_61 : Operation 1128 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_872 = muxlogic i32 15"   --->   Operation 1128 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_872' <Predicate = true> <Delay = 1.35>
ST_61 : Operation 1129 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_872 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1129 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_872' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 62 <SV = 61> <Delay = 2.50>
ST_62 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln14_888 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_871" [kernel_rope.cpp:14]   --->   Operation 1130 'bitcast' 'bitcast_ln14_888' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1131 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_888"   --->   Operation 1131 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_62 : Operation 1132 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_888" [kernel_rope.cpp:14]   --->   Operation 1132 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_62 : Operation 1133 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_872 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1133 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_872' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_62 : Operation 1134 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_873 = muxlogic i32 15"   --->   Operation 1134 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_873' <Predicate = true> <Delay = 1.35>
ST_62 : Operation 1135 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_873 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1135 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_873' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 63 <SV = 62> <Delay = 2.50>
ST_63 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln14_889 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_872" [kernel_rope.cpp:14]   --->   Operation 1136 'bitcast' 'bitcast_ln14_889' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1137 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_889"   --->   Operation 1137 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_63 : Operation 1138 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_889" [kernel_rope.cpp:14]   --->   Operation 1138 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_63 : Operation 1139 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_873 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1139 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_873' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_63 : Operation 1140 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_874 = muxlogic i32 15"   --->   Operation 1140 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_874' <Predicate = true> <Delay = 1.35>
ST_63 : Operation 1141 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_874 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1141 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_874' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 64 <SV = 63> <Delay = 2.50>
ST_64 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln14_890 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_873" [kernel_rope.cpp:14]   --->   Operation 1142 'bitcast' 'bitcast_ln14_890' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1143 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_890"   --->   Operation 1143 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_64 : Operation 1144 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_890" [kernel_rope.cpp:14]   --->   Operation 1144 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_64 : Operation 1145 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_874 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1145 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_874' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_64 : Operation 1146 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_875 = muxlogic i32 15"   --->   Operation 1146 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_875' <Predicate = true> <Delay = 1.35>
ST_64 : Operation 1147 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_875 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1147 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_875' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 65 <SV = 64> <Delay = 2.50>
ST_65 : Operation 1148 [1/1] (0.00ns)   --->   "%bitcast_ln14_891 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_874" [kernel_rope.cpp:14]   --->   Operation 1148 'bitcast' 'bitcast_ln14_891' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1149 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_891"   --->   Operation 1149 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_65 : Operation 1150 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_891" [kernel_rope.cpp:14]   --->   Operation 1150 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_65 : Operation 1151 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_875 = load i32 15" [kernel_rope.cpp:14]   --->   Operation 1151 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_875' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_65 : Operation 1152 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_876 = muxlogic i32 16"   --->   Operation 1152 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_876' <Predicate = true> <Delay = 1.35>
ST_65 : Operation 1153 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_876 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1153 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_876' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 66 <SV = 65> <Delay = 2.50>
ST_66 : Operation 1154 [1/1] (0.00ns)   --->   "%bitcast_ln14_892 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_875" [kernel_rope.cpp:14]   --->   Operation 1154 'bitcast' 'bitcast_ln14_892' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1155 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_892"   --->   Operation 1155 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_66 : Operation 1156 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_892" [kernel_rope.cpp:14]   --->   Operation 1156 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_66 : Operation 1157 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_876 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1157 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_876' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_66 : Operation 1158 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_877 = muxlogic i32 16"   --->   Operation 1158 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_877' <Predicate = true> <Delay = 1.35>
ST_66 : Operation 1159 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_877 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1159 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_877' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 67 <SV = 66> <Delay = 2.50>
ST_67 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln14_893 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_876" [kernel_rope.cpp:14]   --->   Operation 1160 'bitcast' 'bitcast_ln14_893' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1161 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_893"   --->   Operation 1161 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_67 : Operation 1162 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_893" [kernel_rope.cpp:14]   --->   Operation 1162 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_67 : Operation 1163 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_877 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1163 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_877' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_67 : Operation 1164 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_878 = muxlogic i32 16"   --->   Operation 1164 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_878' <Predicate = true> <Delay = 1.35>
ST_67 : Operation 1165 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_878 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1165 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_878' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 68 <SV = 67> <Delay = 2.50>
ST_68 : Operation 1166 [1/1] (0.00ns)   --->   "%bitcast_ln14_894 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_877" [kernel_rope.cpp:14]   --->   Operation 1166 'bitcast' 'bitcast_ln14_894' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1167 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_894"   --->   Operation 1167 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_68 : Operation 1168 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_894" [kernel_rope.cpp:14]   --->   Operation 1168 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_68 : Operation 1169 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_878 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1169 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_878' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_68 : Operation 1170 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_879 = muxlogic i32 16"   --->   Operation 1170 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_879' <Predicate = true> <Delay = 1.35>
ST_68 : Operation 1171 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_879 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1171 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_879' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 69 <SV = 68> <Delay = 2.50>
ST_69 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln14_895 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_878" [kernel_rope.cpp:14]   --->   Operation 1172 'bitcast' 'bitcast_ln14_895' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1173 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_895"   --->   Operation 1173 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_69 : Operation 1174 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_895" [kernel_rope.cpp:14]   --->   Operation 1174 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_69 : Operation 1175 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_879 = load i32 16" [kernel_rope.cpp:14]   --->   Operation 1175 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_879' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_69 : Operation 1176 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_880 = muxlogic i32 17"   --->   Operation 1176 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_880' <Predicate = true> <Delay = 1.35>
ST_69 : Operation 1177 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_880 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1177 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_880' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 70 <SV = 69> <Delay = 2.50>
ST_70 : Operation 1178 [1/1] (0.00ns)   --->   "%bitcast_ln14_896 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_879" [kernel_rope.cpp:14]   --->   Operation 1178 'bitcast' 'bitcast_ln14_896' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1179 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_896"   --->   Operation 1179 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_70 : Operation 1180 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_896" [kernel_rope.cpp:14]   --->   Operation 1180 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_70 : Operation 1181 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_880 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1181 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_880' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_70 : Operation 1182 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_881 = muxlogic i32 17"   --->   Operation 1182 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_881' <Predicate = true> <Delay = 1.35>
ST_70 : Operation 1183 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_881 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1183 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_881' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 71 <SV = 70> <Delay = 2.50>
ST_71 : Operation 1184 [1/1] (0.00ns)   --->   "%bitcast_ln14_897 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_880" [kernel_rope.cpp:14]   --->   Operation 1184 'bitcast' 'bitcast_ln14_897' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1185 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_897"   --->   Operation 1185 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_71 : Operation 1186 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_897" [kernel_rope.cpp:14]   --->   Operation 1186 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_71 : Operation 1187 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_881 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1187 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_881' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_71 : Operation 1188 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_882 = muxlogic i32 17"   --->   Operation 1188 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_882' <Predicate = true> <Delay = 1.35>
ST_71 : Operation 1189 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_882 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1189 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_882' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 72 <SV = 71> <Delay = 2.50>
ST_72 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln14_898 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_881" [kernel_rope.cpp:14]   --->   Operation 1190 'bitcast' 'bitcast_ln14_898' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1191 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_898"   --->   Operation 1191 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_72 : Operation 1192 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_898" [kernel_rope.cpp:14]   --->   Operation 1192 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_72 : Operation 1193 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_882 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1193 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_882' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_72 : Operation 1194 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_883 = muxlogic i32 17"   --->   Operation 1194 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_883' <Predicate = true> <Delay = 1.35>
ST_72 : Operation 1195 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_883 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1195 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_883' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 73 <SV = 72> <Delay = 2.50>
ST_73 : Operation 1196 [1/1] (0.00ns)   --->   "%bitcast_ln14_899 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_882" [kernel_rope.cpp:14]   --->   Operation 1196 'bitcast' 'bitcast_ln14_899' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1197 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_899"   --->   Operation 1197 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_73 : Operation 1198 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_899" [kernel_rope.cpp:14]   --->   Operation 1198 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_73 : Operation 1199 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_883 = load i32 17" [kernel_rope.cpp:14]   --->   Operation 1199 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_883' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_73 : Operation 1200 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_884 = muxlogic i32 18"   --->   Operation 1200 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_884' <Predicate = true> <Delay = 1.35>
ST_73 : Operation 1201 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_884 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1201 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_884' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 74 <SV = 73> <Delay = 2.50>
ST_74 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln14_900 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_883" [kernel_rope.cpp:14]   --->   Operation 1202 'bitcast' 'bitcast_ln14_900' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1203 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_900"   --->   Operation 1203 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_74 : Operation 1204 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_900" [kernel_rope.cpp:14]   --->   Operation 1204 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_74 : Operation 1205 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_884 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1205 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_884' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_74 : Operation 1206 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_885 = muxlogic i32 18"   --->   Operation 1206 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_885' <Predicate = true> <Delay = 1.35>
ST_74 : Operation 1207 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_885 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1207 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_885' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 75 <SV = 74> <Delay = 2.50>
ST_75 : Operation 1208 [1/1] (0.00ns)   --->   "%bitcast_ln14_901 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_884" [kernel_rope.cpp:14]   --->   Operation 1208 'bitcast' 'bitcast_ln14_901' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1209 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_901"   --->   Operation 1209 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_75 : Operation 1210 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_901" [kernel_rope.cpp:14]   --->   Operation 1210 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_75 : Operation 1211 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_885 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1211 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_885' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_75 : Operation 1212 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_886 = muxlogic i32 18"   --->   Operation 1212 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_886' <Predicate = true> <Delay = 1.35>
ST_75 : Operation 1213 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_886 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1213 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_886' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 76 <SV = 75> <Delay = 2.50>
ST_76 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln14_902 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_885" [kernel_rope.cpp:14]   --->   Operation 1214 'bitcast' 'bitcast_ln14_902' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1215 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_902"   --->   Operation 1215 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_76 : Operation 1216 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_902" [kernel_rope.cpp:14]   --->   Operation 1216 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_76 : Operation 1217 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_886 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1217 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_886' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_76 : Operation 1218 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_887 = muxlogic i32 18"   --->   Operation 1218 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_887' <Predicate = true> <Delay = 1.35>
ST_76 : Operation 1219 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_887 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1219 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_887' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 77 <SV = 76> <Delay = 2.50>
ST_77 : Operation 1220 [1/1] (0.00ns)   --->   "%bitcast_ln14_903 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_886" [kernel_rope.cpp:14]   --->   Operation 1220 'bitcast' 'bitcast_ln14_903' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1221 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_903"   --->   Operation 1221 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_77 : Operation 1222 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_903" [kernel_rope.cpp:14]   --->   Operation 1222 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_77 : Operation 1223 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_887 = load i32 18" [kernel_rope.cpp:14]   --->   Operation 1223 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_887' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_77 : Operation 1224 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_888 = muxlogic i32 19"   --->   Operation 1224 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_888' <Predicate = true> <Delay = 1.35>
ST_77 : Operation 1225 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_888 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1225 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_888' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 78 <SV = 77> <Delay = 2.50>
ST_78 : Operation 1226 [1/1] (0.00ns)   --->   "%bitcast_ln14_904 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_887" [kernel_rope.cpp:14]   --->   Operation 1226 'bitcast' 'bitcast_ln14_904' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1227 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_904"   --->   Operation 1227 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_78 : Operation 1228 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_904" [kernel_rope.cpp:14]   --->   Operation 1228 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_78 : Operation 1229 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_888 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1229 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_888' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_78 : Operation 1230 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_889 = muxlogic i32 19"   --->   Operation 1230 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_889' <Predicate = true> <Delay = 1.35>
ST_78 : Operation 1231 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_889 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1231 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_889' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 79 <SV = 78> <Delay = 2.50>
ST_79 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln14_905 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_888" [kernel_rope.cpp:14]   --->   Operation 1232 'bitcast' 'bitcast_ln14_905' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1233 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_905"   --->   Operation 1233 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_79 : Operation 1234 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_905" [kernel_rope.cpp:14]   --->   Operation 1234 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_79 : Operation 1235 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_889 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1235 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_889' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_79 : Operation 1236 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_890 = muxlogic i32 19"   --->   Operation 1236 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_890' <Predicate = true> <Delay = 1.35>
ST_79 : Operation 1237 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_890 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1237 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_890' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 80 <SV = 79> <Delay = 2.50>
ST_80 : Operation 1238 [1/1] (0.00ns)   --->   "%bitcast_ln14_906 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_889" [kernel_rope.cpp:14]   --->   Operation 1238 'bitcast' 'bitcast_ln14_906' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1239 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_906"   --->   Operation 1239 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_80 : Operation 1240 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_906" [kernel_rope.cpp:14]   --->   Operation 1240 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_80 : Operation 1241 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_890 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1241 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_890' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_80 : Operation 1242 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_891 = muxlogic i32 19"   --->   Operation 1242 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_891' <Predicate = true> <Delay = 1.35>
ST_80 : Operation 1243 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_891 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1243 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_891' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 81 <SV = 80> <Delay = 2.50>
ST_81 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln14_907 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_890" [kernel_rope.cpp:14]   --->   Operation 1244 'bitcast' 'bitcast_ln14_907' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1245 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_907"   --->   Operation 1245 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_81 : Operation 1246 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_907" [kernel_rope.cpp:14]   --->   Operation 1246 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_81 : Operation 1247 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_891 = load i32 19" [kernel_rope.cpp:14]   --->   Operation 1247 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_891' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_81 : Operation 1248 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_892 = muxlogic i32 20"   --->   Operation 1248 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_892' <Predicate = true> <Delay = 1.35>
ST_81 : Operation 1249 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_892 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1249 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_892' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 82 <SV = 81> <Delay = 2.50>
ST_82 : Operation 1250 [1/1] (0.00ns)   --->   "%bitcast_ln14_908 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_891" [kernel_rope.cpp:14]   --->   Operation 1250 'bitcast' 'bitcast_ln14_908' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1251 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_908"   --->   Operation 1251 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_82 : Operation 1252 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_908" [kernel_rope.cpp:14]   --->   Operation 1252 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_82 : Operation 1253 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_892 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1253 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_892' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_82 : Operation 1254 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_893 = muxlogic i32 20"   --->   Operation 1254 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_893' <Predicate = true> <Delay = 1.35>
ST_82 : Operation 1255 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_893 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1255 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_893' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 83 <SV = 82> <Delay = 2.50>
ST_83 : Operation 1256 [1/1] (0.00ns)   --->   "%bitcast_ln14_909 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_892" [kernel_rope.cpp:14]   --->   Operation 1256 'bitcast' 'bitcast_ln14_909' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1257 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_909"   --->   Operation 1257 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_83 : Operation 1258 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_909" [kernel_rope.cpp:14]   --->   Operation 1258 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_83 : Operation 1259 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_893 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1259 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_893' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_83 : Operation 1260 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_894 = muxlogic i32 20"   --->   Operation 1260 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_894' <Predicate = true> <Delay = 1.35>
ST_83 : Operation 1261 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_894 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1261 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_894' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 84 <SV = 83> <Delay = 2.50>
ST_84 : Operation 1262 [1/1] (0.00ns)   --->   "%bitcast_ln14_910 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_893" [kernel_rope.cpp:14]   --->   Operation 1262 'bitcast' 'bitcast_ln14_910' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1263 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_910"   --->   Operation 1263 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_84 : Operation 1264 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_910" [kernel_rope.cpp:14]   --->   Operation 1264 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_84 : Operation 1265 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_894 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1265 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_894' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_84 : Operation 1266 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_895 = muxlogic i32 20"   --->   Operation 1266 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_895' <Predicate = true> <Delay = 1.35>
ST_84 : Operation 1267 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_895 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1267 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_895' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 85 <SV = 84> <Delay = 2.50>
ST_85 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln14_911 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_894" [kernel_rope.cpp:14]   --->   Operation 1268 'bitcast' 'bitcast_ln14_911' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1269 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_911"   --->   Operation 1269 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_85 : Operation 1270 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_911" [kernel_rope.cpp:14]   --->   Operation 1270 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_85 : Operation 1271 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_895 = load i32 20" [kernel_rope.cpp:14]   --->   Operation 1271 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_895' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_85 : Operation 1272 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_896 = muxlogic i32 21"   --->   Operation 1272 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_896' <Predicate = true> <Delay = 1.35>
ST_85 : Operation 1273 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_896 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1273 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_896' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 86 <SV = 85> <Delay = 2.50>
ST_86 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln14_912 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_895" [kernel_rope.cpp:14]   --->   Operation 1274 'bitcast' 'bitcast_ln14_912' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1275 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_912"   --->   Operation 1275 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_86 : Operation 1276 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_912" [kernel_rope.cpp:14]   --->   Operation 1276 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_86 : Operation 1277 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_896 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1277 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_896' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_86 : Operation 1278 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_897 = muxlogic i32 21"   --->   Operation 1278 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_897' <Predicate = true> <Delay = 1.35>
ST_86 : Operation 1279 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_897 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1279 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_897' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 87 <SV = 86> <Delay = 2.50>
ST_87 : Operation 1280 [1/1] (0.00ns)   --->   "%bitcast_ln14_913 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_896" [kernel_rope.cpp:14]   --->   Operation 1280 'bitcast' 'bitcast_ln14_913' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1281 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_913"   --->   Operation 1281 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_87 : Operation 1282 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_913" [kernel_rope.cpp:14]   --->   Operation 1282 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_87 : Operation 1283 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_897 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1283 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_897' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_87 : Operation 1284 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_898 = muxlogic i32 21"   --->   Operation 1284 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_898' <Predicate = true> <Delay = 1.35>
ST_87 : Operation 1285 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_898 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1285 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_898' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 88 <SV = 87> <Delay = 2.50>
ST_88 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln14_914 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_897" [kernel_rope.cpp:14]   --->   Operation 1286 'bitcast' 'bitcast_ln14_914' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1287 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_914"   --->   Operation 1287 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_88 : Operation 1288 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_914" [kernel_rope.cpp:14]   --->   Operation 1288 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_88 : Operation 1289 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_898 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1289 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_898' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_88 : Operation 1290 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_899 = muxlogic i32 21"   --->   Operation 1290 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_899' <Predicate = true> <Delay = 1.35>
ST_88 : Operation 1291 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_899 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1291 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_899' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 89 <SV = 88> <Delay = 2.50>
ST_89 : Operation 1292 [1/1] (0.00ns)   --->   "%bitcast_ln14_915 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_898" [kernel_rope.cpp:14]   --->   Operation 1292 'bitcast' 'bitcast_ln14_915' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1293 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_915"   --->   Operation 1293 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_89 : Operation 1294 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_915" [kernel_rope.cpp:14]   --->   Operation 1294 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_89 : Operation 1295 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_899 = load i32 21" [kernel_rope.cpp:14]   --->   Operation 1295 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_899' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_89 : Operation 1296 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_900 = muxlogic i32 22"   --->   Operation 1296 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_900' <Predicate = true> <Delay = 1.35>
ST_89 : Operation 1297 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_900 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1297 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_900' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 90 <SV = 89> <Delay = 2.50>
ST_90 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln14_916 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_899" [kernel_rope.cpp:14]   --->   Operation 1298 'bitcast' 'bitcast_ln14_916' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1299 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_916"   --->   Operation 1299 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_90 : Operation 1300 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_916" [kernel_rope.cpp:14]   --->   Operation 1300 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_90 : Operation 1301 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_900 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1301 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_900' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_90 : Operation 1302 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_901 = muxlogic i32 22"   --->   Operation 1302 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_901' <Predicate = true> <Delay = 1.35>
ST_90 : Operation 1303 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_901 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1303 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_901' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 91 <SV = 90> <Delay = 2.50>
ST_91 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln14_917 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_900" [kernel_rope.cpp:14]   --->   Operation 1304 'bitcast' 'bitcast_ln14_917' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1305 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_917"   --->   Operation 1305 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_91 : Operation 1306 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_917" [kernel_rope.cpp:14]   --->   Operation 1306 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_91 : Operation 1307 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_901 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1307 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_901' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_91 : Operation 1308 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_902 = muxlogic i32 22"   --->   Operation 1308 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_902' <Predicate = true> <Delay = 1.35>
ST_91 : Operation 1309 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_902 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1309 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_902' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 92 <SV = 91> <Delay = 2.50>
ST_92 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln14_918 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_901" [kernel_rope.cpp:14]   --->   Operation 1310 'bitcast' 'bitcast_ln14_918' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1311 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_918"   --->   Operation 1311 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_92 : Operation 1312 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_918" [kernel_rope.cpp:14]   --->   Operation 1312 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_92 : Operation 1313 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_902 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1313 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_902' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_92 : Operation 1314 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_903 = muxlogic i32 22"   --->   Operation 1314 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_903' <Predicate = true> <Delay = 1.35>
ST_92 : Operation 1315 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_903 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1315 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_903' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 93 <SV = 92> <Delay = 2.50>
ST_93 : Operation 1316 [1/1] (0.00ns)   --->   "%bitcast_ln14_919 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_902" [kernel_rope.cpp:14]   --->   Operation 1316 'bitcast' 'bitcast_ln14_919' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1317 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_919"   --->   Operation 1317 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_93 : Operation 1318 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_919" [kernel_rope.cpp:14]   --->   Operation 1318 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_93 : Operation 1319 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_903 = load i32 22" [kernel_rope.cpp:14]   --->   Operation 1319 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_903' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_93 : Operation 1320 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_904 = muxlogic i32 23"   --->   Operation 1320 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_904' <Predicate = true> <Delay = 1.35>
ST_93 : Operation 1321 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_904 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1321 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_904' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 94 <SV = 93> <Delay = 2.50>
ST_94 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln14_920 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_903" [kernel_rope.cpp:14]   --->   Operation 1322 'bitcast' 'bitcast_ln14_920' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1323 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_920"   --->   Operation 1323 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_94 : Operation 1324 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_920" [kernel_rope.cpp:14]   --->   Operation 1324 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_94 : Operation 1325 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_904 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1325 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_904' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_94 : Operation 1326 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_905 = muxlogic i32 23"   --->   Operation 1326 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_905' <Predicate = true> <Delay = 1.35>
ST_94 : Operation 1327 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_905 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1327 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_905' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 95 <SV = 94> <Delay = 2.50>
ST_95 : Operation 1328 [1/1] (0.00ns)   --->   "%bitcast_ln14_921 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_904" [kernel_rope.cpp:14]   --->   Operation 1328 'bitcast' 'bitcast_ln14_921' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1329 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_921"   --->   Operation 1329 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_95 : Operation 1330 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_921" [kernel_rope.cpp:14]   --->   Operation 1330 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_95 : Operation 1331 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_905 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1331 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_905' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_95 : Operation 1332 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_906 = muxlogic i32 23"   --->   Operation 1332 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_906' <Predicate = true> <Delay = 1.35>
ST_95 : Operation 1333 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_906 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1333 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_906' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 96 <SV = 95> <Delay = 2.50>
ST_96 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln14_922 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_905" [kernel_rope.cpp:14]   --->   Operation 1334 'bitcast' 'bitcast_ln14_922' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1335 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_922"   --->   Operation 1335 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_96 : Operation 1336 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_922" [kernel_rope.cpp:14]   --->   Operation 1336 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_96 : Operation 1337 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_906 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1337 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_906' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_96 : Operation 1338 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_907 = muxlogic i32 23"   --->   Operation 1338 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_907' <Predicate = true> <Delay = 1.35>
ST_96 : Operation 1339 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_907 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1339 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_907' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 97 <SV = 96> <Delay = 2.50>
ST_97 : Operation 1340 [1/1] (0.00ns)   --->   "%bitcast_ln14_923 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_906" [kernel_rope.cpp:14]   --->   Operation 1340 'bitcast' 'bitcast_ln14_923' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1341 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_923"   --->   Operation 1341 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_97 : Operation 1342 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_923" [kernel_rope.cpp:14]   --->   Operation 1342 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_97 : Operation 1343 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_907 = load i32 23" [kernel_rope.cpp:14]   --->   Operation 1343 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_907' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_97 : Operation 1344 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_908 = muxlogic i32 24"   --->   Operation 1344 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_908' <Predicate = true> <Delay = 1.35>
ST_97 : Operation 1345 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_908 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1345 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_908' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 98 <SV = 97> <Delay = 2.50>
ST_98 : Operation 1346 [1/1] (0.00ns)   --->   "%bitcast_ln14_924 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_907" [kernel_rope.cpp:14]   --->   Operation 1346 'bitcast' 'bitcast_ln14_924' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1347 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_924"   --->   Operation 1347 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_98 : Operation 1348 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_924" [kernel_rope.cpp:14]   --->   Operation 1348 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_98 : Operation 1349 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_908 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1349 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_908' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_98 : Operation 1350 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_909 = muxlogic i32 24"   --->   Operation 1350 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_909' <Predicate = true> <Delay = 1.35>
ST_98 : Operation 1351 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_909 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1351 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_909' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 99 <SV = 98> <Delay = 2.50>
ST_99 : Operation 1352 [1/1] (0.00ns)   --->   "%bitcast_ln14_925 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_908" [kernel_rope.cpp:14]   --->   Operation 1352 'bitcast' 'bitcast_ln14_925' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1353 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_925"   --->   Operation 1353 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_99 : Operation 1354 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_925" [kernel_rope.cpp:14]   --->   Operation 1354 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_99 : Operation 1355 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_909 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1355 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_909' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_99 : Operation 1356 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_910 = muxlogic i32 24"   --->   Operation 1356 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_910' <Predicate = true> <Delay = 1.35>
ST_99 : Operation 1357 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_910 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1357 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_910' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 100 <SV = 99> <Delay = 2.50>
ST_100 : Operation 1358 [1/1] (0.00ns)   --->   "%bitcast_ln14_926 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_909" [kernel_rope.cpp:14]   --->   Operation 1358 'bitcast' 'bitcast_ln14_926' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1359 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_926"   --->   Operation 1359 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_100 : Operation 1360 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_926" [kernel_rope.cpp:14]   --->   Operation 1360 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_100 : Operation 1361 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_910 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1361 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_910' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_100 : Operation 1362 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_911 = muxlogic i32 24"   --->   Operation 1362 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_911' <Predicate = true> <Delay = 1.35>
ST_100 : Operation 1363 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_911 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1363 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_911' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 101 <SV = 100> <Delay = 2.50>
ST_101 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln14_927 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_910" [kernel_rope.cpp:14]   --->   Operation 1364 'bitcast' 'bitcast_ln14_927' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1365 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_927"   --->   Operation 1365 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_101 : Operation 1366 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_927" [kernel_rope.cpp:14]   --->   Operation 1366 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_101 : Operation 1367 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_911 = load i32 24" [kernel_rope.cpp:14]   --->   Operation 1367 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_911' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_101 : Operation 1368 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_912 = muxlogic i32 25"   --->   Operation 1368 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_912' <Predicate = true> <Delay = 1.35>
ST_101 : Operation 1369 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_912 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1369 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_912' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 102 <SV = 101> <Delay = 2.50>
ST_102 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln14_928 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_911" [kernel_rope.cpp:14]   --->   Operation 1370 'bitcast' 'bitcast_ln14_928' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1371 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_928"   --->   Operation 1371 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_102 : Operation 1372 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_928" [kernel_rope.cpp:14]   --->   Operation 1372 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_102 : Operation 1373 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_912 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1373 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_912' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_102 : Operation 1374 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_913 = muxlogic i32 25"   --->   Operation 1374 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_913' <Predicate = true> <Delay = 1.35>
ST_102 : Operation 1375 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_913 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1375 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_913' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 103 <SV = 102> <Delay = 2.50>
ST_103 : Operation 1376 [1/1] (0.00ns)   --->   "%bitcast_ln14_929 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_912" [kernel_rope.cpp:14]   --->   Operation 1376 'bitcast' 'bitcast_ln14_929' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1377 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_929"   --->   Operation 1377 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_103 : Operation 1378 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_929" [kernel_rope.cpp:14]   --->   Operation 1378 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_103 : Operation 1379 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_913 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1379 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_913' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_103 : Operation 1380 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_914 = muxlogic i32 25"   --->   Operation 1380 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_914' <Predicate = true> <Delay = 1.35>
ST_103 : Operation 1381 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_914 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1381 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_914' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 104 <SV = 103> <Delay = 2.50>
ST_104 : Operation 1382 [1/1] (0.00ns)   --->   "%bitcast_ln14_930 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_913" [kernel_rope.cpp:14]   --->   Operation 1382 'bitcast' 'bitcast_ln14_930' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1383 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_930"   --->   Operation 1383 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_104 : Operation 1384 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_930" [kernel_rope.cpp:14]   --->   Operation 1384 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_104 : Operation 1385 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_914 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1385 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_914' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_104 : Operation 1386 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_915 = muxlogic i32 25"   --->   Operation 1386 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_915' <Predicate = true> <Delay = 1.35>
ST_104 : Operation 1387 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_915 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1387 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_915' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 105 <SV = 104> <Delay = 2.50>
ST_105 : Operation 1388 [1/1] (0.00ns)   --->   "%bitcast_ln14_931 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_914" [kernel_rope.cpp:14]   --->   Operation 1388 'bitcast' 'bitcast_ln14_931' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1389 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_931"   --->   Operation 1389 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_105 : Operation 1390 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_931" [kernel_rope.cpp:14]   --->   Operation 1390 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_105 : Operation 1391 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_915 = load i32 25" [kernel_rope.cpp:14]   --->   Operation 1391 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_915' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_105 : Operation 1392 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_916 = muxlogic i32 26"   --->   Operation 1392 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_916' <Predicate = true> <Delay = 1.35>
ST_105 : Operation 1393 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_916 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1393 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_916' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 106 <SV = 105> <Delay = 2.50>
ST_106 : Operation 1394 [1/1] (0.00ns)   --->   "%bitcast_ln14_932 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_915" [kernel_rope.cpp:14]   --->   Operation 1394 'bitcast' 'bitcast_ln14_932' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1395 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_932"   --->   Operation 1395 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_106 : Operation 1396 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_932" [kernel_rope.cpp:14]   --->   Operation 1396 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_106 : Operation 1397 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_916 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1397 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_916' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_106 : Operation 1398 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_917 = muxlogic i32 26"   --->   Operation 1398 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_917' <Predicate = true> <Delay = 1.35>
ST_106 : Operation 1399 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_917 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1399 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_917' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 107 <SV = 106> <Delay = 2.50>
ST_107 : Operation 1400 [1/1] (0.00ns)   --->   "%bitcast_ln14_933 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_916" [kernel_rope.cpp:14]   --->   Operation 1400 'bitcast' 'bitcast_ln14_933' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1401 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_933"   --->   Operation 1401 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_107 : Operation 1402 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_933" [kernel_rope.cpp:14]   --->   Operation 1402 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_107 : Operation 1403 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_917 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1403 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_917' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_107 : Operation 1404 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_918 = muxlogic i32 26"   --->   Operation 1404 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_918' <Predicate = true> <Delay = 1.35>
ST_107 : Operation 1405 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_918 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1405 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_918' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 108 <SV = 107> <Delay = 2.50>
ST_108 : Operation 1406 [1/1] (0.00ns)   --->   "%bitcast_ln14_934 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_917" [kernel_rope.cpp:14]   --->   Operation 1406 'bitcast' 'bitcast_ln14_934' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1407 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_934"   --->   Operation 1407 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_108 : Operation 1408 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_934" [kernel_rope.cpp:14]   --->   Operation 1408 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_108 : Operation 1409 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_918 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1409 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_918' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_108 : Operation 1410 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_919 = muxlogic i32 26"   --->   Operation 1410 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_919' <Predicate = true> <Delay = 1.35>
ST_108 : Operation 1411 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_919 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1411 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_919' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 109 <SV = 108> <Delay = 2.50>
ST_109 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln14_935 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_918" [kernel_rope.cpp:14]   --->   Operation 1412 'bitcast' 'bitcast_ln14_935' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1413 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_935"   --->   Operation 1413 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_109 : Operation 1414 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_935" [kernel_rope.cpp:14]   --->   Operation 1414 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_109 : Operation 1415 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_919 = load i32 26" [kernel_rope.cpp:14]   --->   Operation 1415 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_919' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_109 : Operation 1416 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_920 = muxlogic i32 27"   --->   Operation 1416 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_920' <Predicate = true> <Delay = 1.35>
ST_109 : Operation 1417 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_920 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1417 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_920' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 110 <SV = 109> <Delay = 2.50>
ST_110 : Operation 1418 [1/1] (0.00ns)   --->   "%bitcast_ln14_936 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_919" [kernel_rope.cpp:14]   --->   Operation 1418 'bitcast' 'bitcast_ln14_936' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1419 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_936"   --->   Operation 1419 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_110 : Operation 1420 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_936" [kernel_rope.cpp:14]   --->   Operation 1420 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_110 : Operation 1421 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_920 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1421 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_920' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_110 : Operation 1422 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_921 = muxlogic i32 27"   --->   Operation 1422 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_921' <Predicate = true> <Delay = 1.35>
ST_110 : Operation 1423 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_921 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1423 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_921' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 111 <SV = 110> <Delay = 2.50>
ST_111 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln14_937 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_920" [kernel_rope.cpp:14]   --->   Operation 1424 'bitcast' 'bitcast_ln14_937' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1425 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_937"   --->   Operation 1425 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_111 : Operation 1426 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_937" [kernel_rope.cpp:14]   --->   Operation 1426 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_111 : Operation 1427 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_921 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1427 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_921' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_111 : Operation 1428 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_922 = muxlogic i32 27"   --->   Operation 1428 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_922' <Predicate = true> <Delay = 1.35>
ST_111 : Operation 1429 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_922 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1429 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_922' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 112 <SV = 111> <Delay = 2.50>
ST_112 : Operation 1430 [1/1] (0.00ns)   --->   "%bitcast_ln14_938 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_921" [kernel_rope.cpp:14]   --->   Operation 1430 'bitcast' 'bitcast_ln14_938' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1431 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_938"   --->   Operation 1431 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_112 : Operation 1432 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_938" [kernel_rope.cpp:14]   --->   Operation 1432 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_112 : Operation 1433 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_922 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1433 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_922' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_112 : Operation 1434 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_923 = muxlogic i32 27"   --->   Operation 1434 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_923' <Predicate = true> <Delay = 1.35>
ST_112 : Operation 1435 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_923 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1435 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_923' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 113 <SV = 112> <Delay = 2.50>
ST_113 : Operation 1436 [1/1] (0.00ns)   --->   "%bitcast_ln14_939 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_922" [kernel_rope.cpp:14]   --->   Operation 1436 'bitcast' 'bitcast_ln14_939' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1437 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_939"   --->   Operation 1437 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_113 : Operation 1438 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_939" [kernel_rope.cpp:14]   --->   Operation 1438 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_113 : Operation 1439 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_923 = load i32 27" [kernel_rope.cpp:14]   --->   Operation 1439 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_923' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_113 : Operation 1440 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_924 = muxlogic i32 28"   --->   Operation 1440 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_924' <Predicate = true> <Delay = 1.35>
ST_113 : Operation 1441 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_924 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1441 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_924' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 114 <SV = 113> <Delay = 2.50>
ST_114 : Operation 1442 [1/1] (0.00ns)   --->   "%bitcast_ln14_940 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_923" [kernel_rope.cpp:14]   --->   Operation 1442 'bitcast' 'bitcast_ln14_940' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1443 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_940"   --->   Operation 1443 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_114 : Operation 1444 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_940" [kernel_rope.cpp:14]   --->   Operation 1444 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_114 : Operation 1445 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_924 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1445 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_924' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_114 : Operation 1446 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_925 = muxlogic i32 28"   --->   Operation 1446 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_925' <Predicate = true> <Delay = 1.35>
ST_114 : Operation 1447 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_925 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1447 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_925' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 115 <SV = 114> <Delay = 2.50>
ST_115 : Operation 1448 [1/1] (0.00ns)   --->   "%bitcast_ln14_941 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_924" [kernel_rope.cpp:14]   --->   Operation 1448 'bitcast' 'bitcast_ln14_941' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1449 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_941"   --->   Operation 1449 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_115 : Operation 1450 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_941" [kernel_rope.cpp:14]   --->   Operation 1450 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_115 : Operation 1451 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_925 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1451 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_925' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_115 : Operation 1452 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_926 = muxlogic i32 28"   --->   Operation 1452 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_926' <Predicate = true> <Delay = 1.35>
ST_115 : Operation 1453 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_926 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1453 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_926' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 116 <SV = 115> <Delay = 2.50>
ST_116 : Operation 1454 [1/1] (0.00ns)   --->   "%bitcast_ln14_942 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_925" [kernel_rope.cpp:14]   --->   Operation 1454 'bitcast' 'bitcast_ln14_942' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1455 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_942"   --->   Operation 1455 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_116 : Operation 1456 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_942" [kernel_rope.cpp:14]   --->   Operation 1456 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_116 : Operation 1457 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_926 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1457 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_926' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_116 : Operation 1458 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_927 = muxlogic i32 28"   --->   Operation 1458 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_927' <Predicate = true> <Delay = 1.35>
ST_116 : Operation 1459 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_927 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1459 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_927' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 117 <SV = 116> <Delay = 2.50>
ST_117 : Operation 1460 [1/1] (0.00ns)   --->   "%bitcast_ln14_943 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_926" [kernel_rope.cpp:14]   --->   Operation 1460 'bitcast' 'bitcast_ln14_943' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1461 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_943"   --->   Operation 1461 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_117 : Operation 1462 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_943" [kernel_rope.cpp:14]   --->   Operation 1462 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_117 : Operation 1463 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_927 = load i32 28" [kernel_rope.cpp:14]   --->   Operation 1463 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_927' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_117 : Operation 1464 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_928 = muxlogic i32 29"   --->   Operation 1464 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_928' <Predicate = true> <Delay = 1.35>
ST_117 : Operation 1465 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_928 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1465 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_928' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 118 <SV = 117> <Delay = 2.50>
ST_118 : Operation 1466 [1/1] (0.00ns)   --->   "%bitcast_ln14_944 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_927" [kernel_rope.cpp:14]   --->   Operation 1466 'bitcast' 'bitcast_ln14_944' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1467 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_944"   --->   Operation 1467 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_118 : Operation 1468 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_944" [kernel_rope.cpp:14]   --->   Operation 1468 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_118 : Operation 1469 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_928 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1469 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_928' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_118 : Operation 1470 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_929 = muxlogic i32 29"   --->   Operation 1470 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_929' <Predicate = true> <Delay = 1.35>
ST_118 : Operation 1471 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_929 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1471 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_929' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 119 <SV = 118> <Delay = 2.50>
ST_119 : Operation 1472 [1/1] (0.00ns)   --->   "%bitcast_ln14_945 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_928" [kernel_rope.cpp:14]   --->   Operation 1472 'bitcast' 'bitcast_ln14_945' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1473 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_945"   --->   Operation 1473 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_119 : Operation 1474 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_945" [kernel_rope.cpp:14]   --->   Operation 1474 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_119 : Operation 1475 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_929 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1475 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_929' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_119 : Operation 1476 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_930 = muxlogic i32 29"   --->   Operation 1476 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_930' <Predicate = true> <Delay = 1.35>
ST_119 : Operation 1477 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_930 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1477 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_930' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 120 <SV = 119> <Delay = 2.50>
ST_120 : Operation 1478 [1/1] (0.00ns)   --->   "%bitcast_ln14_946 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_929" [kernel_rope.cpp:14]   --->   Operation 1478 'bitcast' 'bitcast_ln14_946' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1479 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_946"   --->   Operation 1479 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_120 : Operation 1480 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_946" [kernel_rope.cpp:14]   --->   Operation 1480 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_120 : Operation 1481 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_930 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1481 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_930' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_120 : Operation 1482 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_931 = muxlogic i32 29"   --->   Operation 1482 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_931' <Predicate = true> <Delay = 1.35>
ST_120 : Operation 1483 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_931 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1483 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_931' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 121 <SV = 120> <Delay = 2.50>
ST_121 : Operation 1484 [1/1] (0.00ns)   --->   "%bitcast_ln14_947 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_930" [kernel_rope.cpp:14]   --->   Operation 1484 'bitcast' 'bitcast_ln14_947' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1485 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_947"   --->   Operation 1485 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_121 : Operation 1486 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_947" [kernel_rope.cpp:14]   --->   Operation 1486 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_121 : Operation 1487 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_931 = load i32 29" [kernel_rope.cpp:14]   --->   Operation 1487 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_931' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_121 : Operation 1488 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_932 = muxlogic i32 30"   --->   Operation 1488 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_932' <Predicate = true> <Delay = 1.35>
ST_121 : Operation 1489 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_932 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1489 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_932' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 122 <SV = 121> <Delay = 2.50>
ST_122 : Operation 1490 [1/1] (0.00ns)   --->   "%bitcast_ln14_948 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_931" [kernel_rope.cpp:14]   --->   Operation 1490 'bitcast' 'bitcast_ln14_948' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1491 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_948"   --->   Operation 1491 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_122 : Operation 1492 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_948" [kernel_rope.cpp:14]   --->   Operation 1492 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_122 : Operation 1493 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_932 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1493 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_932' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_122 : Operation 1494 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_933 = muxlogic i32 30"   --->   Operation 1494 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_933' <Predicate = true> <Delay = 1.35>
ST_122 : Operation 1495 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_933 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1495 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_933' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 123 <SV = 122> <Delay = 2.50>
ST_123 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln14_949 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_932" [kernel_rope.cpp:14]   --->   Operation 1496 'bitcast' 'bitcast_ln14_949' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1497 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_949"   --->   Operation 1497 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_123 : Operation 1498 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_949" [kernel_rope.cpp:14]   --->   Operation 1498 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_123 : Operation 1499 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_933 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1499 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_933' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_123 : Operation 1500 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_934 = muxlogic i32 30"   --->   Operation 1500 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_934' <Predicate = true> <Delay = 1.35>
ST_123 : Operation 1501 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_934 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1501 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_934' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 124 <SV = 123> <Delay = 2.50>
ST_124 : Operation 1502 [1/1] (0.00ns)   --->   "%bitcast_ln14_950 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_933" [kernel_rope.cpp:14]   --->   Operation 1502 'bitcast' 'bitcast_ln14_950' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1503 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_950"   --->   Operation 1503 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_124 : Operation 1504 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_950" [kernel_rope.cpp:14]   --->   Operation 1504 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_124 : Operation 1505 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_934 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1505 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_934' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_124 : Operation 1506 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_935 = muxlogic i32 30"   --->   Operation 1506 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_935' <Predicate = true> <Delay = 1.35>
ST_124 : Operation 1507 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_935 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1507 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_935' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 125 <SV = 124> <Delay = 2.50>
ST_125 : Operation 1508 [1/1] (0.00ns)   --->   "%bitcast_ln14_951 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_934" [kernel_rope.cpp:14]   --->   Operation 1508 'bitcast' 'bitcast_ln14_951' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1509 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_951"   --->   Operation 1509 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_125 : Operation 1510 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_951" [kernel_rope.cpp:14]   --->   Operation 1510 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_125 : Operation 1511 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_935 = load i32 30" [kernel_rope.cpp:14]   --->   Operation 1511 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_935' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_125 : Operation 1512 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_936 = muxlogic i32 31"   --->   Operation 1512 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_936' <Predicate = true> <Delay = 1.35>
ST_125 : Operation 1513 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_936 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1513 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_936' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 126 <SV = 125> <Delay = 2.50>
ST_126 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln14_952 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_935" [kernel_rope.cpp:14]   --->   Operation 1514 'bitcast' 'bitcast_ln14_952' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1515 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_952"   --->   Operation 1515 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_126 : Operation 1516 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_952" [kernel_rope.cpp:14]   --->   Operation 1516 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_126 : Operation 1517 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_936 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1517 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_936' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_126 : Operation 1518 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_937 = muxlogic i32 31"   --->   Operation 1518 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_937' <Predicate = true> <Delay = 1.35>
ST_126 : Operation 1519 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_937 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1519 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_937' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 127 <SV = 126> <Delay = 2.50>
ST_127 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln14_953 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_936" [kernel_rope.cpp:14]   --->   Operation 1520 'bitcast' 'bitcast_ln14_953' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1521 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_953"   --->   Operation 1521 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_127 : Operation 1522 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_953" [kernel_rope.cpp:14]   --->   Operation 1522 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_127 : Operation 1523 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_937 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1523 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_937' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_127 : Operation 1524 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_938 = muxlogic i32 31"   --->   Operation 1524 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_938' <Predicate = true> <Delay = 1.35>
ST_127 : Operation 1525 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_938 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1525 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_938' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 128 <SV = 127> <Delay = 2.50>
ST_128 : Operation 1526 [1/1] (0.00ns)   --->   "%bitcast_ln14_954 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_937" [kernel_rope.cpp:14]   --->   Operation 1526 'bitcast' 'bitcast_ln14_954' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1527 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_954"   --->   Operation 1527 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_128 : Operation 1528 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_954" [kernel_rope.cpp:14]   --->   Operation 1528 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_128 : Operation 1529 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_938 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1529 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_938' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_128 : Operation 1530 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_939 = muxlogic i32 31"   --->   Operation 1530 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_939' <Predicate = true> <Delay = 1.35>
ST_128 : Operation 1531 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_939 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1531 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_939' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 129 <SV = 128> <Delay = 2.50>
ST_129 : Operation 1532 [1/1] (0.00ns)   --->   "%bitcast_ln14_955 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_938" [kernel_rope.cpp:14]   --->   Operation 1532 'bitcast' 'bitcast_ln14_955' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1533 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_955"   --->   Operation 1533 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_129 : Operation 1534 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_955" [kernel_rope.cpp:14]   --->   Operation 1534 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_129 : Operation 1535 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_939 = load i32 31" [kernel_rope.cpp:14]   --->   Operation 1535 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_939' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_129 : Operation 1536 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_940 = muxlogic i32 32"   --->   Operation 1536 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_940' <Predicate = true> <Delay = 1.35>
ST_129 : Operation 1537 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_940 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1537 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_940' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 130 <SV = 129> <Delay = 2.50>
ST_130 : Operation 1538 [1/1] (0.00ns)   --->   "%bitcast_ln14_956 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_939" [kernel_rope.cpp:14]   --->   Operation 1538 'bitcast' 'bitcast_ln14_956' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1539 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_956"   --->   Operation 1539 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_130 : Operation 1540 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_956" [kernel_rope.cpp:14]   --->   Operation 1540 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_130 : Operation 1541 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_940 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1541 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_940' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_130 : Operation 1542 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_941 = muxlogic i32 32"   --->   Operation 1542 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_941' <Predicate = true> <Delay = 1.35>
ST_130 : Operation 1543 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_941 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1543 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_941' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 131 <SV = 130> <Delay = 2.50>
ST_131 : Operation 1544 [1/1] (0.00ns)   --->   "%bitcast_ln14_957 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_940" [kernel_rope.cpp:14]   --->   Operation 1544 'bitcast' 'bitcast_ln14_957' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1545 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_957"   --->   Operation 1545 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_131 : Operation 1546 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_957" [kernel_rope.cpp:14]   --->   Operation 1546 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_131 : Operation 1547 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_941 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1547 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_941' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_131 : Operation 1548 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_942 = muxlogic i32 32"   --->   Operation 1548 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_942' <Predicate = true> <Delay = 1.35>
ST_131 : Operation 1549 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_942 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1549 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_942' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 132 <SV = 131> <Delay = 2.50>
ST_132 : Operation 1550 [1/1] (0.00ns)   --->   "%bitcast_ln14_958 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_941" [kernel_rope.cpp:14]   --->   Operation 1550 'bitcast' 'bitcast_ln14_958' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1551 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_958"   --->   Operation 1551 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_132 : Operation 1552 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_958" [kernel_rope.cpp:14]   --->   Operation 1552 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_132 : Operation 1553 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_942 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1553 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_942' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_132 : Operation 1554 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_943 = muxlogic i32 32"   --->   Operation 1554 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_943' <Predicate = true> <Delay = 1.35>
ST_132 : Operation 1555 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_943 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1555 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_943' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 133 <SV = 132> <Delay = 2.50>
ST_133 : Operation 1556 [1/1] (0.00ns)   --->   "%bitcast_ln14_959 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_942" [kernel_rope.cpp:14]   --->   Operation 1556 'bitcast' 'bitcast_ln14_959' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1557 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_959"   --->   Operation 1557 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_133 : Operation 1558 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_959" [kernel_rope.cpp:14]   --->   Operation 1558 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_133 : Operation 1559 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_943 = load i32 32" [kernel_rope.cpp:14]   --->   Operation 1559 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_943' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_133 : Operation 1560 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_944 = muxlogic i32 33"   --->   Operation 1560 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_944' <Predicate = true> <Delay = 1.35>
ST_133 : Operation 1561 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_944 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1561 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_944' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 134 <SV = 133> <Delay = 2.50>
ST_134 : Operation 1562 [1/1] (0.00ns)   --->   "%bitcast_ln14_960 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_943" [kernel_rope.cpp:14]   --->   Operation 1562 'bitcast' 'bitcast_ln14_960' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1563 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_960"   --->   Operation 1563 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_134 : Operation 1564 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_960" [kernel_rope.cpp:14]   --->   Operation 1564 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_134 : Operation 1565 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_944 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1565 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_944' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_134 : Operation 1566 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_945 = muxlogic i32 33"   --->   Operation 1566 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_945' <Predicate = true> <Delay = 1.35>
ST_134 : Operation 1567 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_945 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1567 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_945' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 135 <SV = 134> <Delay = 2.50>
ST_135 : Operation 1568 [1/1] (0.00ns)   --->   "%bitcast_ln14_961 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_944" [kernel_rope.cpp:14]   --->   Operation 1568 'bitcast' 'bitcast_ln14_961' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1569 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_961"   --->   Operation 1569 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_135 : Operation 1570 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_961" [kernel_rope.cpp:14]   --->   Operation 1570 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_135 : Operation 1571 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_945 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1571 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_945' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_135 : Operation 1572 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_946 = muxlogic i32 33"   --->   Operation 1572 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_946' <Predicate = true> <Delay = 1.35>
ST_135 : Operation 1573 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_946 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1573 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_946' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 136 <SV = 135> <Delay = 2.50>
ST_136 : Operation 1574 [1/1] (0.00ns)   --->   "%bitcast_ln14_962 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_945" [kernel_rope.cpp:14]   --->   Operation 1574 'bitcast' 'bitcast_ln14_962' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1575 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_962"   --->   Operation 1575 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_136 : Operation 1576 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_962" [kernel_rope.cpp:14]   --->   Operation 1576 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_136 : Operation 1577 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_946 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1577 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_946' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_136 : Operation 1578 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_947 = muxlogic i32 33"   --->   Operation 1578 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_947' <Predicate = true> <Delay = 1.35>
ST_136 : Operation 1579 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_947 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1579 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_947' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 137 <SV = 136> <Delay = 2.50>
ST_137 : Operation 1580 [1/1] (0.00ns)   --->   "%bitcast_ln14_963 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_946" [kernel_rope.cpp:14]   --->   Operation 1580 'bitcast' 'bitcast_ln14_963' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1581 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_963"   --->   Operation 1581 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_137 : Operation 1582 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_963" [kernel_rope.cpp:14]   --->   Operation 1582 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_137 : Operation 1583 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_947 = load i32 33" [kernel_rope.cpp:14]   --->   Operation 1583 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_947' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_137 : Operation 1584 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_948 = muxlogic i32 34"   --->   Operation 1584 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_948' <Predicate = true> <Delay = 1.35>
ST_137 : Operation 1585 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_948 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1585 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_948' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 138 <SV = 137> <Delay = 2.50>
ST_138 : Operation 1586 [1/1] (0.00ns)   --->   "%bitcast_ln14_964 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_947" [kernel_rope.cpp:14]   --->   Operation 1586 'bitcast' 'bitcast_ln14_964' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1587 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_964"   --->   Operation 1587 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_138 : Operation 1588 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_964" [kernel_rope.cpp:14]   --->   Operation 1588 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_138 : Operation 1589 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_948 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1589 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_948' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_138 : Operation 1590 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_949 = muxlogic i32 34"   --->   Operation 1590 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_949' <Predicate = true> <Delay = 1.35>
ST_138 : Operation 1591 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_949 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1591 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_949' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 139 <SV = 138> <Delay = 2.50>
ST_139 : Operation 1592 [1/1] (0.00ns)   --->   "%bitcast_ln14_965 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_948" [kernel_rope.cpp:14]   --->   Operation 1592 'bitcast' 'bitcast_ln14_965' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1593 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_965"   --->   Operation 1593 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_139 : Operation 1594 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_965" [kernel_rope.cpp:14]   --->   Operation 1594 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_139 : Operation 1595 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_949 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1595 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_949' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_139 : Operation 1596 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_950 = muxlogic i32 34"   --->   Operation 1596 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_950' <Predicate = true> <Delay = 1.35>
ST_139 : Operation 1597 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_950 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1597 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_950' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 140 <SV = 139> <Delay = 2.50>
ST_140 : Operation 1598 [1/1] (0.00ns)   --->   "%bitcast_ln14_966 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_949" [kernel_rope.cpp:14]   --->   Operation 1598 'bitcast' 'bitcast_ln14_966' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1599 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_966"   --->   Operation 1599 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_140 : Operation 1600 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_966" [kernel_rope.cpp:14]   --->   Operation 1600 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_140 : Operation 1601 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_950 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1601 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_950' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_140 : Operation 1602 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_951 = muxlogic i32 34"   --->   Operation 1602 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_951' <Predicate = true> <Delay = 1.35>
ST_140 : Operation 1603 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_951 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1603 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_951' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 141 <SV = 140> <Delay = 2.50>
ST_141 : Operation 1604 [1/1] (0.00ns)   --->   "%bitcast_ln14_967 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_950" [kernel_rope.cpp:14]   --->   Operation 1604 'bitcast' 'bitcast_ln14_967' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1605 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_967"   --->   Operation 1605 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_141 : Operation 1606 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_967" [kernel_rope.cpp:14]   --->   Operation 1606 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_141 : Operation 1607 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_951 = load i32 34" [kernel_rope.cpp:14]   --->   Operation 1607 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_951' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_141 : Operation 1608 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_952 = muxlogic i32 35"   --->   Operation 1608 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_952' <Predicate = true> <Delay = 1.35>
ST_141 : Operation 1609 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_952 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1609 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_952' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 142 <SV = 141> <Delay = 2.50>
ST_142 : Operation 1610 [1/1] (0.00ns)   --->   "%bitcast_ln14_968 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_951" [kernel_rope.cpp:14]   --->   Operation 1610 'bitcast' 'bitcast_ln14_968' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1611 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_968"   --->   Operation 1611 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_142 : Operation 1612 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_968" [kernel_rope.cpp:14]   --->   Operation 1612 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_142 : Operation 1613 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_952 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1613 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_952' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_142 : Operation 1614 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_953 = muxlogic i32 35"   --->   Operation 1614 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_953' <Predicate = true> <Delay = 1.35>
ST_142 : Operation 1615 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_953 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1615 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_953' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 143 <SV = 142> <Delay = 2.50>
ST_143 : Operation 1616 [1/1] (0.00ns)   --->   "%bitcast_ln14_969 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_952" [kernel_rope.cpp:14]   --->   Operation 1616 'bitcast' 'bitcast_ln14_969' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1617 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_969"   --->   Operation 1617 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_143 : Operation 1618 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_969" [kernel_rope.cpp:14]   --->   Operation 1618 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_143 : Operation 1619 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_953 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1619 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_953' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_143 : Operation 1620 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_954 = muxlogic i32 35"   --->   Operation 1620 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_954' <Predicate = true> <Delay = 1.35>
ST_143 : Operation 1621 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_954 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1621 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_954' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 144 <SV = 143> <Delay = 2.50>
ST_144 : Operation 1622 [1/1] (0.00ns)   --->   "%bitcast_ln14_970 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_953" [kernel_rope.cpp:14]   --->   Operation 1622 'bitcast' 'bitcast_ln14_970' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1623 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_970"   --->   Operation 1623 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_144 : Operation 1624 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_970" [kernel_rope.cpp:14]   --->   Operation 1624 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_144 : Operation 1625 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_954 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1625 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_954' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_144 : Operation 1626 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_955 = muxlogic i32 35"   --->   Operation 1626 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_955' <Predicate = true> <Delay = 1.35>
ST_144 : Operation 1627 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_955 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1627 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_955' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 145 <SV = 144> <Delay = 2.50>
ST_145 : Operation 1628 [1/1] (0.00ns)   --->   "%bitcast_ln14_971 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_954" [kernel_rope.cpp:14]   --->   Operation 1628 'bitcast' 'bitcast_ln14_971' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1629 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_971"   --->   Operation 1629 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_145 : Operation 1630 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_971" [kernel_rope.cpp:14]   --->   Operation 1630 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_145 : Operation 1631 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_955 = load i32 35" [kernel_rope.cpp:14]   --->   Operation 1631 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_955' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_145 : Operation 1632 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_956 = muxlogic i32 36"   --->   Operation 1632 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_956' <Predicate = true> <Delay = 1.35>
ST_145 : Operation 1633 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_956 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1633 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_956' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 146 <SV = 145> <Delay = 2.50>
ST_146 : Operation 1634 [1/1] (0.00ns)   --->   "%bitcast_ln14_972 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_955" [kernel_rope.cpp:14]   --->   Operation 1634 'bitcast' 'bitcast_ln14_972' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1635 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_972"   --->   Operation 1635 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_146 : Operation 1636 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_972" [kernel_rope.cpp:14]   --->   Operation 1636 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_146 : Operation 1637 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_956 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1637 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_956' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_146 : Operation 1638 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_957 = muxlogic i32 36"   --->   Operation 1638 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_957' <Predicate = true> <Delay = 1.35>
ST_146 : Operation 1639 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_957 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1639 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_957' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 147 <SV = 146> <Delay = 2.50>
ST_147 : Operation 1640 [1/1] (0.00ns)   --->   "%bitcast_ln14_973 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_956" [kernel_rope.cpp:14]   --->   Operation 1640 'bitcast' 'bitcast_ln14_973' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1641 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_973"   --->   Operation 1641 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_147 : Operation 1642 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_973" [kernel_rope.cpp:14]   --->   Operation 1642 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_147 : Operation 1643 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_957 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1643 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_957' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_147 : Operation 1644 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_958 = muxlogic i32 36"   --->   Operation 1644 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_958' <Predicate = true> <Delay = 1.35>
ST_147 : Operation 1645 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_958 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1645 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_958' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 148 <SV = 147> <Delay = 2.50>
ST_148 : Operation 1646 [1/1] (0.00ns)   --->   "%bitcast_ln14_974 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_957" [kernel_rope.cpp:14]   --->   Operation 1646 'bitcast' 'bitcast_ln14_974' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1647 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_974"   --->   Operation 1647 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_148 : Operation 1648 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_974" [kernel_rope.cpp:14]   --->   Operation 1648 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_148 : Operation 1649 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_958 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1649 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_958' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_148 : Operation 1650 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_959 = muxlogic i32 36"   --->   Operation 1650 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_959' <Predicate = true> <Delay = 1.35>
ST_148 : Operation 1651 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_959 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1651 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_959' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 149 <SV = 148> <Delay = 2.50>
ST_149 : Operation 1652 [1/1] (0.00ns)   --->   "%bitcast_ln14_975 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_958" [kernel_rope.cpp:14]   --->   Operation 1652 'bitcast' 'bitcast_ln14_975' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1653 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_975"   --->   Operation 1653 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_149 : Operation 1654 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_975" [kernel_rope.cpp:14]   --->   Operation 1654 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_149 : Operation 1655 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_959 = load i32 36" [kernel_rope.cpp:14]   --->   Operation 1655 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_959' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_149 : Operation 1656 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_960 = muxlogic i32 37"   --->   Operation 1656 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_960' <Predicate = true> <Delay = 1.35>
ST_149 : Operation 1657 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_960 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1657 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_960' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 150 <SV = 149> <Delay = 2.50>
ST_150 : Operation 1658 [1/1] (0.00ns)   --->   "%bitcast_ln14_976 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_959" [kernel_rope.cpp:14]   --->   Operation 1658 'bitcast' 'bitcast_ln14_976' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1659 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_976"   --->   Operation 1659 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_150 : Operation 1660 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_976" [kernel_rope.cpp:14]   --->   Operation 1660 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_150 : Operation 1661 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_960 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1661 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_960' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_150 : Operation 1662 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_961 = muxlogic i32 37"   --->   Operation 1662 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_961' <Predicate = true> <Delay = 1.35>
ST_150 : Operation 1663 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_961 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1663 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_961' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 151 <SV = 150> <Delay = 2.50>
ST_151 : Operation 1664 [1/1] (0.00ns)   --->   "%bitcast_ln14_977 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_960" [kernel_rope.cpp:14]   --->   Operation 1664 'bitcast' 'bitcast_ln14_977' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1665 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_977"   --->   Operation 1665 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_151 : Operation 1666 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_977" [kernel_rope.cpp:14]   --->   Operation 1666 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_151 : Operation 1667 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_961 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1667 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_961' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_151 : Operation 1668 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_962 = muxlogic i32 37"   --->   Operation 1668 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_962' <Predicate = true> <Delay = 1.35>
ST_151 : Operation 1669 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_962 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1669 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_962' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 152 <SV = 151> <Delay = 2.50>
ST_152 : Operation 1670 [1/1] (0.00ns)   --->   "%bitcast_ln14_978 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_961" [kernel_rope.cpp:14]   --->   Operation 1670 'bitcast' 'bitcast_ln14_978' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1671 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_978"   --->   Operation 1671 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_152 : Operation 1672 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_978" [kernel_rope.cpp:14]   --->   Operation 1672 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_152 : Operation 1673 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_962 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1673 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_962' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_152 : Operation 1674 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_963 = muxlogic i32 37"   --->   Operation 1674 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_963' <Predicate = true> <Delay = 1.35>
ST_152 : Operation 1675 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_963 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1675 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_963' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 153 <SV = 152> <Delay = 2.50>
ST_153 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln14_979 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_962" [kernel_rope.cpp:14]   --->   Operation 1676 'bitcast' 'bitcast_ln14_979' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1677 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_979"   --->   Operation 1677 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_153 : Operation 1678 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_979" [kernel_rope.cpp:14]   --->   Operation 1678 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_153 : Operation 1679 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_963 = load i32 37" [kernel_rope.cpp:14]   --->   Operation 1679 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_963' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_153 : Operation 1680 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_964 = muxlogic i32 38"   --->   Operation 1680 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_964' <Predicate = true> <Delay = 1.35>
ST_153 : Operation 1681 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_964 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1681 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_964' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 154 <SV = 153> <Delay = 2.50>
ST_154 : Operation 1682 [1/1] (0.00ns)   --->   "%bitcast_ln14_980 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_963" [kernel_rope.cpp:14]   --->   Operation 1682 'bitcast' 'bitcast_ln14_980' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1683 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_980"   --->   Operation 1683 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_154 : Operation 1684 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_980" [kernel_rope.cpp:14]   --->   Operation 1684 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_154 : Operation 1685 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_964 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1685 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_964' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_154 : Operation 1686 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_965 = muxlogic i32 38"   --->   Operation 1686 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_965' <Predicate = true> <Delay = 1.35>
ST_154 : Operation 1687 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_965 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1687 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_965' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 155 <SV = 154> <Delay = 2.50>
ST_155 : Operation 1688 [1/1] (0.00ns)   --->   "%bitcast_ln14_981 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_964" [kernel_rope.cpp:14]   --->   Operation 1688 'bitcast' 'bitcast_ln14_981' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1689 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_981"   --->   Operation 1689 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_155 : Operation 1690 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_981" [kernel_rope.cpp:14]   --->   Operation 1690 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_155 : Operation 1691 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_965 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1691 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_965' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_155 : Operation 1692 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_966 = muxlogic i32 38"   --->   Operation 1692 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_966' <Predicate = true> <Delay = 1.35>
ST_155 : Operation 1693 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_966 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1693 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_966' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 156 <SV = 155> <Delay = 2.50>
ST_156 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln14_982 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_965" [kernel_rope.cpp:14]   --->   Operation 1694 'bitcast' 'bitcast_ln14_982' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1695 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_982"   --->   Operation 1695 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_156 : Operation 1696 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_982" [kernel_rope.cpp:14]   --->   Operation 1696 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_156 : Operation 1697 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_966 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1697 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_966' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_156 : Operation 1698 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_967 = muxlogic i32 38"   --->   Operation 1698 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_967' <Predicate = true> <Delay = 1.35>
ST_156 : Operation 1699 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_967 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1699 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_967' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 157 <SV = 156> <Delay = 2.50>
ST_157 : Operation 1700 [1/1] (0.00ns)   --->   "%bitcast_ln14_983 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_966" [kernel_rope.cpp:14]   --->   Operation 1700 'bitcast' 'bitcast_ln14_983' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1701 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_983"   --->   Operation 1701 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_157 : Operation 1702 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_983" [kernel_rope.cpp:14]   --->   Operation 1702 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_157 : Operation 1703 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_967 = load i32 38" [kernel_rope.cpp:14]   --->   Operation 1703 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_967' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_157 : Operation 1704 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_968 = muxlogic i32 39"   --->   Operation 1704 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_968' <Predicate = true> <Delay = 1.35>
ST_157 : Operation 1705 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_968 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1705 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_968' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 158 <SV = 157> <Delay = 2.50>
ST_158 : Operation 1706 [1/1] (0.00ns)   --->   "%bitcast_ln14_984 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_967" [kernel_rope.cpp:14]   --->   Operation 1706 'bitcast' 'bitcast_ln14_984' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1707 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_984"   --->   Operation 1707 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_158 : Operation 1708 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_984" [kernel_rope.cpp:14]   --->   Operation 1708 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_158 : Operation 1709 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_968 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1709 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_968' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_158 : Operation 1710 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_969 = muxlogic i32 39"   --->   Operation 1710 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_969' <Predicate = true> <Delay = 1.35>
ST_158 : Operation 1711 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_969 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1711 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_969' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 159 <SV = 158> <Delay = 2.50>
ST_159 : Operation 1712 [1/1] (0.00ns)   --->   "%bitcast_ln14_985 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_968" [kernel_rope.cpp:14]   --->   Operation 1712 'bitcast' 'bitcast_ln14_985' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1713 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_985"   --->   Operation 1713 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_159 : Operation 1714 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_985" [kernel_rope.cpp:14]   --->   Operation 1714 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_159 : Operation 1715 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_969 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1715 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_969' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_159 : Operation 1716 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_970 = muxlogic i32 39"   --->   Operation 1716 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_970' <Predicate = true> <Delay = 1.35>
ST_159 : Operation 1717 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_970 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1717 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_970' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 160 <SV = 159> <Delay = 2.50>
ST_160 : Operation 1718 [1/1] (0.00ns)   --->   "%bitcast_ln14_986 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_969" [kernel_rope.cpp:14]   --->   Operation 1718 'bitcast' 'bitcast_ln14_986' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1719 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_986"   --->   Operation 1719 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_160 : Operation 1720 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_986" [kernel_rope.cpp:14]   --->   Operation 1720 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_160 : Operation 1721 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_970 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1721 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_970' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_160 : Operation 1722 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_971 = muxlogic i32 39"   --->   Operation 1722 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_971' <Predicate = true> <Delay = 1.35>
ST_160 : Operation 1723 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_971 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1723 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_971' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 161 <SV = 160> <Delay = 2.50>
ST_161 : Operation 1724 [1/1] (0.00ns)   --->   "%bitcast_ln14_987 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_970" [kernel_rope.cpp:14]   --->   Operation 1724 'bitcast' 'bitcast_ln14_987' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1725 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_987"   --->   Operation 1725 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_161 : Operation 1726 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_987" [kernel_rope.cpp:14]   --->   Operation 1726 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_161 : Operation 1727 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_971 = load i32 39" [kernel_rope.cpp:14]   --->   Operation 1727 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_971' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_161 : Operation 1728 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_972 = muxlogic i32 40"   --->   Operation 1728 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_972' <Predicate = true> <Delay = 1.35>
ST_161 : Operation 1729 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_972 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1729 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_972' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 162 <SV = 161> <Delay = 2.50>
ST_162 : Operation 1730 [1/1] (0.00ns)   --->   "%bitcast_ln14_988 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_971" [kernel_rope.cpp:14]   --->   Operation 1730 'bitcast' 'bitcast_ln14_988' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1731 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_988"   --->   Operation 1731 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_162 : Operation 1732 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_988" [kernel_rope.cpp:14]   --->   Operation 1732 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_162 : Operation 1733 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_972 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1733 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_972' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_162 : Operation 1734 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_973 = muxlogic i32 40"   --->   Operation 1734 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_973' <Predicate = true> <Delay = 1.35>
ST_162 : Operation 1735 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_973 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1735 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_973' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 163 <SV = 162> <Delay = 2.50>
ST_163 : Operation 1736 [1/1] (0.00ns)   --->   "%bitcast_ln14_989 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_972" [kernel_rope.cpp:14]   --->   Operation 1736 'bitcast' 'bitcast_ln14_989' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1737 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_989"   --->   Operation 1737 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_163 : Operation 1738 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_989" [kernel_rope.cpp:14]   --->   Operation 1738 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_163 : Operation 1739 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_973 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1739 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_973' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_163 : Operation 1740 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_974 = muxlogic i32 40"   --->   Operation 1740 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_974' <Predicate = true> <Delay = 1.35>
ST_163 : Operation 1741 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_974 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1741 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_974' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 164 <SV = 163> <Delay = 2.50>
ST_164 : Operation 1742 [1/1] (0.00ns)   --->   "%bitcast_ln14_990 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_973" [kernel_rope.cpp:14]   --->   Operation 1742 'bitcast' 'bitcast_ln14_990' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1743 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_990"   --->   Operation 1743 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_164 : Operation 1744 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_990" [kernel_rope.cpp:14]   --->   Operation 1744 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_164 : Operation 1745 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_974 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1745 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_974' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_164 : Operation 1746 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_975 = muxlogic i32 40"   --->   Operation 1746 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_975' <Predicate = true> <Delay = 1.35>
ST_164 : Operation 1747 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_975 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1747 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_975' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 165 <SV = 164> <Delay = 2.50>
ST_165 : Operation 1748 [1/1] (0.00ns)   --->   "%bitcast_ln14_991 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_974" [kernel_rope.cpp:14]   --->   Operation 1748 'bitcast' 'bitcast_ln14_991' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1749 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_991"   --->   Operation 1749 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_165 : Operation 1750 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_991" [kernel_rope.cpp:14]   --->   Operation 1750 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_165 : Operation 1751 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_975 = load i32 40" [kernel_rope.cpp:14]   --->   Operation 1751 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_975' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_165 : Operation 1752 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_976 = muxlogic i32 41"   --->   Operation 1752 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_976' <Predicate = true> <Delay = 1.35>
ST_165 : Operation 1753 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_976 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1753 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_976' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 166 <SV = 165> <Delay = 2.50>
ST_166 : Operation 1754 [1/1] (0.00ns)   --->   "%bitcast_ln14_992 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_975" [kernel_rope.cpp:14]   --->   Operation 1754 'bitcast' 'bitcast_ln14_992' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1755 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_992"   --->   Operation 1755 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_166 : Operation 1756 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_992" [kernel_rope.cpp:14]   --->   Operation 1756 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_166 : Operation 1757 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_976 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1757 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_976' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_166 : Operation 1758 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_977 = muxlogic i32 41"   --->   Operation 1758 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_977' <Predicate = true> <Delay = 1.35>
ST_166 : Operation 1759 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_977 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1759 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_977' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 167 <SV = 166> <Delay = 2.50>
ST_167 : Operation 1760 [1/1] (0.00ns)   --->   "%bitcast_ln14_993 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_976" [kernel_rope.cpp:14]   --->   Operation 1760 'bitcast' 'bitcast_ln14_993' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1761 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_993"   --->   Operation 1761 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_167 : Operation 1762 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_993" [kernel_rope.cpp:14]   --->   Operation 1762 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_167 : Operation 1763 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_977 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1763 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_977' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_167 : Operation 1764 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_978 = muxlogic i32 41"   --->   Operation 1764 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_978' <Predicate = true> <Delay = 1.35>
ST_167 : Operation 1765 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_978 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1765 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_978' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 168 <SV = 167> <Delay = 2.50>
ST_168 : Operation 1766 [1/1] (0.00ns)   --->   "%bitcast_ln14_994 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_977" [kernel_rope.cpp:14]   --->   Operation 1766 'bitcast' 'bitcast_ln14_994' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1767 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_994"   --->   Operation 1767 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_168 : Operation 1768 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_994" [kernel_rope.cpp:14]   --->   Operation 1768 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_168 : Operation 1769 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_978 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1769 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_978' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_168 : Operation 1770 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_979 = muxlogic i32 41"   --->   Operation 1770 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_979' <Predicate = true> <Delay = 1.35>
ST_168 : Operation 1771 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_979 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1771 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_979' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 169 <SV = 168> <Delay = 2.50>
ST_169 : Operation 1772 [1/1] (0.00ns)   --->   "%bitcast_ln14_995 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_978" [kernel_rope.cpp:14]   --->   Operation 1772 'bitcast' 'bitcast_ln14_995' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1773 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_995"   --->   Operation 1773 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_169 : Operation 1774 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_995" [kernel_rope.cpp:14]   --->   Operation 1774 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_169 : Operation 1775 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_979 = load i32 41" [kernel_rope.cpp:14]   --->   Operation 1775 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_979' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_169 : Operation 1776 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_980 = muxlogic i32 42"   --->   Operation 1776 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_980' <Predicate = true> <Delay = 1.35>
ST_169 : Operation 1777 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_980 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1777 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_980' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 170 <SV = 169> <Delay = 2.50>
ST_170 : Operation 1778 [1/1] (0.00ns)   --->   "%bitcast_ln14_996 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_979" [kernel_rope.cpp:14]   --->   Operation 1778 'bitcast' 'bitcast_ln14_996' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1779 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_996"   --->   Operation 1779 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_170 : Operation 1780 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_996" [kernel_rope.cpp:14]   --->   Operation 1780 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_170 : Operation 1781 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_980 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1781 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_980' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_170 : Operation 1782 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_981 = muxlogic i32 42"   --->   Operation 1782 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_981' <Predicate = true> <Delay = 1.35>
ST_170 : Operation 1783 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_981 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1783 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_981' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 171 <SV = 170> <Delay = 2.50>
ST_171 : Operation 1784 [1/1] (0.00ns)   --->   "%bitcast_ln14_997 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_980" [kernel_rope.cpp:14]   --->   Operation 1784 'bitcast' 'bitcast_ln14_997' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1785 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_997"   --->   Operation 1785 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_171 : Operation 1786 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_997" [kernel_rope.cpp:14]   --->   Operation 1786 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_171 : Operation 1787 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_981 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1787 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_981' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_171 : Operation 1788 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_982 = muxlogic i32 42"   --->   Operation 1788 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_982' <Predicate = true> <Delay = 1.35>
ST_171 : Operation 1789 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_982 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1789 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_982' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 172 <SV = 171> <Delay = 2.50>
ST_172 : Operation 1790 [1/1] (0.00ns)   --->   "%bitcast_ln14_998 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_981" [kernel_rope.cpp:14]   --->   Operation 1790 'bitcast' 'bitcast_ln14_998' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1791 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_998"   --->   Operation 1791 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_172 : Operation 1792 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_998" [kernel_rope.cpp:14]   --->   Operation 1792 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_172 : Operation 1793 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_982 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1793 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_982' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_172 : Operation 1794 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_983 = muxlogic i32 42"   --->   Operation 1794 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_983' <Predicate = true> <Delay = 1.35>
ST_172 : Operation 1795 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_983 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1795 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_983' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 173 <SV = 172> <Delay = 2.50>
ST_173 : Operation 1796 [1/1] (0.00ns)   --->   "%bitcast_ln14_999 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_982" [kernel_rope.cpp:14]   --->   Operation 1796 'bitcast' 'bitcast_ln14_999' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1797 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_999"   --->   Operation 1797 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_173 : Operation 1798 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_999" [kernel_rope.cpp:14]   --->   Operation 1798 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_173 : Operation 1799 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_983 = load i32 42" [kernel_rope.cpp:14]   --->   Operation 1799 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_983' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_173 : Operation 1800 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_984 = muxlogic i32 43"   --->   Operation 1800 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_984' <Predicate = true> <Delay = 1.35>
ST_173 : Operation 1801 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_984 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1801 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_984' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 174 <SV = 173> <Delay = 2.50>
ST_174 : Operation 1802 [1/1] (0.00ns)   --->   "%bitcast_ln14_1000 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_983" [kernel_rope.cpp:14]   --->   Operation 1802 'bitcast' 'bitcast_ln14_1000' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1803 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1000"   --->   Operation 1803 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_174 : Operation 1804 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1000" [kernel_rope.cpp:14]   --->   Operation 1804 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_174 : Operation 1805 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_984 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1805 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_984' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_174 : Operation 1806 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_985 = muxlogic i32 43"   --->   Operation 1806 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_985' <Predicate = true> <Delay = 1.35>
ST_174 : Operation 1807 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_985 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1807 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_985' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 175 <SV = 174> <Delay = 2.50>
ST_175 : Operation 1808 [1/1] (0.00ns)   --->   "%bitcast_ln14_1001 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_984" [kernel_rope.cpp:14]   --->   Operation 1808 'bitcast' 'bitcast_ln14_1001' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1809 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1001"   --->   Operation 1809 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_175 : Operation 1810 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1001" [kernel_rope.cpp:14]   --->   Operation 1810 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_175 : Operation 1811 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_985 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1811 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_985' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_175 : Operation 1812 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_986 = muxlogic i32 43"   --->   Operation 1812 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_986' <Predicate = true> <Delay = 1.35>
ST_175 : Operation 1813 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_986 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1813 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_986' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 176 <SV = 175> <Delay = 2.50>
ST_176 : Operation 1814 [1/1] (0.00ns)   --->   "%bitcast_ln14_1002 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_985" [kernel_rope.cpp:14]   --->   Operation 1814 'bitcast' 'bitcast_ln14_1002' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1815 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1002"   --->   Operation 1815 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_176 : Operation 1816 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1002" [kernel_rope.cpp:14]   --->   Operation 1816 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_176 : Operation 1817 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_986 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1817 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_986' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_176 : Operation 1818 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_987 = muxlogic i32 43"   --->   Operation 1818 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_987' <Predicate = true> <Delay = 1.35>
ST_176 : Operation 1819 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_987 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1819 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_987' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 177 <SV = 176> <Delay = 2.50>
ST_177 : Operation 1820 [1/1] (0.00ns)   --->   "%bitcast_ln14_1003 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_986" [kernel_rope.cpp:14]   --->   Operation 1820 'bitcast' 'bitcast_ln14_1003' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1821 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1003"   --->   Operation 1821 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_177 : Operation 1822 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1003" [kernel_rope.cpp:14]   --->   Operation 1822 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_177 : Operation 1823 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_987 = load i32 43" [kernel_rope.cpp:14]   --->   Operation 1823 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_987' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_177 : Operation 1824 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_988 = muxlogic i32 44"   --->   Operation 1824 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_988' <Predicate = true> <Delay = 1.35>
ST_177 : Operation 1825 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_988 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1825 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_988' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 178 <SV = 177> <Delay = 2.50>
ST_178 : Operation 1826 [1/1] (0.00ns)   --->   "%bitcast_ln14_1004 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_987" [kernel_rope.cpp:14]   --->   Operation 1826 'bitcast' 'bitcast_ln14_1004' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1827 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1004"   --->   Operation 1827 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_178 : Operation 1828 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1004" [kernel_rope.cpp:14]   --->   Operation 1828 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_178 : Operation 1829 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_988 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1829 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_988' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_178 : Operation 1830 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_989 = muxlogic i32 44"   --->   Operation 1830 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_989' <Predicate = true> <Delay = 1.35>
ST_178 : Operation 1831 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_989 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1831 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_989' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 179 <SV = 178> <Delay = 2.50>
ST_179 : Operation 1832 [1/1] (0.00ns)   --->   "%bitcast_ln14_1005 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_988" [kernel_rope.cpp:14]   --->   Operation 1832 'bitcast' 'bitcast_ln14_1005' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1833 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1005"   --->   Operation 1833 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_179 : Operation 1834 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1005" [kernel_rope.cpp:14]   --->   Operation 1834 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_179 : Operation 1835 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_989 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1835 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_989' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_179 : Operation 1836 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_990 = muxlogic i32 44"   --->   Operation 1836 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_990' <Predicate = true> <Delay = 1.35>
ST_179 : Operation 1837 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_990 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1837 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_990' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 180 <SV = 179> <Delay = 2.50>
ST_180 : Operation 1838 [1/1] (0.00ns)   --->   "%bitcast_ln14_1006 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_989" [kernel_rope.cpp:14]   --->   Operation 1838 'bitcast' 'bitcast_ln14_1006' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1839 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1006"   --->   Operation 1839 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_180 : Operation 1840 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1006" [kernel_rope.cpp:14]   --->   Operation 1840 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_180 : Operation 1841 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_990 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1841 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_990' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_180 : Operation 1842 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_991 = muxlogic i32 44"   --->   Operation 1842 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_991' <Predicate = true> <Delay = 1.35>
ST_180 : Operation 1843 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_991 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1843 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_991' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 181 <SV = 180> <Delay = 2.50>
ST_181 : Operation 1844 [1/1] (0.00ns)   --->   "%bitcast_ln14_1007 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_990" [kernel_rope.cpp:14]   --->   Operation 1844 'bitcast' 'bitcast_ln14_1007' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1845 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1007"   --->   Operation 1845 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_181 : Operation 1846 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1007" [kernel_rope.cpp:14]   --->   Operation 1846 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_181 : Operation 1847 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_991 = load i32 44" [kernel_rope.cpp:14]   --->   Operation 1847 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_991' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_181 : Operation 1848 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_992 = muxlogic i32 45"   --->   Operation 1848 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_992' <Predicate = true> <Delay = 1.35>
ST_181 : Operation 1849 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_992 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1849 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_992' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 182 <SV = 181> <Delay = 2.50>
ST_182 : Operation 1850 [1/1] (0.00ns)   --->   "%bitcast_ln14_1008 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_991" [kernel_rope.cpp:14]   --->   Operation 1850 'bitcast' 'bitcast_ln14_1008' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1851 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1008"   --->   Operation 1851 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_182 : Operation 1852 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1008" [kernel_rope.cpp:14]   --->   Operation 1852 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_182 : Operation 1853 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_992 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1853 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_992' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_182 : Operation 1854 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_993 = muxlogic i32 45"   --->   Operation 1854 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_993' <Predicate = true> <Delay = 1.35>
ST_182 : Operation 1855 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_993 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1855 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_993' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 183 <SV = 182> <Delay = 2.50>
ST_183 : Operation 1856 [1/1] (0.00ns)   --->   "%bitcast_ln14_1009 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_992" [kernel_rope.cpp:14]   --->   Operation 1856 'bitcast' 'bitcast_ln14_1009' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1857 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1009"   --->   Operation 1857 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_183 : Operation 1858 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1009" [kernel_rope.cpp:14]   --->   Operation 1858 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_183 : Operation 1859 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_993 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1859 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_993' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_183 : Operation 1860 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_994 = muxlogic i32 45"   --->   Operation 1860 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_994' <Predicate = true> <Delay = 1.35>
ST_183 : Operation 1861 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_994 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1861 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_994' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 184 <SV = 183> <Delay = 2.50>
ST_184 : Operation 1862 [1/1] (0.00ns)   --->   "%bitcast_ln14_1010 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_993" [kernel_rope.cpp:14]   --->   Operation 1862 'bitcast' 'bitcast_ln14_1010' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1863 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1010"   --->   Operation 1863 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_184 : Operation 1864 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1010" [kernel_rope.cpp:14]   --->   Operation 1864 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_184 : Operation 1865 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_994 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1865 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_994' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_184 : Operation 1866 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_995 = muxlogic i32 45"   --->   Operation 1866 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_995' <Predicate = true> <Delay = 1.35>
ST_184 : Operation 1867 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_995 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1867 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_995' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 185 <SV = 184> <Delay = 2.50>
ST_185 : Operation 1868 [1/1] (0.00ns)   --->   "%bitcast_ln14_1011 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_994" [kernel_rope.cpp:14]   --->   Operation 1868 'bitcast' 'bitcast_ln14_1011' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1869 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1011"   --->   Operation 1869 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_185 : Operation 1870 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1011" [kernel_rope.cpp:14]   --->   Operation 1870 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_185 : Operation 1871 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_995 = load i32 45" [kernel_rope.cpp:14]   --->   Operation 1871 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_995' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_185 : Operation 1872 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_996 = muxlogic i32 46"   --->   Operation 1872 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_996' <Predicate = true> <Delay = 1.35>
ST_185 : Operation 1873 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_996 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1873 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_996' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 186 <SV = 185> <Delay = 2.50>
ST_186 : Operation 1874 [1/1] (0.00ns)   --->   "%bitcast_ln14_1012 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_995" [kernel_rope.cpp:14]   --->   Operation 1874 'bitcast' 'bitcast_ln14_1012' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1875 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1012"   --->   Operation 1875 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_186 : Operation 1876 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1012" [kernel_rope.cpp:14]   --->   Operation 1876 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_186 : Operation 1877 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_996 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1877 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_996' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_186 : Operation 1878 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_997 = muxlogic i32 46"   --->   Operation 1878 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_997' <Predicate = true> <Delay = 1.35>
ST_186 : Operation 1879 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_997 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1879 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_997' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 187 <SV = 186> <Delay = 2.50>
ST_187 : Operation 1880 [1/1] (0.00ns)   --->   "%bitcast_ln14_1013 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_996" [kernel_rope.cpp:14]   --->   Operation 1880 'bitcast' 'bitcast_ln14_1013' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1881 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1013"   --->   Operation 1881 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_187 : Operation 1882 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1013" [kernel_rope.cpp:14]   --->   Operation 1882 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_187 : Operation 1883 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_997 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1883 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_997' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_187 : Operation 1884 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_998 = muxlogic i32 46"   --->   Operation 1884 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_998' <Predicate = true> <Delay = 1.35>
ST_187 : Operation 1885 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_998 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1885 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_998' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 188 <SV = 187> <Delay = 2.50>
ST_188 : Operation 1886 [1/1] (0.00ns)   --->   "%bitcast_ln14_1014 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_997" [kernel_rope.cpp:14]   --->   Operation 1886 'bitcast' 'bitcast_ln14_1014' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1887 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1014"   --->   Operation 1887 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_188 : Operation 1888 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1014" [kernel_rope.cpp:14]   --->   Operation 1888 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_188 : Operation 1889 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_998 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1889 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_998' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_188 : Operation 1890 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_999 = muxlogic i32 46"   --->   Operation 1890 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_999' <Predicate = true> <Delay = 1.35>
ST_188 : Operation 1891 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_999 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1891 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_999' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 189 <SV = 188> <Delay = 2.50>
ST_189 : Operation 1892 [1/1] (0.00ns)   --->   "%bitcast_ln14_1015 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_998" [kernel_rope.cpp:14]   --->   Operation 1892 'bitcast' 'bitcast_ln14_1015' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1893 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1015"   --->   Operation 1893 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_189 : Operation 1894 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1015" [kernel_rope.cpp:14]   --->   Operation 1894 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_189 : Operation 1895 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_999 = load i32 46" [kernel_rope.cpp:14]   --->   Operation 1895 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_999' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_189 : Operation 1896 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1000 = muxlogic i32 47"   --->   Operation 1896 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1000' <Predicate = true> <Delay = 1.35>
ST_189 : Operation 1897 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1000 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1897 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1000' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 190 <SV = 189> <Delay = 2.50>
ST_190 : Operation 1898 [1/1] (0.00ns)   --->   "%bitcast_ln14_1016 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_999" [kernel_rope.cpp:14]   --->   Operation 1898 'bitcast' 'bitcast_ln14_1016' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1899 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1016"   --->   Operation 1899 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_190 : Operation 1900 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1016" [kernel_rope.cpp:14]   --->   Operation 1900 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_190 : Operation 1901 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1000 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1901 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1000' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_190 : Operation 1902 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1001 = muxlogic i32 47"   --->   Operation 1902 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1001' <Predicate = true> <Delay = 1.35>
ST_190 : Operation 1903 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1001 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1903 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1001' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 191 <SV = 190> <Delay = 2.50>
ST_191 : Operation 1904 [1/1] (0.00ns)   --->   "%bitcast_ln14_1017 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1000" [kernel_rope.cpp:14]   --->   Operation 1904 'bitcast' 'bitcast_ln14_1017' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1905 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1017"   --->   Operation 1905 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_191 : Operation 1906 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1017" [kernel_rope.cpp:14]   --->   Operation 1906 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_191 : Operation 1907 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1001 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1907 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1001' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_191 : Operation 1908 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1002 = muxlogic i32 47"   --->   Operation 1908 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1002' <Predicate = true> <Delay = 1.35>
ST_191 : Operation 1909 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1002 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1909 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1002' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 192 <SV = 191> <Delay = 2.50>
ST_192 : Operation 1910 [1/1] (0.00ns)   --->   "%bitcast_ln14_1018 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1001" [kernel_rope.cpp:14]   --->   Operation 1910 'bitcast' 'bitcast_ln14_1018' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1911 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1018"   --->   Operation 1911 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_192 : Operation 1912 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1018" [kernel_rope.cpp:14]   --->   Operation 1912 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_192 : Operation 1913 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1002 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1913 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1002' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_192 : Operation 1914 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1003 = muxlogic i32 47"   --->   Operation 1914 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1003' <Predicate = true> <Delay = 1.35>
ST_192 : Operation 1915 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1003 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1915 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1003' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 193 <SV = 192> <Delay = 2.50>
ST_193 : Operation 1916 [1/1] (0.00ns)   --->   "%bitcast_ln14_1019 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1002" [kernel_rope.cpp:14]   --->   Operation 1916 'bitcast' 'bitcast_ln14_1019' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1917 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1019"   --->   Operation 1917 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_193 : Operation 1918 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1019" [kernel_rope.cpp:14]   --->   Operation 1918 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_193 : Operation 1919 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1003 = load i32 47" [kernel_rope.cpp:14]   --->   Operation 1919 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1003' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_193 : Operation 1920 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1004 = muxlogic i32 48"   --->   Operation 1920 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1004' <Predicate = true> <Delay = 1.35>
ST_193 : Operation 1921 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1004 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1921 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1004' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 194 <SV = 193> <Delay = 2.50>
ST_194 : Operation 1922 [1/1] (0.00ns)   --->   "%bitcast_ln14_1020 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1003" [kernel_rope.cpp:14]   --->   Operation 1922 'bitcast' 'bitcast_ln14_1020' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1923 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1020"   --->   Operation 1923 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_194 : Operation 1924 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1020" [kernel_rope.cpp:14]   --->   Operation 1924 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_194 : Operation 1925 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1004 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1925 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1004' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_194 : Operation 1926 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1005 = muxlogic i32 48"   --->   Operation 1926 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1005' <Predicate = true> <Delay = 1.35>
ST_194 : Operation 1927 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1005 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1927 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1005' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 195 <SV = 194> <Delay = 2.50>
ST_195 : Operation 1928 [1/1] (0.00ns)   --->   "%bitcast_ln14_1021 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1004" [kernel_rope.cpp:14]   --->   Operation 1928 'bitcast' 'bitcast_ln14_1021' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1929 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1021"   --->   Operation 1929 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_195 : Operation 1930 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1021" [kernel_rope.cpp:14]   --->   Operation 1930 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_195 : Operation 1931 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1005 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1931 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1005' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_195 : Operation 1932 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1006 = muxlogic i32 48"   --->   Operation 1932 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1006' <Predicate = true> <Delay = 1.35>
ST_195 : Operation 1933 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1006 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1933 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1006' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 196 <SV = 195> <Delay = 2.50>
ST_196 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln14_1022 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1005" [kernel_rope.cpp:14]   --->   Operation 1934 'bitcast' 'bitcast_ln14_1022' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1935 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1022"   --->   Operation 1935 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_196 : Operation 1936 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1022" [kernel_rope.cpp:14]   --->   Operation 1936 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_196 : Operation 1937 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1006 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1937 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1006' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_196 : Operation 1938 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1007 = muxlogic i32 48"   --->   Operation 1938 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1007' <Predicate = true> <Delay = 1.35>
ST_196 : Operation 1939 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1007 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1939 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1007' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 197 <SV = 196> <Delay = 2.50>
ST_197 : Operation 1940 [1/1] (0.00ns)   --->   "%bitcast_ln14_1023 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1006" [kernel_rope.cpp:14]   --->   Operation 1940 'bitcast' 'bitcast_ln14_1023' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1941 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1023"   --->   Operation 1941 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_197 : Operation 1942 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1023" [kernel_rope.cpp:14]   --->   Operation 1942 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_197 : Operation 1943 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1007 = load i32 48" [kernel_rope.cpp:14]   --->   Operation 1943 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1007' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_197 : Operation 1944 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1008 = muxlogic i32 49"   --->   Operation 1944 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1008' <Predicate = true> <Delay = 1.35>
ST_197 : Operation 1945 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1008 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1945 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1008' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 198 <SV = 197> <Delay = 2.50>
ST_198 : Operation 1946 [1/1] (0.00ns)   --->   "%bitcast_ln14_1024 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1007" [kernel_rope.cpp:14]   --->   Operation 1946 'bitcast' 'bitcast_ln14_1024' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1947 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1024"   --->   Operation 1947 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_198 : Operation 1948 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1024" [kernel_rope.cpp:14]   --->   Operation 1948 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_198 : Operation 1949 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1008 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1949 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1008' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_198 : Operation 1950 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1009 = muxlogic i32 49"   --->   Operation 1950 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1009' <Predicate = true> <Delay = 1.35>
ST_198 : Operation 1951 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1009 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1951 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1009' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 199 <SV = 198> <Delay = 2.50>
ST_199 : Operation 1952 [1/1] (0.00ns)   --->   "%bitcast_ln14_1025 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1008" [kernel_rope.cpp:14]   --->   Operation 1952 'bitcast' 'bitcast_ln14_1025' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1953 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1025"   --->   Operation 1953 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_199 : Operation 1954 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1025" [kernel_rope.cpp:14]   --->   Operation 1954 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_199 : Operation 1955 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1009 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1955 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1009' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_199 : Operation 1956 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1010 = muxlogic i32 49"   --->   Operation 1956 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1010' <Predicate = true> <Delay = 1.35>
ST_199 : Operation 1957 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1010 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1957 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1010' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 200 <SV = 199> <Delay = 2.50>
ST_200 : Operation 1958 [1/1] (0.00ns)   --->   "%bitcast_ln14_1026 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1009" [kernel_rope.cpp:14]   --->   Operation 1958 'bitcast' 'bitcast_ln14_1026' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1959 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1026"   --->   Operation 1959 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_200 : Operation 1960 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1026" [kernel_rope.cpp:14]   --->   Operation 1960 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_200 : Operation 1961 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1010 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1961 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1010' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_200 : Operation 1962 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1011 = muxlogic i32 49"   --->   Operation 1962 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1011' <Predicate = true> <Delay = 1.35>
ST_200 : Operation 1963 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1011 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1963 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1011' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 201 <SV = 200> <Delay = 2.50>
ST_201 : Operation 1964 [1/1] (0.00ns)   --->   "%bitcast_ln14_1027 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1010" [kernel_rope.cpp:14]   --->   Operation 1964 'bitcast' 'bitcast_ln14_1027' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1965 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1027"   --->   Operation 1965 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_201 : Operation 1966 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1027" [kernel_rope.cpp:14]   --->   Operation 1966 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_201 : Operation 1967 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1011 = load i32 49" [kernel_rope.cpp:14]   --->   Operation 1967 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1011' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_201 : Operation 1968 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1012 = muxlogic i32 50"   --->   Operation 1968 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1012' <Predicate = true> <Delay = 1.35>
ST_201 : Operation 1969 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1012 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1969 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1012' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 202 <SV = 201> <Delay = 2.50>
ST_202 : Operation 1970 [1/1] (0.00ns)   --->   "%bitcast_ln14_1028 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1011" [kernel_rope.cpp:14]   --->   Operation 1970 'bitcast' 'bitcast_ln14_1028' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1971 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1028"   --->   Operation 1971 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_202 : Operation 1972 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1028" [kernel_rope.cpp:14]   --->   Operation 1972 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_202 : Operation 1973 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1012 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1973 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1012' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_202 : Operation 1974 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1013 = muxlogic i32 50"   --->   Operation 1974 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1013' <Predicate = true> <Delay = 1.35>
ST_202 : Operation 1975 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1013 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1975 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1013' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 203 <SV = 202> <Delay = 2.50>
ST_203 : Operation 1976 [1/1] (0.00ns)   --->   "%bitcast_ln14_1029 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1012" [kernel_rope.cpp:14]   --->   Operation 1976 'bitcast' 'bitcast_ln14_1029' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1977 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1029"   --->   Operation 1977 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_203 : Operation 1978 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1029" [kernel_rope.cpp:14]   --->   Operation 1978 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_203 : Operation 1979 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1013 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1979 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1013' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_203 : Operation 1980 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1014 = muxlogic i32 50"   --->   Operation 1980 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1014' <Predicate = true> <Delay = 1.35>
ST_203 : Operation 1981 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1014 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1981 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1014' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 204 <SV = 203> <Delay = 2.50>
ST_204 : Operation 1982 [1/1] (0.00ns)   --->   "%bitcast_ln14_1030 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1013" [kernel_rope.cpp:14]   --->   Operation 1982 'bitcast' 'bitcast_ln14_1030' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1983 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1030"   --->   Operation 1983 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_204 : Operation 1984 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1030" [kernel_rope.cpp:14]   --->   Operation 1984 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_204 : Operation 1985 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1014 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1985 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1014' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_204 : Operation 1986 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1015 = muxlogic i32 50"   --->   Operation 1986 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1015' <Predicate = true> <Delay = 1.35>
ST_204 : Operation 1987 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1015 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1987 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1015' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 205 <SV = 204> <Delay = 2.50>
ST_205 : Operation 1988 [1/1] (0.00ns)   --->   "%bitcast_ln14_1031 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1014" [kernel_rope.cpp:14]   --->   Operation 1988 'bitcast' 'bitcast_ln14_1031' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1989 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1031"   --->   Operation 1989 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_205 : Operation 1990 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1031" [kernel_rope.cpp:14]   --->   Operation 1990 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_205 : Operation 1991 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1015 = load i32 50" [kernel_rope.cpp:14]   --->   Operation 1991 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1015' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_205 : Operation 1992 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1016 = muxlogic i32 51"   --->   Operation 1992 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1016' <Predicate = true> <Delay = 1.35>
ST_205 : Operation 1993 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1016 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 1993 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1016' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 206 <SV = 205> <Delay = 2.50>
ST_206 : Operation 1994 [1/1] (0.00ns)   --->   "%bitcast_ln14_1032 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1015" [kernel_rope.cpp:14]   --->   Operation 1994 'bitcast' 'bitcast_ln14_1032' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1995 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1032"   --->   Operation 1995 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_206 : Operation 1996 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1032" [kernel_rope.cpp:14]   --->   Operation 1996 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_206 : Operation 1997 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1016 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 1997 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1016' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_206 : Operation 1998 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1017 = muxlogic i32 51"   --->   Operation 1998 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1017' <Predicate = true> <Delay = 1.35>
ST_206 : Operation 1999 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1017 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 1999 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1017' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 207 <SV = 206> <Delay = 2.50>
ST_207 : Operation 2000 [1/1] (0.00ns)   --->   "%bitcast_ln14_1033 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1016" [kernel_rope.cpp:14]   --->   Operation 2000 'bitcast' 'bitcast_ln14_1033' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2001 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1033"   --->   Operation 2001 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_207 : Operation 2002 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1033" [kernel_rope.cpp:14]   --->   Operation 2002 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_207 : Operation 2003 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1017 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 2003 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1017' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_207 : Operation 2004 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1018 = muxlogic i32 51"   --->   Operation 2004 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1018' <Predicate = true> <Delay = 1.35>
ST_207 : Operation 2005 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1018 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 2005 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1018' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 208 <SV = 207> <Delay = 2.50>
ST_208 : Operation 2006 [1/1] (0.00ns)   --->   "%bitcast_ln14_1034 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1017" [kernel_rope.cpp:14]   --->   Operation 2006 'bitcast' 'bitcast_ln14_1034' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2007 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1034"   --->   Operation 2007 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_208 : Operation 2008 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1034" [kernel_rope.cpp:14]   --->   Operation 2008 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_208 : Operation 2009 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1018 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 2009 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1018' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_208 : Operation 2010 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1019 = muxlogic i32 51"   --->   Operation 2010 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1019' <Predicate = true> <Delay = 1.35>
ST_208 : Operation 2011 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1019 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 2011 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1019' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 209 <SV = 208> <Delay = 2.50>
ST_209 : Operation 2012 [1/1] (0.00ns)   --->   "%bitcast_ln14_1035 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1018" [kernel_rope.cpp:14]   --->   Operation 2012 'bitcast' 'bitcast_ln14_1035' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2013 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1035"   --->   Operation 2013 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_209 : Operation 2014 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1035" [kernel_rope.cpp:14]   --->   Operation 2014 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_209 : Operation 2015 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1019 = load i32 51" [kernel_rope.cpp:14]   --->   Operation 2015 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1019' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_209 : Operation 2016 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1020 = muxlogic i32 52"   --->   Operation 2016 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1020' <Predicate = true> <Delay = 1.35>
ST_209 : Operation 2017 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1020 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2017 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1020' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 210 <SV = 209> <Delay = 2.50>
ST_210 : Operation 2018 [1/1] (0.00ns)   --->   "%bitcast_ln14_1036 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1019" [kernel_rope.cpp:14]   --->   Operation 2018 'bitcast' 'bitcast_ln14_1036' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2019 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1036"   --->   Operation 2019 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_210 : Operation 2020 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1036" [kernel_rope.cpp:14]   --->   Operation 2020 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_210 : Operation 2021 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1020 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2021 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1020' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_210 : Operation 2022 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1021 = muxlogic i32 52"   --->   Operation 2022 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1021' <Predicate = true> <Delay = 1.35>
ST_210 : Operation 2023 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1021 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2023 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1021' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 211 <SV = 210> <Delay = 2.50>
ST_211 : Operation 2024 [1/1] (0.00ns)   --->   "%bitcast_ln14_1037 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1020" [kernel_rope.cpp:14]   --->   Operation 2024 'bitcast' 'bitcast_ln14_1037' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2025 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1037"   --->   Operation 2025 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_211 : Operation 2026 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1037" [kernel_rope.cpp:14]   --->   Operation 2026 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_211 : Operation 2027 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1021 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2027 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1021' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_211 : Operation 2028 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1022 = muxlogic i32 52"   --->   Operation 2028 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1022' <Predicate = true> <Delay = 1.35>
ST_211 : Operation 2029 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1022 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2029 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1022' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 212 <SV = 211> <Delay = 2.50>
ST_212 : Operation 2030 [1/1] (0.00ns)   --->   "%bitcast_ln14_1038 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1021" [kernel_rope.cpp:14]   --->   Operation 2030 'bitcast' 'bitcast_ln14_1038' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2031 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1038"   --->   Operation 2031 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_212 : Operation 2032 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1038" [kernel_rope.cpp:14]   --->   Operation 2032 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_212 : Operation 2033 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1022 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2033 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1022' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_212 : Operation 2034 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1023 = muxlogic i32 52"   --->   Operation 2034 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1023' <Predicate = true> <Delay = 1.35>
ST_212 : Operation 2035 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1023 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2035 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1023' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 213 <SV = 212> <Delay = 2.50>
ST_213 : Operation 2036 [1/1] (0.00ns)   --->   "%bitcast_ln14_1039 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1022" [kernel_rope.cpp:14]   --->   Operation 2036 'bitcast' 'bitcast_ln14_1039' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2037 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1039"   --->   Operation 2037 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_213 : Operation 2038 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1039" [kernel_rope.cpp:14]   --->   Operation 2038 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_213 : Operation 2039 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1023 = load i32 52" [kernel_rope.cpp:14]   --->   Operation 2039 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1023' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_213 : Operation 2040 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1024 = muxlogic i32 53"   --->   Operation 2040 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1024' <Predicate = true> <Delay = 1.35>
ST_213 : Operation 2041 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1024 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2041 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1024' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 214 <SV = 213> <Delay = 2.50>
ST_214 : Operation 2042 [1/1] (0.00ns)   --->   "%bitcast_ln14_1040 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1023" [kernel_rope.cpp:14]   --->   Operation 2042 'bitcast' 'bitcast_ln14_1040' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2043 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1040"   --->   Operation 2043 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_214 : Operation 2044 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1040" [kernel_rope.cpp:14]   --->   Operation 2044 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_214 : Operation 2045 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1024 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2045 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1024' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_214 : Operation 2046 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1025 = muxlogic i32 53"   --->   Operation 2046 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1025' <Predicate = true> <Delay = 1.35>
ST_214 : Operation 2047 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1025 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2047 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1025' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 215 <SV = 214> <Delay = 2.50>
ST_215 : Operation 2048 [1/1] (0.00ns)   --->   "%bitcast_ln14_1041 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1024" [kernel_rope.cpp:14]   --->   Operation 2048 'bitcast' 'bitcast_ln14_1041' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2049 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1041"   --->   Operation 2049 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_215 : Operation 2050 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1041" [kernel_rope.cpp:14]   --->   Operation 2050 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_215 : Operation 2051 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1025 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2051 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1025' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_215 : Operation 2052 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1026 = muxlogic i32 53"   --->   Operation 2052 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1026' <Predicate = true> <Delay = 1.35>
ST_215 : Operation 2053 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1026 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2053 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1026' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 216 <SV = 215> <Delay = 2.50>
ST_216 : Operation 2054 [1/1] (0.00ns)   --->   "%bitcast_ln14_1042 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1025" [kernel_rope.cpp:14]   --->   Operation 2054 'bitcast' 'bitcast_ln14_1042' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2055 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1042"   --->   Operation 2055 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_216 : Operation 2056 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1042" [kernel_rope.cpp:14]   --->   Operation 2056 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_216 : Operation 2057 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1026 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2057 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1026' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_216 : Operation 2058 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1027 = muxlogic i32 53"   --->   Operation 2058 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1027' <Predicate = true> <Delay = 1.35>
ST_216 : Operation 2059 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1027 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2059 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1027' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 217 <SV = 216> <Delay = 2.50>
ST_217 : Operation 2060 [1/1] (0.00ns)   --->   "%bitcast_ln14_1043 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1026" [kernel_rope.cpp:14]   --->   Operation 2060 'bitcast' 'bitcast_ln14_1043' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2061 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1043"   --->   Operation 2061 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_217 : Operation 2062 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1043" [kernel_rope.cpp:14]   --->   Operation 2062 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_217 : Operation 2063 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1027 = load i32 53" [kernel_rope.cpp:14]   --->   Operation 2063 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1027' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_217 : Operation 2064 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1028 = muxlogic i32 54"   --->   Operation 2064 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1028' <Predicate = true> <Delay = 1.35>
ST_217 : Operation 2065 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1028 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2065 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1028' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 218 <SV = 217> <Delay = 2.50>
ST_218 : Operation 2066 [1/1] (0.00ns)   --->   "%bitcast_ln14_1044 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1027" [kernel_rope.cpp:14]   --->   Operation 2066 'bitcast' 'bitcast_ln14_1044' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2067 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1044"   --->   Operation 2067 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_218 : Operation 2068 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1044" [kernel_rope.cpp:14]   --->   Operation 2068 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_218 : Operation 2069 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1028 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2069 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1028' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_218 : Operation 2070 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1029 = muxlogic i32 54"   --->   Operation 2070 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1029' <Predicate = true> <Delay = 1.35>
ST_218 : Operation 2071 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1029 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2071 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1029' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 219 <SV = 218> <Delay = 2.50>
ST_219 : Operation 2072 [1/1] (0.00ns)   --->   "%bitcast_ln14_1045 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1028" [kernel_rope.cpp:14]   --->   Operation 2072 'bitcast' 'bitcast_ln14_1045' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2073 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1045"   --->   Operation 2073 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_219 : Operation 2074 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1045" [kernel_rope.cpp:14]   --->   Operation 2074 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_219 : Operation 2075 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1029 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2075 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1029' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_219 : Operation 2076 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1030 = muxlogic i32 54"   --->   Operation 2076 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1030' <Predicate = true> <Delay = 1.35>
ST_219 : Operation 2077 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1030 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2077 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1030' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 220 <SV = 219> <Delay = 2.50>
ST_220 : Operation 2078 [1/1] (0.00ns)   --->   "%bitcast_ln14_1046 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1029" [kernel_rope.cpp:14]   --->   Operation 2078 'bitcast' 'bitcast_ln14_1046' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2079 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1046"   --->   Operation 2079 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_220 : Operation 2080 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1046" [kernel_rope.cpp:14]   --->   Operation 2080 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_220 : Operation 2081 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1030 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2081 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1030' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_220 : Operation 2082 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1031 = muxlogic i32 54"   --->   Operation 2082 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1031' <Predicate = true> <Delay = 1.35>
ST_220 : Operation 2083 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1031 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2083 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1031' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 221 <SV = 220> <Delay = 2.50>
ST_221 : Operation 2084 [1/1] (0.00ns)   --->   "%bitcast_ln14_1047 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1030" [kernel_rope.cpp:14]   --->   Operation 2084 'bitcast' 'bitcast_ln14_1047' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2085 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1047"   --->   Operation 2085 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_221 : Operation 2086 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1047" [kernel_rope.cpp:14]   --->   Operation 2086 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_221 : Operation 2087 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1031 = load i32 54" [kernel_rope.cpp:14]   --->   Operation 2087 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1031' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_221 : Operation 2088 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1032 = muxlogic i32 55"   --->   Operation 2088 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1032' <Predicate = true> <Delay = 1.35>
ST_221 : Operation 2089 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1032 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2089 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1032' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 222 <SV = 221> <Delay = 2.50>
ST_222 : Operation 2090 [1/1] (0.00ns)   --->   "%bitcast_ln14_1048 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1031" [kernel_rope.cpp:14]   --->   Operation 2090 'bitcast' 'bitcast_ln14_1048' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2091 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1048"   --->   Operation 2091 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_222 : Operation 2092 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1048" [kernel_rope.cpp:14]   --->   Operation 2092 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_222 : Operation 2093 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1032 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2093 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1032' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_222 : Operation 2094 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1033 = muxlogic i32 55"   --->   Operation 2094 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1033' <Predicate = true> <Delay = 1.35>
ST_222 : Operation 2095 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1033 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2095 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1033' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 223 <SV = 222> <Delay = 2.50>
ST_223 : Operation 2096 [1/1] (0.00ns)   --->   "%bitcast_ln14_1049 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1032" [kernel_rope.cpp:14]   --->   Operation 2096 'bitcast' 'bitcast_ln14_1049' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2097 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1049"   --->   Operation 2097 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_223 : Operation 2098 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1049" [kernel_rope.cpp:14]   --->   Operation 2098 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_223 : Operation 2099 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1033 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2099 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1033' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_223 : Operation 2100 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1034 = muxlogic i32 55"   --->   Operation 2100 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1034' <Predicate = true> <Delay = 1.35>
ST_223 : Operation 2101 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1034 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2101 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1034' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 224 <SV = 223> <Delay = 2.50>
ST_224 : Operation 2102 [1/1] (0.00ns)   --->   "%bitcast_ln14_1050 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1033" [kernel_rope.cpp:14]   --->   Operation 2102 'bitcast' 'bitcast_ln14_1050' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2103 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1050"   --->   Operation 2103 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_224 : Operation 2104 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1050" [kernel_rope.cpp:14]   --->   Operation 2104 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_224 : Operation 2105 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1034 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2105 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1034' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_224 : Operation 2106 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1035 = muxlogic i32 55"   --->   Operation 2106 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1035' <Predicate = true> <Delay = 1.35>
ST_224 : Operation 2107 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1035 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2107 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1035' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 225 <SV = 224> <Delay = 2.50>
ST_225 : Operation 2108 [1/1] (0.00ns)   --->   "%bitcast_ln14_1051 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1034" [kernel_rope.cpp:14]   --->   Operation 2108 'bitcast' 'bitcast_ln14_1051' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2109 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1051"   --->   Operation 2109 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_225 : Operation 2110 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1051" [kernel_rope.cpp:14]   --->   Operation 2110 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_225 : Operation 2111 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1035 = load i32 55" [kernel_rope.cpp:14]   --->   Operation 2111 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1035' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_225 : Operation 2112 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1036 = muxlogic i32 56"   --->   Operation 2112 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1036' <Predicate = true> <Delay = 1.35>
ST_225 : Operation 2113 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1036 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2113 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1036' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 226 <SV = 225> <Delay = 2.50>
ST_226 : Operation 2114 [1/1] (0.00ns)   --->   "%bitcast_ln14_1052 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1035" [kernel_rope.cpp:14]   --->   Operation 2114 'bitcast' 'bitcast_ln14_1052' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2115 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1052"   --->   Operation 2115 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_226 : Operation 2116 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1052" [kernel_rope.cpp:14]   --->   Operation 2116 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_226 : Operation 2117 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1036 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2117 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1036' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_226 : Operation 2118 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1037 = muxlogic i32 56"   --->   Operation 2118 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1037' <Predicate = true> <Delay = 1.35>
ST_226 : Operation 2119 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1037 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2119 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1037' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 227 <SV = 226> <Delay = 2.50>
ST_227 : Operation 2120 [1/1] (0.00ns)   --->   "%bitcast_ln14_1053 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1036" [kernel_rope.cpp:14]   --->   Operation 2120 'bitcast' 'bitcast_ln14_1053' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2121 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1053"   --->   Operation 2121 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_227 : Operation 2122 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1053" [kernel_rope.cpp:14]   --->   Operation 2122 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_227 : Operation 2123 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1037 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2123 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1037' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_227 : Operation 2124 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1038 = muxlogic i32 56"   --->   Operation 2124 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1038' <Predicate = true> <Delay = 1.35>
ST_227 : Operation 2125 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1038 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2125 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1038' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 228 <SV = 227> <Delay = 2.50>
ST_228 : Operation 2126 [1/1] (0.00ns)   --->   "%bitcast_ln14_1054 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1037" [kernel_rope.cpp:14]   --->   Operation 2126 'bitcast' 'bitcast_ln14_1054' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2127 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1054"   --->   Operation 2127 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_228 : Operation 2128 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1054" [kernel_rope.cpp:14]   --->   Operation 2128 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_228 : Operation 2129 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1038 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2129 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1038' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_228 : Operation 2130 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1039 = muxlogic i32 56"   --->   Operation 2130 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1039' <Predicate = true> <Delay = 1.35>
ST_228 : Operation 2131 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1039 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2131 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1039' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 229 <SV = 228> <Delay = 2.50>
ST_229 : Operation 2132 [1/1] (0.00ns)   --->   "%bitcast_ln14_1055 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1038" [kernel_rope.cpp:14]   --->   Operation 2132 'bitcast' 'bitcast_ln14_1055' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2133 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1055"   --->   Operation 2133 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_229 : Operation 2134 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1055" [kernel_rope.cpp:14]   --->   Operation 2134 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_229 : Operation 2135 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1039 = load i32 56" [kernel_rope.cpp:14]   --->   Operation 2135 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1039' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_229 : Operation 2136 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1040 = muxlogic i32 57"   --->   Operation 2136 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1040' <Predicate = true> <Delay = 1.35>
ST_229 : Operation 2137 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1040 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2137 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1040' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 230 <SV = 229> <Delay = 2.50>
ST_230 : Operation 2138 [1/1] (0.00ns)   --->   "%bitcast_ln14_1056 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1039" [kernel_rope.cpp:14]   --->   Operation 2138 'bitcast' 'bitcast_ln14_1056' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2139 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1056"   --->   Operation 2139 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_230 : Operation 2140 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1056" [kernel_rope.cpp:14]   --->   Operation 2140 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_230 : Operation 2141 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1040 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2141 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1040' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_230 : Operation 2142 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1041 = muxlogic i32 57"   --->   Operation 2142 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1041' <Predicate = true> <Delay = 1.35>
ST_230 : Operation 2143 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1041 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2143 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1041' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 231 <SV = 230> <Delay = 2.50>
ST_231 : Operation 2144 [1/1] (0.00ns)   --->   "%bitcast_ln14_1057 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1040" [kernel_rope.cpp:14]   --->   Operation 2144 'bitcast' 'bitcast_ln14_1057' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2145 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1057"   --->   Operation 2145 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_231 : Operation 2146 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1057" [kernel_rope.cpp:14]   --->   Operation 2146 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_231 : Operation 2147 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1041 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2147 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1041' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_231 : Operation 2148 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1042 = muxlogic i32 57"   --->   Operation 2148 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1042' <Predicate = true> <Delay = 1.35>
ST_231 : Operation 2149 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1042 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2149 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1042' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 232 <SV = 231> <Delay = 2.50>
ST_232 : Operation 2150 [1/1] (0.00ns)   --->   "%bitcast_ln14_1058 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1041" [kernel_rope.cpp:14]   --->   Operation 2150 'bitcast' 'bitcast_ln14_1058' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2151 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1058"   --->   Operation 2151 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_232 : Operation 2152 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1058" [kernel_rope.cpp:14]   --->   Operation 2152 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_232 : Operation 2153 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1042 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2153 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1042' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_232 : Operation 2154 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1043 = muxlogic i32 57"   --->   Operation 2154 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1043' <Predicate = true> <Delay = 1.35>
ST_232 : Operation 2155 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1043 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2155 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1043' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 233 <SV = 232> <Delay = 2.50>
ST_233 : Operation 2156 [1/1] (0.00ns)   --->   "%bitcast_ln14_1059 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1042" [kernel_rope.cpp:14]   --->   Operation 2156 'bitcast' 'bitcast_ln14_1059' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2157 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1059"   --->   Operation 2157 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_233 : Operation 2158 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1059" [kernel_rope.cpp:14]   --->   Operation 2158 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_233 : Operation 2159 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1043 = load i32 57" [kernel_rope.cpp:14]   --->   Operation 2159 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1043' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_233 : Operation 2160 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1044 = muxlogic i32 58"   --->   Operation 2160 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1044' <Predicate = true> <Delay = 1.35>
ST_233 : Operation 2161 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1044 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2161 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1044' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 234 <SV = 233> <Delay = 2.50>
ST_234 : Operation 2162 [1/1] (0.00ns)   --->   "%bitcast_ln14_1060 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1043" [kernel_rope.cpp:14]   --->   Operation 2162 'bitcast' 'bitcast_ln14_1060' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2163 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1060"   --->   Operation 2163 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_234 : Operation 2164 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1060" [kernel_rope.cpp:14]   --->   Operation 2164 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_234 : Operation 2165 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1044 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2165 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1044' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_234 : Operation 2166 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1045 = muxlogic i32 58"   --->   Operation 2166 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1045' <Predicate = true> <Delay = 1.35>
ST_234 : Operation 2167 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1045 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2167 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1045' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 235 <SV = 234> <Delay = 2.50>
ST_235 : Operation 2168 [1/1] (0.00ns)   --->   "%bitcast_ln14_1061 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1044" [kernel_rope.cpp:14]   --->   Operation 2168 'bitcast' 'bitcast_ln14_1061' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2169 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1061"   --->   Operation 2169 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_235 : Operation 2170 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1061" [kernel_rope.cpp:14]   --->   Operation 2170 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_235 : Operation 2171 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1045 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2171 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1045' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_235 : Operation 2172 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1046 = muxlogic i32 58"   --->   Operation 2172 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1046' <Predicate = true> <Delay = 1.35>
ST_235 : Operation 2173 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1046 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2173 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1046' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 236 <SV = 235> <Delay = 2.50>
ST_236 : Operation 2174 [1/1] (0.00ns)   --->   "%bitcast_ln14_1062 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1045" [kernel_rope.cpp:14]   --->   Operation 2174 'bitcast' 'bitcast_ln14_1062' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2175 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1062"   --->   Operation 2175 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_236 : Operation 2176 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1062" [kernel_rope.cpp:14]   --->   Operation 2176 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_236 : Operation 2177 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1046 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2177 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1046' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_236 : Operation 2178 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1047 = muxlogic i32 58"   --->   Operation 2178 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1047' <Predicate = true> <Delay = 1.35>
ST_236 : Operation 2179 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1047 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2179 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1047' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 237 <SV = 236> <Delay = 2.50>
ST_237 : Operation 2180 [1/1] (0.00ns)   --->   "%bitcast_ln14_1063 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1046" [kernel_rope.cpp:14]   --->   Operation 2180 'bitcast' 'bitcast_ln14_1063' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2181 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1063"   --->   Operation 2181 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_237 : Operation 2182 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1063" [kernel_rope.cpp:14]   --->   Operation 2182 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_237 : Operation 2183 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1047 = load i32 58" [kernel_rope.cpp:14]   --->   Operation 2183 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1047' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_237 : Operation 2184 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1048 = muxlogic i32 59"   --->   Operation 2184 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1048' <Predicate = true> <Delay = 1.35>
ST_237 : Operation 2185 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1048 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2185 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1048' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 238 <SV = 237> <Delay = 2.50>
ST_238 : Operation 2186 [1/1] (0.00ns)   --->   "%bitcast_ln14_1064 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1047" [kernel_rope.cpp:14]   --->   Operation 2186 'bitcast' 'bitcast_ln14_1064' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2187 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1064"   --->   Operation 2187 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_238 : Operation 2188 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1064" [kernel_rope.cpp:14]   --->   Operation 2188 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_238 : Operation 2189 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1048 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2189 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1048' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_238 : Operation 2190 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1049 = muxlogic i32 59"   --->   Operation 2190 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1049' <Predicate = true> <Delay = 1.35>
ST_238 : Operation 2191 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1049 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2191 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1049' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 239 <SV = 238> <Delay = 2.50>
ST_239 : Operation 2192 [1/1] (0.00ns)   --->   "%bitcast_ln14_1065 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1048" [kernel_rope.cpp:14]   --->   Operation 2192 'bitcast' 'bitcast_ln14_1065' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2193 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1065"   --->   Operation 2193 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_239 : Operation 2194 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1065" [kernel_rope.cpp:14]   --->   Operation 2194 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_239 : Operation 2195 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1049 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2195 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1049' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_239 : Operation 2196 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1050 = muxlogic i32 59"   --->   Operation 2196 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1050' <Predicate = true> <Delay = 1.35>
ST_239 : Operation 2197 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1050 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2197 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1050' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 240 <SV = 239> <Delay = 2.50>
ST_240 : Operation 2198 [1/1] (0.00ns)   --->   "%bitcast_ln14_1066 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1049" [kernel_rope.cpp:14]   --->   Operation 2198 'bitcast' 'bitcast_ln14_1066' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2199 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1066"   --->   Operation 2199 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_240 : Operation 2200 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1066" [kernel_rope.cpp:14]   --->   Operation 2200 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_240 : Operation 2201 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1050 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2201 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1050' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_240 : Operation 2202 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1051 = muxlogic i32 59"   --->   Operation 2202 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1051' <Predicate = true> <Delay = 1.35>
ST_240 : Operation 2203 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1051 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2203 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1051' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 241 <SV = 240> <Delay = 2.50>
ST_241 : Operation 2204 [1/1] (0.00ns)   --->   "%bitcast_ln14_1067 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1050" [kernel_rope.cpp:14]   --->   Operation 2204 'bitcast' 'bitcast_ln14_1067' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2205 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1067"   --->   Operation 2205 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_241 : Operation 2206 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1067" [kernel_rope.cpp:14]   --->   Operation 2206 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_241 : Operation 2207 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1051 = load i32 59" [kernel_rope.cpp:14]   --->   Operation 2207 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1051' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_241 : Operation 2208 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1052 = muxlogic i32 60"   --->   Operation 2208 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1052' <Predicate = true> <Delay = 1.35>
ST_241 : Operation 2209 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1052 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2209 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1052' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 242 <SV = 241> <Delay = 2.50>
ST_242 : Operation 2210 [1/1] (0.00ns)   --->   "%bitcast_ln14_1068 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1051" [kernel_rope.cpp:14]   --->   Operation 2210 'bitcast' 'bitcast_ln14_1068' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2211 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1068"   --->   Operation 2211 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_242 : Operation 2212 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1068" [kernel_rope.cpp:14]   --->   Operation 2212 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_242 : Operation 2213 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1052 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2213 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1052' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_242 : Operation 2214 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1053 = muxlogic i32 60"   --->   Operation 2214 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1053' <Predicate = true> <Delay = 1.35>
ST_242 : Operation 2215 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1053 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2215 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1053' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 243 <SV = 242> <Delay = 2.50>
ST_243 : Operation 2216 [1/1] (0.00ns)   --->   "%bitcast_ln14_1069 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1052" [kernel_rope.cpp:14]   --->   Operation 2216 'bitcast' 'bitcast_ln14_1069' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2217 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1069"   --->   Operation 2217 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_243 : Operation 2218 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1069" [kernel_rope.cpp:14]   --->   Operation 2218 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_243 : Operation 2219 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1053 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2219 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1053' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_243 : Operation 2220 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1054 = muxlogic i32 60"   --->   Operation 2220 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1054' <Predicate = true> <Delay = 1.35>
ST_243 : Operation 2221 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1054 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2221 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1054' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 244 <SV = 243> <Delay = 2.50>
ST_244 : Operation 2222 [1/1] (0.00ns)   --->   "%bitcast_ln14_1070 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1053" [kernel_rope.cpp:14]   --->   Operation 2222 'bitcast' 'bitcast_ln14_1070' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2223 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1070"   --->   Operation 2223 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_244 : Operation 2224 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1070" [kernel_rope.cpp:14]   --->   Operation 2224 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_244 : Operation 2225 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1054 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2225 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1054' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_244 : Operation 2226 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1055 = muxlogic i32 60"   --->   Operation 2226 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1055' <Predicate = true> <Delay = 1.35>
ST_244 : Operation 2227 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1055 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2227 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1055' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 245 <SV = 244> <Delay = 2.50>
ST_245 : Operation 2228 [1/1] (0.00ns)   --->   "%bitcast_ln14_1071 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1054" [kernel_rope.cpp:14]   --->   Operation 2228 'bitcast' 'bitcast_ln14_1071' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2229 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1071"   --->   Operation 2229 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_245 : Operation 2230 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1071" [kernel_rope.cpp:14]   --->   Operation 2230 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_245 : Operation 2231 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1055 = load i32 60" [kernel_rope.cpp:14]   --->   Operation 2231 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1055' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_245 : Operation 2232 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1056 = muxlogic i32 61"   --->   Operation 2232 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1056' <Predicate = true> <Delay = 1.35>
ST_245 : Operation 2233 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1056 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2233 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1056' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 246 <SV = 245> <Delay = 2.50>
ST_246 : Operation 2234 [1/1] (0.00ns)   --->   "%bitcast_ln14_1072 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1055" [kernel_rope.cpp:14]   --->   Operation 2234 'bitcast' 'bitcast_ln14_1072' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2235 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1072"   --->   Operation 2235 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_246 : Operation 2236 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1072" [kernel_rope.cpp:14]   --->   Operation 2236 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_246 : Operation 2237 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1056 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2237 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1056' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_246 : Operation 2238 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1057 = muxlogic i32 61"   --->   Operation 2238 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1057' <Predicate = true> <Delay = 1.35>
ST_246 : Operation 2239 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1057 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2239 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1057' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 247 <SV = 246> <Delay = 2.50>
ST_247 : Operation 2240 [1/1] (0.00ns)   --->   "%bitcast_ln14_1073 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1056" [kernel_rope.cpp:14]   --->   Operation 2240 'bitcast' 'bitcast_ln14_1073' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2241 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1073"   --->   Operation 2241 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_247 : Operation 2242 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1073" [kernel_rope.cpp:14]   --->   Operation 2242 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_247 : Operation 2243 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1057 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2243 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1057' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_247 : Operation 2244 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1058 = muxlogic i32 61"   --->   Operation 2244 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1058' <Predicate = true> <Delay = 1.35>
ST_247 : Operation 2245 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1058 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2245 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1058' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 248 <SV = 247> <Delay = 2.50>
ST_248 : Operation 2246 [1/1] (0.00ns)   --->   "%bitcast_ln14_1074 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1057" [kernel_rope.cpp:14]   --->   Operation 2246 'bitcast' 'bitcast_ln14_1074' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2247 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1074"   --->   Operation 2247 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_248 : Operation 2248 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1074" [kernel_rope.cpp:14]   --->   Operation 2248 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_248 : Operation 2249 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1058 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2249 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1058' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_248 : Operation 2250 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1059 = muxlogic i32 61"   --->   Operation 2250 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1059' <Predicate = true> <Delay = 1.35>
ST_248 : Operation 2251 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1059 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2251 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1059' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 249 <SV = 248> <Delay = 2.50>
ST_249 : Operation 2252 [1/1] (0.00ns)   --->   "%bitcast_ln14_1075 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1058" [kernel_rope.cpp:14]   --->   Operation 2252 'bitcast' 'bitcast_ln14_1075' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2253 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1075"   --->   Operation 2253 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_249 : Operation 2254 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1075" [kernel_rope.cpp:14]   --->   Operation 2254 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_249 : Operation 2255 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1059 = load i32 61" [kernel_rope.cpp:14]   --->   Operation 2255 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1059' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_249 : Operation 2256 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1060 = muxlogic i32 62"   --->   Operation 2256 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1060' <Predicate = true> <Delay = 1.35>
ST_249 : Operation 2257 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1060 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2257 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1060' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 250 <SV = 249> <Delay = 2.50>
ST_250 : Operation 2258 [1/1] (0.00ns)   --->   "%bitcast_ln14_1076 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1059" [kernel_rope.cpp:14]   --->   Operation 2258 'bitcast' 'bitcast_ln14_1076' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2259 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1076"   --->   Operation 2259 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_250 : Operation 2260 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1076" [kernel_rope.cpp:14]   --->   Operation 2260 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_250 : Operation 2261 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1060 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2261 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1060' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_250 : Operation 2262 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1061 = muxlogic i32 62"   --->   Operation 2262 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1061' <Predicate = true> <Delay = 1.35>
ST_250 : Operation 2263 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1061 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2263 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1061' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 251 <SV = 250> <Delay = 2.50>
ST_251 : Operation 2264 [1/1] (0.00ns)   --->   "%bitcast_ln14_1077 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1060" [kernel_rope.cpp:14]   --->   Operation 2264 'bitcast' 'bitcast_ln14_1077' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2265 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1077"   --->   Operation 2265 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_251 : Operation 2266 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1077" [kernel_rope.cpp:14]   --->   Operation 2266 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_251 : Operation 2267 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1061 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2267 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1061' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_251 : Operation 2268 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1062 = muxlogic i32 62"   --->   Operation 2268 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1062' <Predicate = true> <Delay = 1.35>
ST_251 : Operation 2269 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1062 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2269 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1062' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 252 <SV = 251> <Delay = 2.50>
ST_252 : Operation 2270 [1/1] (0.00ns)   --->   "%bitcast_ln14_1078 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1061" [kernel_rope.cpp:14]   --->   Operation 2270 'bitcast' 'bitcast_ln14_1078' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2271 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1078"   --->   Operation 2271 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_252 : Operation 2272 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1078" [kernel_rope.cpp:14]   --->   Operation 2272 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_252 : Operation 2273 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1062 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2273 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1062' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_252 : Operation 2274 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1063 = muxlogic i32 62"   --->   Operation 2274 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1063' <Predicate = true> <Delay = 1.35>
ST_252 : Operation 2275 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1063 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2275 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1063' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 253 <SV = 252> <Delay = 2.50>
ST_253 : Operation 2276 [1/1] (0.00ns)   --->   "%bitcast_ln14_1079 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1062" [kernel_rope.cpp:14]   --->   Operation 2276 'bitcast' 'bitcast_ln14_1079' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2277 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1079"   --->   Operation 2277 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_253 : Operation 2278 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1079" [kernel_rope.cpp:14]   --->   Operation 2278 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_253 : Operation 2279 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1063 = load i32 62" [kernel_rope.cpp:14]   --->   Operation 2279 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1063' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_253 : Operation 2280 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1064 = muxlogic i32 63"   --->   Operation 2280 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1064' <Predicate = true> <Delay = 1.35>
ST_253 : Operation 2281 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1064 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2281 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1064' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 254 <SV = 253> <Delay = 2.50>
ST_254 : Operation 2282 [1/1] (0.00ns)   --->   "%bitcast_ln14_1080 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1063" [kernel_rope.cpp:14]   --->   Operation 2282 'bitcast' 'bitcast_ln14_1080' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2283 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1080"   --->   Operation 2283 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_254 : Operation 2284 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1080" [kernel_rope.cpp:14]   --->   Operation 2284 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_254 : Operation 2285 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1064 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2285 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1064' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_254 : Operation 2286 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1065 = muxlogic i32 63"   --->   Operation 2286 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1065' <Predicate = true> <Delay = 1.35>
ST_254 : Operation 2287 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1065 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2287 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1065' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 255 <SV = 254> <Delay = 2.50>
ST_255 : Operation 2288 [1/1] (0.00ns)   --->   "%bitcast_ln14_1081 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1064" [kernel_rope.cpp:14]   --->   Operation 2288 'bitcast' 'bitcast_ln14_1081' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2289 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1081"   --->   Operation 2289 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_255 : Operation 2290 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1081" [kernel_rope.cpp:14]   --->   Operation 2290 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_255 : Operation 2291 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1065 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2291 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1065' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_255 : Operation 2292 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1066 = muxlogic i32 63"   --->   Operation 2292 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1066' <Predicate = true> <Delay = 1.35>
ST_255 : Operation 2293 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1066 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2293 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1066' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 256 <SV = 255> <Delay = 2.50>
ST_256 : Operation 2294 [1/1] (0.00ns)   --->   "%bitcast_ln14_1082 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1065" [kernel_rope.cpp:14]   --->   Operation 2294 'bitcast' 'bitcast_ln14_1082' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2295 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1082"   --->   Operation 2295 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_256 : Operation 2296 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1082" [kernel_rope.cpp:14]   --->   Operation 2296 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_256 : Operation 2297 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1066 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2297 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1066' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_256 : Operation 2298 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1067 = muxlogic i32 63"   --->   Operation 2298 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1067' <Predicate = true> <Delay = 1.35>
ST_256 : Operation 2299 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1067 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2299 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1067' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 257 <SV = 256> <Delay = 2.50>
ST_257 : Operation 2300 [1/1] (0.00ns)   --->   "%bitcast_ln14_1083 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1066" [kernel_rope.cpp:14]   --->   Operation 2300 'bitcast' 'bitcast_ln14_1083' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2301 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1083"   --->   Operation 2301 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_257 : Operation 2302 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1083" [kernel_rope.cpp:14]   --->   Operation 2302 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_257 : Operation 2303 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1067 = load i32 63" [kernel_rope.cpp:14]   --->   Operation 2303 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1067' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_257 : Operation 2304 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1068 = muxlogic i32 64"   --->   Operation 2304 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1068' <Predicate = true> <Delay = 1.35>
ST_257 : Operation 2305 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1068 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2305 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1068' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 258 <SV = 257> <Delay = 2.50>
ST_258 : Operation 2306 [1/1] (0.00ns)   --->   "%bitcast_ln14_1084 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1067" [kernel_rope.cpp:14]   --->   Operation 2306 'bitcast' 'bitcast_ln14_1084' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2307 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1084"   --->   Operation 2307 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_258 : Operation 2308 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1084" [kernel_rope.cpp:14]   --->   Operation 2308 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_258 : Operation 2309 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1068 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2309 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1068' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_258 : Operation 2310 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1069 = muxlogic i32 64"   --->   Operation 2310 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1069' <Predicate = true> <Delay = 1.35>
ST_258 : Operation 2311 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1069 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2311 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1069' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 259 <SV = 258> <Delay = 2.50>
ST_259 : Operation 2312 [1/1] (0.00ns)   --->   "%bitcast_ln14_1085 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1068" [kernel_rope.cpp:14]   --->   Operation 2312 'bitcast' 'bitcast_ln14_1085' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2313 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1085"   --->   Operation 2313 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_259 : Operation 2314 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1085" [kernel_rope.cpp:14]   --->   Operation 2314 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_259 : Operation 2315 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1069 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2315 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1069' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_259 : Operation 2316 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1070 = muxlogic i32 64"   --->   Operation 2316 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1070' <Predicate = true> <Delay = 1.35>
ST_259 : Operation 2317 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1070 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2317 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1070' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 260 <SV = 259> <Delay = 2.50>
ST_260 : Operation 2318 [1/1] (0.00ns)   --->   "%bitcast_ln14_1086 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1069" [kernel_rope.cpp:14]   --->   Operation 2318 'bitcast' 'bitcast_ln14_1086' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2319 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1086"   --->   Operation 2319 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_260 : Operation 2320 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1086" [kernel_rope.cpp:14]   --->   Operation 2320 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_260 : Operation 2321 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1070 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2321 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1070' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_260 : Operation 2322 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1071 = muxlogic i32 64"   --->   Operation 2322 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1071' <Predicate = true> <Delay = 1.35>
ST_260 : Operation 2323 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1071 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2323 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1071' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 261 <SV = 260> <Delay = 2.50>
ST_261 : Operation 2324 [1/1] (0.00ns)   --->   "%bitcast_ln14_1087 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1070" [kernel_rope.cpp:14]   --->   Operation 2324 'bitcast' 'bitcast_ln14_1087' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2325 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1087"   --->   Operation 2325 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_261 : Operation 2326 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1087" [kernel_rope.cpp:14]   --->   Operation 2326 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_261 : Operation 2327 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1071 = load i32 64" [kernel_rope.cpp:14]   --->   Operation 2327 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1071' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_261 : Operation 2328 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1072 = muxlogic i32 65"   --->   Operation 2328 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1072' <Predicate = true> <Delay = 1.35>
ST_261 : Operation 2329 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1072 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2329 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1072' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 262 <SV = 261> <Delay = 2.50>
ST_262 : Operation 2330 [1/1] (0.00ns)   --->   "%bitcast_ln14_1088 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1071" [kernel_rope.cpp:14]   --->   Operation 2330 'bitcast' 'bitcast_ln14_1088' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2331 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1088"   --->   Operation 2331 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_262 : Operation 2332 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1088" [kernel_rope.cpp:14]   --->   Operation 2332 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_262 : Operation 2333 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1072 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2333 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1072' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_262 : Operation 2334 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1073 = muxlogic i32 65"   --->   Operation 2334 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1073' <Predicate = true> <Delay = 1.35>
ST_262 : Operation 2335 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1073 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2335 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1073' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 263 <SV = 262> <Delay = 2.50>
ST_263 : Operation 2336 [1/1] (0.00ns)   --->   "%bitcast_ln14_1089 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1072" [kernel_rope.cpp:14]   --->   Operation 2336 'bitcast' 'bitcast_ln14_1089' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2337 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1089"   --->   Operation 2337 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_263 : Operation 2338 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1089" [kernel_rope.cpp:14]   --->   Operation 2338 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_263 : Operation 2339 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1073 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2339 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1073' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_263 : Operation 2340 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1074 = muxlogic i32 65"   --->   Operation 2340 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1074' <Predicate = true> <Delay = 1.35>
ST_263 : Operation 2341 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1074 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2341 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1074' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 264 <SV = 263> <Delay = 2.50>
ST_264 : Operation 2342 [1/1] (0.00ns)   --->   "%bitcast_ln14_1090 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1073" [kernel_rope.cpp:14]   --->   Operation 2342 'bitcast' 'bitcast_ln14_1090' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2343 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1090"   --->   Operation 2343 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_264 : Operation 2344 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1090" [kernel_rope.cpp:14]   --->   Operation 2344 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_264 : Operation 2345 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1074 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2345 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1074' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_264 : Operation 2346 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1075 = muxlogic i32 65"   --->   Operation 2346 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1075' <Predicate = true> <Delay = 1.35>
ST_264 : Operation 2347 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1075 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2347 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1075' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 265 <SV = 264> <Delay = 2.50>
ST_265 : Operation 2348 [1/1] (0.00ns)   --->   "%bitcast_ln14_1091 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1074" [kernel_rope.cpp:14]   --->   Operation 2348 'bitcast' 'bitcast_ln14_1091' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2349 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1091"   --->   Operation 2349 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_265 : Operation 2350 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1091" [kernel_rope.cpp:14]   --->   Operation 2350 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_265 : Operation 2351 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1075 = load i32 65" [kernel_rope.cpp:14]   --->   Operation 2351 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1075' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_265 : Operation 2352 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1076 = muxlogic i32 66"   --->   Operation 2352 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1076' <Predicate = true> <Delay = 1.35>
ST_265 : Operation 2353 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1076 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2353 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1076' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 266 <SV = 265> <Delay = 2.50>
ST_266 : Operation 2354 [1/1] (0.00ns)   --->   "%bitcast_ln14_1092 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1075" [kernel_rope.cpp:14]   --->   Operation 2354 'bitcast' 'bitcast_ln14_1092' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2355 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1092"   --->   Operation 2355 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_266 : Operation 2356 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1092" [kernel_rope.cpp:14]   --->   Operation 2356 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_266 : Operation 2357 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1076 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2357 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1076' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_266 : Operation 2358 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1077 = muxlogic i32 66"   --->   Operation 2358 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1077' <Predicate = true> <Delay = 1.35>
ST_266 : Operation 2359 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1077 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2359 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1077' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 267 <SV = 266> <Delay = 2.50>
ST_267 : Operation 2360 [1/1] (0.00ns)   --->   "%bitcast_ln14_1093 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1076" [kernel_rope.cpp:14]   --->   Operation 2360 'bitcast' 'bitcast_ln14_1093' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2361 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1093"   --->   Operation 2361 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_267 : Operation 2362 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1093" [kernel_rope.cpp:14]   --->   Operation 2362 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_267 : Operation 2363 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1077 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2363 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1077' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_267 : Operation 2364 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1078 = muxlogic i32 66"   --->   Operation 2364 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1078' <Predicate = true> <Delay = 1.35>
ST_267 : Operation 2365 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1078 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2365 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1078' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 268 <SV = 267> <Delay = 2.50>
ST_268 : Operation 2366 [1/1] (0.00ns)   --->   "%bitcast_ln14_1094 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1077" [kernel_rope.cpp:14]   --->   Operation 2366 'bitcast' 'bitcast_ln14_1094' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2367 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1094"   --->   Operation 2367 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_268 : Operation 2368 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1094" [kernel_rope.cpp:14]   --->   Operation 2368 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_268 : Operation 2369 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1078 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2369 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1078' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_268 : Operation 2370 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1079 = muxlogic i32 66"   --->   Operation 2370 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1079' <Predicate = true> <Delay = 1.35>
ST_268 : Operation 2371 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1079 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2371 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1079' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 269 <SV = 268> <Delay = 2.50>
ST_269 : Operation 2372 [1/1] (0.00ns)   --->   "%bitcast_ln14_1095 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1078" [kernel_rope.cpp:14]   --->   Operation 2372 'bitcast' 'bitcast_ln14_1095' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2373 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1095"   --->   Operation 2373 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_269 : Operation 2374 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1095" [kernel_rope.cpp:14]   --->   Operation 2374 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_269 : Operation 2375 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1079 = load i32 66" [kernel_rope.cpp:14]   --->   Operation 2375 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1079' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_269 : Operation 2376 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1080 = muxlogic i32 67"   --->   Operation 2376 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1080' <Predicate = true> <Delay = 1.35>
ST_269 : Operation 2377 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1080 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2377 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1080' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 270 <SV = 269> <Delay = 2.50>
ST_270 : Operation 2378 [1/1] (0.00ns)   --->   "%bitcast_ln14_1096 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1079" [kernel_rope.cpp:14]   --->   Operation 2378 'bitcast' 'bitcast_ln14_1096' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2379 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1096"   --->   Operation 2379 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_270 : Operation 2380 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1096" [kernel_rope.cpp:14]   --->   Operation 2380 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_270 : Operation 2381 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1080 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2381 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1080' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_270 : Operation 2382 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1081 = muxlogic i32 67"   --->   Operation 2382 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1081' <Predicate = true> <Delay = 1.35>
ST_270 : Operation 2383 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1081 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2383 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1081' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 271 <SV = 270> <Delay = 2.50>
ST_271 : Operation 2384 [1/1] (0.00ns)   --->   "%bitcast_ln14_1097 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1080" [kernel_rope.cpp:14]   --->   Operation 2384 'bitcast' 'bitcast_ln14_1097' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2385 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1097"   --->   Operation 2385 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_271 : Operation 2386 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1097" [kernel_rope.cpp:14]   --->   Operation 2386 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_271 : Operation 2387 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1081 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2387 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1081' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_271 : Operation 2388 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1082 = muxlogic i32 67"   --->   Operation 2388 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1082' <Predicate = true> <Delay = 1.35>
ST_271 : Operation 2389 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1082 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2389 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1082' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 272 <SV = 271> <Delay = 2.50>
ST_272 : Operation 2390 [1/1] (0.00ns)   --->   "%bitcast_ln14_1098 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1081" [kernel_rope.cpp:14]   --->   Operation 2390 'bitcast' 'bitcast_ln14_1098' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2391 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1098"   --->   Operation 2391 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_272 : Operation 2392 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1098" [kernel_rope.cpp:14]   --->   Operation 2392 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_272 : Operation 2393 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1082 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2393 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1082' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_272 : Operation 2394 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1083 = muxlogic i32 67"   --->   Operation 2394 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1083' <Predicate = true> <Delay = 1.35>
ST_272 : Operation 2395 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1083 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2395 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1083' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 273 <SV = 272> <Delay = 2.50>
ST_273 : Operation 2396 [1/1] (0.00ns)   --->   "%bitcast_ln14_1099 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1082" [kernel_rope.cpp:14]   --->   Operation 2396 'bitcast' 'bitcast_ln14_1099' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2397 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1099"   --->   Operation 2397 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_273 : Operation 2398 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1099" [kernel_rope.cpp:14]   --->   Operation 2398 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_273 : Operation 2399 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1083 = load i32 67" [kernel_rope.cpp:14]   --->   Operation 2399 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1083' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_273 : Operation 2400 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1084 = muxlogic i32 68"   --->   Operation 2400 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1084' <Predicate = true> <Delay = 1.35>
ST_273 : Operation 2401 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1084 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2401 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1084' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 274 <SV = 273> <Delay = 2.50>
ST_274 : Operation 2402 [1/1] (0.00ns)   --->   "%bitcast_ln14_1100 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1083" [kernel_rope.cpp:14]   --->   Operation 2402 'bitcast' 'bitcast_ln14_1100' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2403 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1100"   --->   Operation 2403 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_274 : Operation 2404 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1100" [kernel_rope.cpp:14]   --->   Operation 2404 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_274 : Operation 2405 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1084 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2405 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1084' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_274 : Operation 2406 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1085 = muxlogic i32 68"   --->   Operation 2406 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1085' <Predicate = true> <Delay = 1.35>
ST_274 : Operation 2407 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1085 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2407 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1085' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 275 <SV = 274> <Delay = 2.50>
ST_275 : Operation 2408 [1/1] (0.00ns)   --->   "%bitcast_ln14_1101 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1084" [kernel_rope.cpp:14]   --->   Operation 2408 'bitcast' 'bitcast_ln14_1101' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2409 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1101"   --->   Operation 2409 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_275 : Operation 2410 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1101" [kernel_rope.cpp:14]   --->   Operation 2410 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_275 : Operation 2411 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1085 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2411 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1085' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_275 : Operation 2412 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1086 = muxlogic i32 68"   --->   Operation 2412 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1086' <Predicate = true> <Delay = 1.35>
ST_275 : Operation 2413 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1086 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2413 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1086' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 276 <SV = 275> <Delay = 2.50>
ST_276 : Operation 2414 [1/1] (0.00ns)   --->   "%bitcast_ln14_1102 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1085" [kernel_rope.cpp:14]   --->   Operation 2414 'bitcast' 'bitcast_ln14_1102' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2415 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1102"   --->   Operation 2415 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_276 : Operation 2416 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1102" [kernel_rope.cpp:14]   --->   Operation 2416 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_276 : Operation 2417 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1086 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2417 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1086' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_276 : Operation 2418 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1087 = muxlogic i32 68"   --->   Operation 2418 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1087' <Predicate = true> <Delay = 1.35>
ST_276 : Operation 2419 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1087 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2419 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1087' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 277 <SV = 276> <Delay = 2.50>
ST_277 : Operation 2420 [1/1] (0.00ns)   --->   "%bitcast_ln14_1103 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1086" [kernel_rope.cpp:14]   --->   Operation 2420 'bitcast' 'bitcast_ln14_1103' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2421 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1103"   --->   Operation 2421 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_277 : Operation 2422 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1103" [kernel_rope.cpp:14]   --->   Operation 2422 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_277 : Operation 2423 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1087 = load i32 68" [kernel_rope.cpp:14]   --->   Operation 2423 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1087' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_277 : Operation 2424 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1088 = muxlogic i32 69"   --->   Operation 2424 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1088' <Predicate = true> <Delay = 1.35>
ST_277 : Operation 2425 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1088 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2425 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1088' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 278 <SV = 277> <Delay = 2.50>
ST_278 : Operation 2426 [1/1] (0.00ns)   --->   "%bitcast_ln14_1104 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1087" [kernel_rope.cpp:14]   --->   Operation 2426 'bitcast' 'bitcast_ln14_1104' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2427 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1104"   --->   Operation 2427 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_278 : Operation 2428 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1104" [kernel_rope.cpp:14]   --->   Operation 2428 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_278 : Operation 2429 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1088 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2429 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1088' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_278 : Operation 2430 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1089 = muxlogic i32 69"   --->   Operation 2430 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1089' <Predicate = true> <Delay = 1.35>
ST_278 : Operation 2431 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1089 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2431 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1089' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 279 <SV = 278> <Delay = 2.50>
ST_279 : Operation 2432 [1/1] (0.00ns)   --->   "%bitcast_ln14_1105 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1088" [kernel_rope.cpp:14]   --->   Operation 2432 'bitcast' 'bitcast_ln14_1105' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2433 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1105"   --->   Operation 2433 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_279 : Operation 2434 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1105" [kernel_rope.cpp:14]   --->   Operation 2434 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_279 : Operation 2435 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1089 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2435 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1089' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_279 : Operation 2436 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1090 = muxlogic i32 69"   --->   Operation 2436 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1090' <Predicate = true> <Delay = 1.35>
ST_279 : Operation 2437 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1090 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2437 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1090' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 280 <SV = 279> <Delay = 2.50>
ST_280 : Operation 2438 [1/1] (0.00ns)   --->   "%bitcast_ln14_1106 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1089" [kernel_rope.cpp:14]   --->   Operation 2438 'bitcast' 'bitcast_ln14_1106' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2439 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1106"   --->   Operation 2439 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_280 : Operation 2440 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1106" [kernel_rope.cpp:14]   --->   Operation 2440 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_280 : Operation 2441 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1090 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2441 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1090' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_280 : Operation 2442 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1091 = muxlogic i32 69"   --->   Operation 2442 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1091' <Predicate = true> <Delay = 1.35>
ST_280 : Operation 2443 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1091 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2443 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1091' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 281 <SV = 280> <Delay = 2.50>
ST_281 : Operation 2444 [1/1] (0.00ns)   --->   "%bitcast_ln14_1107 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1090" [kernel_rope.cpp:14]   --->   Operation 2444 'bitcast' 'bitcast_ln14_1107' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2445 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1107"   --->   Operation 2445 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_281 : Operation 2446 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1107" [kernel_rope.cpp:14]   --->   Operation 2446 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_281 : Operation 2447 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1091 = load i32 69" [kernel_rope.cpp:14]   --->   Operation 2447 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1091' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_281 : Operation 2448 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1092 = muxlogic i32 70"   --->   Operation 2448 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1092' <Predicate = true> <Delay = 1.35>
ST_281 : Operation 2449 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1092 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2449 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1092' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 282 <SV = 281> <Delay = 2.50>
ST_282 : Operation 2450 [1/1] (0.00ns)   --->   "%bitcast_ln14_1108 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1091" [kernel_rope.cpp:14]   --->   Operation 2450 'bitcast' 'bitcast_ln14_1108' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2451 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1108"   --->   Operation 2451 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_282 : Operation 2452 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1108" [kernel_rope.cpp:14]   --->   Operation 2452 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_282 : Operation 2453 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1092 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2453 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1092' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_282 : Operation 2454 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1093 = muxlogic i32 70"   --->   Operation 2454 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1093' <Predicate = true> <Delay = 1.35>
ST_282 : Operation 2455 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1093 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2455 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1093' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 283 <SV = 282> <Delay = 2.50>
ST_283 : Operation 2456 [1/1] (0.00ns)   --->   "%bitcast_ln14_1109 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1092" [kernel_rope.cpp:14]   --->   Operation 2456 'bitcast' 'bitcast_ln14_1109' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2457 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1109"   --->   Operation 2457 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_283 : Operation 2458 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1109" [kernel_rope.cpp:14]   --->   Operation 2458 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_283 : Operation 2459 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1093 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2459 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1093' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_283 : Operation 2460 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1094 = muxlogic i32 70"   --->   Operation 2460 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1094' <Predicate = true> <Delay = 1.35>
ST_283 : Operation 2461 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1094 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2461 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1094' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 284 <SV = 283> <Delay = 2.50>
ST_284 : Operation 2462 [1/1] (0.00ns)   --->   "%bitcast_ln14_1110 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1093" [kernel_rope.cpp:14]   --->   Operation 2462 'bitcast' 'bitcast_ln14_1110' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2463 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1110"   --->   Operation 2463 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_284 : Operation 2464 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1110" [kernel_rope.cpp:14]   --->   Operation 2464 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_284 : Operation 2465 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1094 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2465 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1094' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_284 : Operation 2466 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1095 = muxlogic i32 70"   --->   Operation 2466 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1095' <Predicate = true> <Delay = 1.35>
ST_284 : Operation 2467 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1095 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2467 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1095' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 285 <SV = 284> <Delay = 2.50>
ST_285 : Operation 2468 [1/1] (0.00ns)   --->   "%bitcast_ln14_1111 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1094" [kernel_rope.cpp:14]   --->   Operation 2468 'bitcast' 'bitcast_ln14_1111' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2469 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1111"   --->   Operation 2469 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_285 : Operation 2470 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1111" [kernel_rope.cpp:14]   --->   Operation 2470 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_285 : Operation 2471 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1095 = load i32 70" [kernel_rope.cpp:14]   --->   Operation 2471 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1095' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_285 : Operation 2472 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1096 = muxlogic i32 71"   --->   Operation 2472 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1096' <Predicate = true> <Delay = 1.35>
ST_285 : Operation 2473 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1096 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2473 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1096' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 286 <SV = 285> <Delay = 2.50>
ST_286 : Operation 2474 [1/1] (0.00ns)   --->   "%bitcast_ln14_1112 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1095" [kernel_rope.cpp:14]   --->   Operation 2474 'bitcast' 'bitcast_ln14_1112' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2475 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1112"   --->   Operation 2475 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_286 : Operation 2476 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1112" [kernel_rope.cpp:14]   --->   Operation 2476 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_286 : Operation 2477 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1096 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2477 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1096' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_286 : Operation 2478 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1097 = muxlogic i32 71"   --->   Operation 2478 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1097' <Predicate = true> <Delay = 1.35>
ST_286 : Operation 2479 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1097 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2479 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1097' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 287 <SV = 286> <Delay = 2.50>
ST_287 : Operation 2480 [1/1] (0.00ns)   --->   "%bitcast_ln14_1113 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1096" [kernel_rope.cpp:14]   --->   Operation 2480 'bitcast' 'bitcast_ln14_1113' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2481 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1113"   --->   Operation 2481 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_287 : Operation 2482 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1113" [kernel_rope.cpp:14]   --->   Operation 2482 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_287 : Operation 2483 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1097 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2483 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1097' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_287 : Operation 2484 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1098 = muxlogic i32 71"   --->   Operation 2484 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1098' <Predicate = true> <Delay = 1.35>
ST_287 : Operation 2485 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1098 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2485 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1098' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 288 <SV = 287> <Delay = 2.50>
ST_288 : Operation 2486 [1/1] (0.00ns)   --->   "%bitcast_ln14_1114 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1097" [kernel_rope.cpp:14]   --->   Operation 2486 'bitcast' 'bitcast_ln14_1114' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2487 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1114"   --->   Operation 2487 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_288 : Operation 2488 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1114" [kernel_rope.cpp:14]   --->   Operation 2488 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_288 : Operation 2489 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1098 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2489 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1098' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_288 : Operation 2490 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1099 = muxlogic i32 71"   --->   Operation 2490 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1099' <Predicate = true> <Delay = 1.35>
ST_288 : Operation 2491 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1099 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2491 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1099' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 289 <SV = 288> <Delay = 2.50>
ST_289 : Operation 2492 [1/1] (0.00ns)   --->   "%bitcast_ln14_1115 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1098" [kernel_rope.cpp:14]   --->   Operation 2492 'bitcast' 'bitcast_ln14_1115' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2493 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1115"   --->   Operation 2493 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_289 : Operation 2494 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1115" [kernel_rope.cpp:14]   --->   Operation 2494 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_289 : Operation 2495 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1099 = load i32 71" [kernel_rope.cpp:14]   --->   Operation 2495 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1099' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_289 : Operation 2496 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1100 = muxlogic i32 72"   --->   Operation 2496 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1100' <Predicate = true> <Delay = 1.35>
ST_289 : Operation 2497 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1100 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2497 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1100' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 290 <SV = 289> <Delay = 2.50>
ST_290 : Operation 2498 [1/1] (0.00ns)   --->   "%bitcast_ln14_1116 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1099" [kernel_rope.cpp:14]   --->   Operation 2498 'bitcast' 'bitcast_ln14_1116' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2499 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1116"   --->   Operation 2499 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_290 : Operation 2500 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1116" [kernel_rope.cpp:14]   --->   Operation 2500 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_290 : Operation 2501 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1100 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2501 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1100' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_290 : Operation 2502 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1101 = muxlogic i32 72"   --->   Operation 2502 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1101' <Predicate = true> <Delay = 1.35>
ST_290 : Operation 2503 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1101 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2503 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1101' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 291 <SV = 290> <Delay = 2.50>
ST_291 : Operation 2504 [1/1] (0.00ns)   --->   "%bitcast_ln14_1117 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1100" [kernel_rope.cpp:14]   --->   Operation 2504 'bitcast' 'bitcast_ln14_1117' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2505 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1117"   --->   Operation 2505 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_291 : Operation 2506 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1117" [kernel_rope.cpp:14]   --->   Operation 2506 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_291 : Operation 2507 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1101 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2507 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1101' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_291 : Operation 2508 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1102 = muxlogic i32 72"   --->   Operation 2508 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1102' <Predicate = true> <Delay = 1.35>
ST_291 : Operation 2509 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1102 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2509 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1102' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 292 <SV = 291> <Delay = 2.50>
ST_292 : Operation 2510 [1/1] (0.00ns)   --->   "%bitcast_ln14_1118 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1101" [kernel_rope.cpp:14]   --->   Operation 2510 'bitcast' 'bitcast_ln14_1118' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2511 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1118"   --->   Operation 2511 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_292 : Operation 2512 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1118" [kernel_rope.cpp:14]   --->   Operation 2512 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_292 : Operation 2513 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1102 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2513 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1102' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_292 : Operation 2514 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1103 = muxlogic i32 72"   --->   Operation 2514 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1103' <Predicate = true> <Delay = 1.35>
ST_292 : Operation 2515 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1103 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2515 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1103' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 293 <SV = 292> <Delay = 2.50>
ST_293 : Operation 2516 [1/1] (0.00ns)   --->   "%bitcast_ln14_1119 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1102" [kernel_rope.cpp:14]   --->   Operation 2516 'bitcast' 'bitcast_ln14_1119' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2517 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1119"   --->   Operation 2517 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_293 : Operation 2518 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1119" [kernel_rope.cpp:14]   --->   Operation 2518 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_293 : Operation 2519 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1103 = load i32 72" [kernel_rope.cpp:14]   --->   Operation 2519 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1103' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_293 : Operation 2520 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1104 = muxlogic i32 73"   --->   Operation 2520 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1104' <Predicate = true> <Delay = 1.35>
ST_293 : Operation 2521 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1104 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2521 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1104' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 294 <SV = 293> <Delay = 2.50>
ST_294 : Operation 2522 [1/1] (0.00ns)   --->   "%bitcast_ln14_1120 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1103" [kernel_rope.cpp:14]   --->   Operation 2522 'bitcast' 'bitcast_ln14_1120' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2523 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1120"   --->   Operation 2523 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_294 : Operation 2524 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1120" [kernel_rope.cpp:14]   --->   Operation 2524 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_294 : Operation 2525 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1104 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2525 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1104' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_294 : Operation 2526 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1105 = muxlogic i32 73"   --->   Operation 2526 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1105' <Predicate = true> <Delay = 1.35>
ST_294 : Operation 2527 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1105 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2527 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1105' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 295 <SV = 294> <Delay = 2.50>
ST_295 : Operation 2528 [1/1] (0.00ns)   --->   "%bitcast_ln14_1121 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1104" [kernel_rope.cpp:14]   --->   Operation 2528 'bitcast' 'bitcast_ln14_1121' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2529 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1121"   --->   Operation 2529 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_295 : Operation 2530 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1121" [kernel_rope.cpp:14]   --->   Operation 2530 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_295 : Operation 2531 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1105 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2531 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1105' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_295 : Operation 2532 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1106 = muxlogic i32 73"   --->   Operation 2532 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1106' <Predicate = true> <Delay = 1.35>
ST_295 : Operation 2533 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1106 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2533 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1106' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 296 <SV = 295> <Delay = 2.50>
ST_296 : Operation 2534 [1/1] (0.00ns)   --->   "%bitcast_ln14_1122 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1105" [kernel_rope.cpp:14]   --->   Operation 2534 'bitcast' 'bitcast_ln14_1122' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2535 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1122"   --->   Operation 2535 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_296 : Operation 2536 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1122" [kernel_rope.cpp:14]   --->   Operation 2536 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_296 : Operation 2537 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1106 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2537 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1106' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_296 : Operation 2538 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1107 = muxlogic i32 73"   --->   Operation 2538 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1107' <Predicate = true> <Delay = 1.35>
ST_296 : Operation 2539 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1107 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2539 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1107' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 297 <SV = 296> <Delay = 2.50>
ST_297 : Operation 2540 [1/1] (0.00ns)   --->   "%bitcast_ln14_1123 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1106" [kernel_rope.cpp:14]   --->   Operation 2540 'bitcast' 'bitcast_ln14_1123' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2541 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1123"   --->   Operation 2541 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_297 : Operation 2542 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1123" [kernel_rope.cpp:14]   --->   Operation 2542 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_297 : Operation 2543 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1107 = load i32 73" [kernel_rope.cpp:14]   --->   Operation 2543 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1107' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_297 : Operation 2544 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1108 = muxlogic i32 74"   --->   Operation 2544 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1108' <Predicate = true> <Delay = 1.35>
ST_297 : Operation 2545 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1108 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2545 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1108' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 298 <SV = 297> <Delay = 2.50>
ST_298 : Operation 2546 [1/1] (0.00ns)   --->   "%bitcast_ln14_1124 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1107" [kernel_rope.cpp:14]   --->   Operation 2546 'bitcast' 'bitcast_ln14_1124' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2547 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1124"   --->   Operation 2547 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_298 : Operation 2548 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1124" [kernel_rope.cpp:14]   --->   Operation 2548 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_298 : Operation 2549 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1108 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2549 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1108' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_298 : Operation 2550 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1109 = muxlogic i32 74"   --->   Operation 2550 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1109' <Predicate = true> <Delay = 1.35>
ST_298 : Operation 2551 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1109 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2551 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1109' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 299 <SV = 298> <Delay = 2.50>
ST_299 : Operation 2552 [1/1] (0.00ns)   --->   "%bitcast_ln14_1125 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1108" [kernel_rope.cpp:14]   --->   Operation 2552 'bitcast' 'bitcast_ln14_1125' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2553 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1125"   --->   Operation 2553 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_299 : Operation 2554 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1125" [kernel_rope.cpp:14]   --->   Operation 2554 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_299 : Operation 2555 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1109 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2555 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1109' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_299 : Operation 2556 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1110 = muxlogic i32 74"   --->   Operation 2556 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1110' <Predicate = true> <Delay = 1.35>
ST_299 : Operation 2557 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1110 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2557 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1110' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 300 <SV = 299> <Delay = 2.50>
ST_300 : Operation 2558 [1/1] (0.00ns)   --->   "%bitcast_ln14_1126 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1109" [kernel_rope.cpp:14]   --->   Operation 2558 'bitcast' 'bitcast_ln14_1126' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2559 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1126"   --->   Operation 2559 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_300 : Operation 2560 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1126" [kernel_rope.cpp:14]   --->   Operation 2560 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_300 : Operation 2561 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1110 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2561 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1110' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_300 : Operation 2562 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1111 = muxlogic i32 74"   --->   Operation 2562 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1111' <Predicate = true> <Delay = 1.35>
ST_300 : Operation 2563 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1111 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2563 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1111' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 301 <SV = 300> <Delay = 2.50>
ST_301 : Operation 2564 [1/1] (0.00ns)   --->   "%bitcast_ln14_1127 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1110" [kernel_rope.cpp:14]   --->   Operation 2564 'bitcast' 'bitcast_ln14_1127' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2565 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1127"   --->   Operation 2565 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_301 : Operation 2566 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1127" [kernel_rope.cpp:14]   --->   Operation 2566 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_301 : Operation 2567 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1111 = load i32 74" [kernel_rope.cpp:14]   --->   Operation 2567 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1111' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_301 : Operation 2568 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1112 = muxlogic i32 75"   --->   Operation 2568 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1112' <Predicate = true> <Delay = 1.35>
ST_301 : Operation 2569 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1112 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2569 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1112' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 302 <SV = 301> <Delay = 2.50>
ST_302 : Operation 2570 [1/1] (0.00ns)   --->   "%bitcast_ln14_1128 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1111" [kernel_rope.cpp:14]   --->   Operation 2570 'bitcast' 'bitcast_ln14_1128' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2571 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1128"   --->   Operation 2571 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_302 : Operation 2572 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1128" [kernel_rope.cpp:14]   --->   Operation 2572 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_302 : Operation 2573 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1112 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2573 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1112' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_302 : Operation 2574 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1113 = muxlogic i32 75"   --->   Operation 2574 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1113' <Predicate = true> <Delay = 1.35>
ST_302 : Operation 2575 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1113 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2575 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1113' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 303 <SV = 302> <Delay = 2.50>
ST_303 : Operation 2576 [1/1] (0.00ns)   --->   "%bitcast_ln14_1129 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1112" [kernel_rope.cpp:14]   --->   Operation 2576 'bitcast' 'bitcast_ln14_1129' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2577 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1129"   --->   Operation 2577 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_303 : Operation 2578 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1129" [kernel_rope.cpp:14]   --->   Operation 2578 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_303 : Operation 2579 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1113 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2579 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1113' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_303 : Operation 2580 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1114 = muxlogic i32 75"   --->   Operation 2580 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1114' <Predicate = true> <Delay = 1.35>
ST_303 : Operation 2581 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1114 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2581 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1114' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 304 <SV = 303> <Delay = 2.50>
ST_304 : Operation 2582 [1/1] (0.00ns)   --->   "%bitcast_ln14_1130 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1113" [kernel_rope.cpp:14]   --->   Operation 2582 'bitcast' 'bitcast_ln14_1130' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 2583 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1130"   --->   Operation 2583 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_304 : Operation 2584 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1130" [kernel_rope.cpp:14]   --->   Operation 2584 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_304 : Operation 2585 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1114 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2585 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1114' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_304 : Operation 2586 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1115 = muxlogic i32 75"   --->   Operation 2586 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1115' <Predicate = true> <Delay = 1.35>
ST_304 : Operation 2587 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1115 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2587 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1115' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 305 <SV = 304> <Delay = 2.50>
ST_305 : Operation 2588 [1/1] (0.00ns)   --->   "%bitcast_ln14_1131 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1114" [kernel_rope.cpp:14]   --->   Operation 2588 'bitcast' 'bitcast_ln14_1131' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 2589 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1131"   --->   Operation 2589 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_305 : Operation 2590 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1131" [kernel_rope.cpp:14]   --->   Operation 2590 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_305 : Operation 2591 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1115 = load i32 75" [kernel_rope.cpp:14]   --->   Operation 2591 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1115' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_305 : Operation 2592 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1116 = muxlogic i32 76"   --->   Operation 2592 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1116' <Predicate = true> <Delay = 1.35>
ST_305 : Operation 2593 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1116 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2593 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1116' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 306 <SV = 305> <Delay = 2.50>
ST_306 : Operation 2594 [1/1] (0.00ns)   --->   "%bitcast_ln14_1132 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1115" [kernel_rope.cpp:14]   --->   Operation 2594 'bitcast' 'bitcast_ln14_1132' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 2595 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1132"   --->   Operation 2595 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_306 : Operation 2596 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1132" [kernel_rope.cpp:14]   --->   Operation 2596 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_306 : Operation 2597 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1116 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2597 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1116' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_306 : Operation 2598 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1117 = muxlogic i32 76"   --->   Operation 2598 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1117' <Predicate = true> <Delay = 1.35>
ST_306 : Operation 2599 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1117 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2599 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1117' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 307 <SV = 306> <Delay = 2.50>
ST_307 : Operation 2600 [1/1] (0.00ns)   --->   "%bitcast_ln14_1133 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1116" [kernel_rope.cpp:14]   --->   Operation 2600 'bitcast' 'bitcast_ln14_1133' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2601 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1133"   --->   Operation 2601 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_307 : Operation 2602 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1133" [kernel_rope.cpp:14]   --->   Operation 2602 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_307 : Operation 2603 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1117 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2603 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1117' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_307 : Operation 2604 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1118 = muxlogic i32 76"   --->   Operation 2604 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1118' <Predicate = true> <Delay = 1.35>
ST_307 : Operation 2605 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1118 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2605 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1118' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 308 <SV = 307> <Delay = 2.50>
ST_308 : Operation 2606 [1/1] (0.00ns)   --->   "%bitcast_ln14_1134 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1117" [kernel_rope.cpp:14]   --->   Operation 2606 'bitcast' 'bitcast_ln14_1134' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2607 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1134"   --->   Operation 2607 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_308 : Operation 2608 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1134" [kernel_rope.cpp:14]   --->   Operation 2608 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_308 : Operation 2609 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1118 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2609 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1118' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_308 : Operation 2610 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1119 = muxlogic i32 76"   --->   Operation 2610 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1119' <Predicate = true> <Delay = 1.35>
ST_308 : Operation 2611 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1119 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2611 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 309 <SV = 308> <Delay = 2.50>
ST_309 : Operation 2612 [1/1] (0.00ns)   --->   "%bitcast_ln14_1135 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1118" [kernel_rope.cpp:14]   --->   Operation 2612 'bitcast' 'bitcast_ln14_1135' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2613 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1135"   --->   Operation 2613 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_309 : Operation 2614 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1135" [kernel_rope.cpp:14]   --->   Operation 2614 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_309 : Operation 2615 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1119 = load i32 76" [kernel_rope.cpp:14]   --->   Operation 2615 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1119' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_309 : Operation 2616 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1120 = muxlogic i32 77"   --->   Operation 2616 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1120' <Predicate = true> <Delay = 1.35>
ST_309 : Operation 2617 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1120 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2617 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1120' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 310 <SV = 309> <Delay = 2.50>
ST_310 : Operation 2618 [1/1] (0.00ns)   --->   "%bitcast_ln14_1136 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1119" [kernel_rope.cpp:14]   --->   Operation 2618 'bitcast' 'bitcast_ln14_1136' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2619 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1136"   --->   Operation 2619 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_310 : Operation 2620 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1136" [kernel_rope.cpp:14]   --->   Operation 2620 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_310 : Operation 2621 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1120 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2621 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1120' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_310 : Operation 2622 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1121 = muxlogic i32 77"   --->   Operation 2622 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1121' <Predicate = true> <Delay = 1.35>
ST_310 : Operation 2623 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1121 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2623 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1121' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 311 <SV = 310> <Delay = 2.50>
ST_311 : Operation 2624 [1/1] (0.00ns)   --->   "%bitcast_ln14_1137 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1120" [kernel_rope.cpp:14]   --->   Operation 2624 'bitcast' 'bitcast_ln14_1137' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2625 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1137"   --->   Operation 2625 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_311 : Operation 2626 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1137" [kernel_rope.cpp:14]   --->   Operation 2626 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_311 : Operation 2627 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1121 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2627 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1121' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_311 : Operation 2628 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1122 = muxlogic i32 77"   --->   Operation 2628 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1122' <Predicate = true> <Delay = 1.35>
ST_311 : Operation 2629 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1122 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2629 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1122' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 312 <SV = 311> <Delay = 2.50>
ST_312 : Operation 2630 [1/1] (0.00ns)   --->   "%bitcast_ln14_1138 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1121" [kernel_rope.cpp:14]   --->   Operation 2630 'bitcast' 'bitcast_ln14_1138' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2631 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1138"   --->   Operation 2631 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_312 : Operation 2632 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1138" [kernel_rope.cpp:14]   --->   Operation 2632 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_312 : Operation 2633 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1122 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2633 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1122' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_312 : Operation 2634 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1123 = muxlogic i32 77"   --->   Operation 2634 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1123' <Predicate = true> <Delay = 1.35>
ST_312 : Operation 2635 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1123 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2635 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1123' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 313 <SV = 312> <Delay = 2.50>
ST_313 : Operation 2636 [1/1] (0.00ns)   --->   "%bitcast_ln14_1139 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1122" [kernel_rope.cpp:14]   --->   Operation 2636 'bitcast' 'bitcast_ln14_1139' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2637 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1139"   --->   Operation 2637 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_313 : Operation 2638 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1139" [kernel_rope.cpp:14]   --->   Operation 2638 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_313 : Operation 2639 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1123 = load i32 77" [kernel_rope.cpp:14]   --->   Operation 2639 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1123' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_313 : Operation 2640 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1124 = muxlogic i32 78"   --->   Operation 2640 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1124' <Predicate = true> <Delay = 1.35>
ST_313 : Operation 2641 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1124 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2641 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1124' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 314 <SV = 313> <Delay = 2.50>
ST_314 : Operation 2642 [1/1] (0.00ns)   --->   "%bitcast_ln14_1140 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1123" [kernel_rope.cpp:14]   --->   Operation 2642 'bitcast' 'bitcast_ln14_1140' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2643 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1140"   --->   Operation 2643 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_314 : Operation 2644 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1140" [kernel_rope.cpp:14]   --->   Operation 2644 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_314 : Operation 2645 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1124 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2645 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1124' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_314 : Operation 2646 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1125 = muxlogic i32 78"   --->   Operation 2646 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1125' <Predicate = true> <Delay = 1.35>
ST_314 : Operation 2647 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1125 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2647 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1125' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 315 <SV = 314> <Delay = 2.50>
ST_315 : Operation 2648 [1/1] (0.00ns)   --->   "%bitcast_ln14_1141 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1124" [kernel_rope.cpp:14]   --->   Operation 2648 'bitcast' 'bitcast_ln14_1141' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2649 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1141"   --->   Operation 2649 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_315 : Operation 2650 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1141" [kernel_rope.cpp:14]   --->   Operation 2650 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_315 : Operation 2651 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1125 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2651 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1125' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_315 : Operation 2652 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1126 = muxlogic i32 78"   --->   Operation 2652 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1126' <Predicate = true> <Delay = 1.35>
ST_315 : Operation 2653 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1126 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2653 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1126' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 316 <SV = 315> <Delay = 2.50>
ST_316 : Operation 2654 [1/1] (0.00ns)   --->   "%bitcast_ln14_1142 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1125" [kernel_rope.cpp:14]   --->   Operation 2654 'bitcast' 'bitcast_ln14_1142' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2655 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1142"   --->   Operation 2655 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_316 : Operation 2656 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1142" [kernel_rope.cpp:14]   --->   Operation 2656 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_316 : Operation 2657 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1126 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2657 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1126' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_316 : Operation 2658 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1127 = muxlogic i32 78"   --->   Operation 2658 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1127' <Predicate = true> <Delay = 1.35>
ST_316 : Operation 2659 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1127 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2659 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1127' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 317 <SV = 316> <Delay = 2.50>
ST_317 : Operation 2660 [1/1] (0.00ns)   --->   "%bitcast_ln14_1143 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1126" [kernel_rope.cpp:14]   --->   Operation 2660 'bitcast' 'bitcast_ln14_1143' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2661 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1143"   --->   Operation 2661 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_317 : Operation 2662 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1143" [kernel_rope.cpp:14]   --->   Operation 2662 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_317 : Operation 2663 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1127 = load i32 78" [kernel_rope.cpp:14]   --->   Operation 2663 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1127' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_317 : Operation 2664 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1128 = muxlogic i32 79"   --->   Operation 2664 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1128' <Predicate = true> <Delay = 1.35>
ST_317 : Operation 2665 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1128 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2665 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1128' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 318 <SV = 317> <Delay = 2.50>
ST_318 : Operation 2666 [1/1] (0.00ns)   --->   "%bitcast_ln14_1144 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1127" [kernel_rope.cpp:14]   --->   Operation 2666 'bitcast' 'bitcast_ln14_1144' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 2667 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1144"   --->   Operation 2667 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_318 : Operation 2668 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1144" [kernel_rope.cpp:14]   --->   Operation 2668 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_318 : Operation 2669 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1128 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2669 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1128' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_318 : Operation 2670 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1129 = muxlogic i32 79"   --->   Operation 2670 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1129' <Predicate = true> <Delay = 1.35>
ST_318 : Operation 2671 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1129 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2671 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1129' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 319 <SV = 318> <Delay = 2.50>
ST_319 : Operation 2672 [1/1] (0.00ns)   --->   "%bitcast_ln14_1145 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1128" [kernel_rope.cpp:14]   --->   Operation 2672 'bitcast' 'bitcast_ln14_1145' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 2673 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1145"   --->   Operation 2673 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_319 : Operation 2674 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1145" [kernel_rope.cpp:14]   --->   Operation 2674 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_319 : Operation 2675 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1129 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2675 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1129' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_319 : Operation 2676 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1130 = muxlogic i32 79"   --->   Operation 2676 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1130' <Predicate = true> <Delay = 1.35>
ST_319 : Operation 2677 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1130 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2677 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1130' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 320 <SV = 319> <Delay = 2.50>
ST_320 : Operation 2678 [1/1] (0.00ns)   --->   "%bitcast_ln14_1146 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1129" [kernel_rope.cpp:14]   --->   Operation 2678 'bitcast' 'bitcast_ln14_1146' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2679 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1146"   --->   Operation 2679 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_320 : Operation 2680 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1146" [kernel_rope.cpp:14]   --->   Operation 2680 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_320 : Operation 2681 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1130 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2681 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1130' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_320 : Operation 2682 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1131 = muxlogic i32 79"   --->   Operation 2682 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1131' <Predicate = true> <Delay = 1.35>
ST_320 : Operation 2683 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1131 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2683 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1131' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 321 <SV = 320> <Delay = 2.50>
ST_321 : Operation 2684 [1/1] (0.00ns)   --->   "%bitcast_ln14_1147 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1130" [kernel_rope.cpp:14]   --->   Operation 2684 'bitcast' 'bitcast_ln14_1147' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2685 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1147"   --->   Operation 2685 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_321 : Operation 2686 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1147" [kernel_rope.cpp:14]   --->   Operation 2686 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_321 : Operation 2687 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1131 = load i32 79" [kernel_rope.cpp:14]   --->   Operation 2687 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1131' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_321 : Operation 2688 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1132 = muxlogic i32 80"   --->   Operation 2688 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1132' <Predicate = true> <Delay = 1.35>
ST_321 : Operation 2689 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1132 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2689 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1132' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 322 <SV = 321> <Delay = 2.50>
ST_322 : Operation 2690 [1/1] (0.00ns)   --->   "%bitcast_ln14_1148 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1131" [kernel_rope.cpp:14]   --->   Operation 2690 'bitcast' 'bitcast_ln14_1148' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2691 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1148"   --->   Operation 2691 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_322 : Operation 2692 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1148" [kernel_rope.cpp:14]   --->   Operation 2692 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_322 : Operation 2693 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1132 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2693 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1132' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_322 : Operation 2694 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1133 = muxlogic i32 80"   --->   Operation 2694 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1133' <Predicate = true> <Delay = 1.35>
ST_322 : Operation 2695 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1133 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2695 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1133' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 323 <SV = 322> <Delay = 2.50>
ST_323 : Operation 2696 [1/1] (0.00ns)   --->   "%bitcast_ln14_1149 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1132" [kernel_rope.cpp:14]   --->   Operation 2696 'bitcast' 'bitcast_ln14_1149' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2697 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1149"   --->   Operation 2697 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_323 : Operation 2698 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1149" [kernel_rope.cpp:14]   --->   Operation 2698 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_323 : Operation 2699 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1133 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2699 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1133' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_323 : Operation 2700 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1134 = muxlogic i32 80"   --->   Operation 2700 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1134' <Predicate = true> <Delay = 1.35>
ST_323 : Operation 2701 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1134 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2701 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1134' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 324 <SV = 323> <Delay = 2.50>
ST_324 : Operation 2702 [1/1] (0.00ns)   --->   "%bitcast_ln14_1150 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1133" [kernel_rope.cpp:14]   --->   Operation 2702 'bitcast' 'bitcast_ln14_1150' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2703 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1150"   --->   Operation 2703 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_324 : Operation 2704 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1150" [kernel_rope.cpp:14]   --->   Operation 2704 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_324 : Operation 2705 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1134 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2705 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1134' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_324 : Operation 2706 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1135 = muxlogic i32 80"   --->   Operation 2706 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1135' <Predicate = true> <Delay = 1.35>
ST_324 : Operation 2707 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1135 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2707 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1135' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 325 <SV = 324> <Delay = 2.50>
ST_325 : Operation 2708 [1/1] (0.00ns)   --->   "%bitcast_ln14_1151 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1134" [kernel_rope.cpp:14]   --->   Operation 2708 'bitcast' 'bitcast_ln14_1151' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2709 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1151"   --->   Operation 2709 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_325 : Operation 2710 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1151" [kernel_rope.cpp:14]   --->   Operation 2710 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_325 : Operation 2711 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1135 = load i32 80" [kernel_rope.cpp:14]   --->   Operation 2711 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1135' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_325 : Operation 2712 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1136 = muxlogic i32 81"   --->   Operation 2712 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1136' <Predicate = true> <Delay = 1.35>
ST_325 : Operation 2713 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1136 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2713 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1136' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 326 <SV = 325> <Delay = 2.50>
ST_326 : Operation 2714 [1/1] (0.00ns)   --->   "%bitcast_ln14_1152 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1135" [kernel_rope.cpp:14]   --->   Operation 2714 'bitcast' 'bitcast_ln14_1152' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2715 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1152"   --->   Operation 2715 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_326 : Operation 2716 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1152" [kernel_rope.cpp:14]   --->   Operation 2716 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_326 : Operation 2717 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1136 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2717 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1136' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_326 : Operation 2718 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1137 = muxlogic i32 81"   --->   Operation 2718 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1137' <Predicate = true> <Delay = 1.35>
ST_326 : Operation 2719 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1137 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2719 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1137' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 327 <SV = 326> <Delay = 2.50>
ST_327 : Operation 2720 [1/1] (0.00ns)   --->   "%bitcast_ln14_1153 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1136" [kernel_rope.cpp:14]   --->   Operation 2720 'bitcast' 'bitcast_ln14_1153' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2721 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1153"   --->   Operation 2721 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_327 : Operation 2722 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1153" [kernel_rope.cpp:14]   --->   Operation 2722 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_327 : Operation 2723 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1137 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2723 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1137' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_327 : Operation 2724 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1138 = muxlogic i32 81"   --->   Operation 2724 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1138' <Predicate = true> <Delay = 1.35>
ST_327 : Operation 2725 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1138 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2725 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1138' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 328 <SV = 327> <Delay = 2.50>
ST_328 : Operation 2726 [1/1] (0.00ns)   --->   "%bitcast_ln14_1154 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1137" [kernel_rope.cpp:14]   --->   Operation 2726 'bitcast' 'bitcast_ln14_1154' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2727 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1154"   --->   Operation 2727 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_328 : Operation 2728 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1154" [kernel_rope.cpp:14]   --->   Operation 2728 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_328 : Operation 2729 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1138 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2729 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1138' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_328 : Operation 2730 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1139 = muxlogic i32 81"   --->   Operation 2730 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1139' <Predicate = true> <Delay = 1.35>
ST_328 : Operation 2731 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1139 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2731 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1139' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 329 <SV = 328> <Delay = 2.50>
ST_329 : Operation 2732 [1/1] (0.00ns)   --->   "%bitcast_ln14_1155 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1138" [kernel_rope.cpp:14]   --->   Operation 2732 'bitcast' 'bitcast_ln14_1155' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2733 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1155"   --->   Operation 2733 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_329 : Operation 2734 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1155" [kernel_rope.cpp:14]   --->   Operation 2734 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_329 : Operation 2735 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1139 = load i32 81" [kernel_rope.cpp:14]   --->   Operation 2735 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1139' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_329 : Operation 2736 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1140 = muxlogic i32 82"   --->   Operation 2736 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1140' <Predicate = true> <Delay = 1.35>
ST_329 : Operation 2737 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1140 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2737 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1140' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 330 <SV = 329> <Delay = 2.50>
ST_330 : Operation 2738 [1/1] (0.00ns)   --->   "%bitcast_ln14_1156 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1139" [kernel_rope.cpp:14]   --->   Operation 2738 'bitcast' 'bitcast_ln14_1156' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2739 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1156"   --->   Operation 2739 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_330 : Operation 2740 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1156" [kernel_rope.cpp:14]   --->   Operation 2740 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_330 : Operation 2741 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1140 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2741 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1140' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_330 : Operation 2742 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1141 = muxlogic i32 82"   --->   Operation 2742 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1141' <Predicate = true> <Delay = 1.35>
ST_330 : Operation 2743 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1141 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2743 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1141' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 331 <SV = 330> <Delay = 2.50>
ST_331 : Operation 2744 [1/1] (0.00ns)   --->   "%bitcast_ln14_1157 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1140" [kernel_rope.cpp:14]   --->   Operation 2744 'bitcast' 'bitcast_ln14_1157' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2745 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1157"   --->   Operation 2745 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_331 : Operation 2746 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1157" [kernel_rope.cpp:14]   --->   Operation 2746 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_331 : Operation 2747 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1141 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2747 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1141' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_331 : Operation 2748 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1142 = muxlogic i32 82"   --->   Operation 2748 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1142' <Predicate = true> <Delay = 1.35>
ST_331 : Operation 2749 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1142 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2749 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1142' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 332 <SV = 331> <Delay = 2.50>
ST_332 : Operation 2750 [1/1] (0.00ns)   --->   "%bitcast_ln14_1158 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1141" [kernel_rope.cpp:14]   --->   Operation 2750 'bitcast' 'bitcast_ln14_1158' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 2751 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1158"   --->   Operation 2751 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_332 : Operation 2752 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1158" [kernel_rope.cpp:14]   --->   Operation 2752 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_332 : Operation 2753 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1142 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2753 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1142' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_332 : Operation 2754 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1143 = muxlogic i32 82"   --->   Operation 2754 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1143' <Predicate = true> <Delay = 1.35>
ST_332 : Operation 2755 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1143 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2755 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1143' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 333 <SV = 332> <Delay = 2.50>
ST_333 : Operation 2756 [1/1] (0.00ns)   --->   "%bitcast_ln14_1159 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1142" [kernel_rope.cpp:14]   --->   Operation 2756 'bitcast' 'bitcast_ln14_1159' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2757 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1159"   --->   Operation 2757 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_333 : Operation 2758 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1159" [kernel_rope.cpp:14]   --->   Operation 2758 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_333 : Operation 2759 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1143 = load i32 82" [kernel_rope.cpp:14]   --->   Operation 2759 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1143' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_333 : Operation 2760 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1144 = muxlogic i32 83"   --->   Operation 2760 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1144' <Predicate = true> <Delay = 1.35>
ST_333 : Operation 2761 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1144 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2761 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1144' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 334 <SV = 333> <Delay = 2.50>
ST_334 : Operation 2762 [1/1] (0.00ns)   --->   "%bitcast_ln14_1160 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1143" [kernel_rope.cpp:14]   --->   Operation 2762 'bitcast' 'bitcast_ln14_1160' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2763 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1160"   --->   Operation 2763 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_334 : Operation 2764 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1160" [kernel_rope.cpp:14]   --->   Operation 2764 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_334 : Operation 2765 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1144 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2765 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1144' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_334 : Operation 2766 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1145 = muxlogic i32 83"   --->   Operation 2766 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1145' <Predicate = true> <Delay = 1.35>
ST_334 : Operation 2767 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1145 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2767 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1145' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 335 <SV = 334> <Delay = 2.50>
ST_335 : Operation 2768 [1/1] (0.00ns)   --->   "%bitcast_ln14_1161 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1144" [kernel_rope.cpp:14]   --->   Operation 2768 'bitcast' 'bitcast_ln14_1161' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2769 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1161"   --->   Operation 2769 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_335 : Operation 2770 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1161" [kernel_rope.cpp:14]   --->   Operation 2770 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_335 : Operation 2771 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1145 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2771 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1145' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_335 : Operation 2772 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1146 = muxlogic i32 83"   --->   Operation 2772 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1146' <Predicate = true> <Delay = 1.35>
ST_335 : Operation 2773 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1146 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2773 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1146' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 336 <SV = 335> <Delay = 2.50>
ST_336 : Operation 2774 [1/1] (0.00ns)   --->   "%bitcast_ln14_1162 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1145" [kernel_rope.cpp:14]   --->   Operation 2774 'bitcast' 'bitcast_ln14_1162' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2775 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1162"   --->   Operation 2775 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_336 : Operation 2776 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1162" [kernel_rope.cpp:14]   --->   Operation 2776 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_336 : Operation 2777 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1146 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2777 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1146' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_336 : Operation 2778 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1147 = muxlogic i32 83"   --->   Operation 2778 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1147' <Predicate = true> <Delay = 1.35>
ST_336 : Operation 2779 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1147 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2779 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1147' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 337 <SV = 336> <Delay = 2.50>
ST_337 : Operation 2780 [1/1] (0.00ns)   --->   "%bitcast_ln14_1163 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1146" [kernel_rope.cpp:14]   --->   Operation 2780 'bitcast' 'bitcast_ln14_1163' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2781 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1163"   --->   Operation 2781 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_337 : Operation 2782 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1163" [kernel_rope.cpp:14]   --->   Operation 2782 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_337 : Operation 2783 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1147 = load i32 83" [kernel_rope.cpp:14]   --->   Operation 2783 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1147' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_337 : Operation 2784 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1148 = muxlogic i32 84"   --->   Operation 2784 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1148' <Predicate = true> <Delay = 1.35>
ST_337 : Operation 2785 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1148 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2785 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1148' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 338 <SV = 337> <Delay = 2.50>
ST_338 : Operation 2786 [1/1] (0.00ns)   --->   "%bitcast_ln14_1164 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1147" [kernel_rope.cpp:14]   --->   Operation 2786 'bitcast' 'bitcast_ln14_1164' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 2787 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1164"   --->   Operation 2787 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_338 : Operation 2788 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1164" [kernel_rope.cpp:14]   --->   Operation 2788 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_338 : Operation 2789 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1148 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2789 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1148' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_338 : Operation 2790 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1149 = muxlogic i32 84"   --->   Operation 2790 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1149' <Predicate = true> <Delay = 1.35>
ST_338 : Operation 2791 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1149 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2791 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1149' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 339 <SV = 338> <Delay = 2.50>
ST_339 : Operation 2792 [1/1] (0.00ns)   --->   "%bitcast_ln14_1165 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1148" [kernel_rope.cpp:14]   --->   Operation 2792 'bitcast' 'bitcast_ln14_1165' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 2793 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1165"   --->   Operation 2793 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_339 : Operation 2794 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1165" [kernel_rope.cpp:14]   --->   Operation 2794 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_339 : Operation 2795 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1149 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2795 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1149' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_339 : Operation 2796 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1150 = muxlogic i32 84"   --->   Operation 2796 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1150' <Predicate = true> <Delay = 1.35>
ST_339 : Operation 2797 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1150 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2797 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 340 <SV = 339> <Delay = 2.50>
ST_340 : Operation 2798 [1/1] (0.00ns)   --->   "%bitcast_ln14_1166 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1149" [kernel_rope.cpp:14]   --->   Operation 2798 'bitcast' 'bitcast_ln14_1166' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 2799 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1166"   --->   Operation 2799 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_340 : Operation 2800 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1166" [kernel_rope.cpp:14]   --->   Operation 2800 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_340 : Operation 2801 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1150 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2801 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1150' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_340 : Operation 2802 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1151 = muxlogic i32 84"   --->   Operation 2802 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1151' <Predicate = true> <Delay = 1.35>
ST_340 : Operation 2803 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1151 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2803 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1151' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 341 <SV = 340> <Delay = 2.50>
ST_341 : Operation 2804 [1/1] (0.00ns)   --->   "%bitcast_ln14_1167 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1150" [kernel_rope.cpp:14]   --->   Operation 2804 'bitcast' 'bitcast_ln14_1167' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2805 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1167"   --->   Operation 2805 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_341 : Operation 2806 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1167" [kernel_rope.cpp:14]   --->   Operation 2806 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_341 : Operation 2807 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1151 = load i32 84" [kernel_rope.cpp:14]   --->   Operation 2807 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1151' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_341 : Operation 2808 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1152 = muxlogic i32 85"   --->   Operation 2808 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1152' <Predicate = true> <Delay = 1.35>
ST_341 : Operation 2809 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1152 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2809 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1152' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 342 <SV = 341> <Delay = 2.50>
ST_342 : Operation 2810 [1/1] (0.00ns)   --->   "%bitcast_ln14_1168 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1151" [kernel_rope.cpp:14]   --->   Operation 2810 'bitcast' 'bitcast_ln14_1168' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2811 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1168"   --->   Operation 2811 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_342 : Operation 2812 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1168" [kernel_rope.cpp:14]   --->   Operation 2812 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_342 : Operation 2813 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1152 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2813 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1152' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_342 : Operation 2814 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1153 = muxlogic i32 85"   --->   Operation 2814 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1153' <Predicate = true> <Delay = 1.35>
ST_342 : Operation 2815 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1153 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2815 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1153' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 343 <SV = 342> <Delay = 2.50>
ST_343 : Operation 2816 [1/1] (0.00ns)   --->   "%bitcast_ln14_1169 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1152" [kernel_rope.cpp:14]   --->   Operation 2816 'bitcast' 'bitcast_ln14_1169' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 2817 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1169"   --->   Operation 2817 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_343 : Operation 2818 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1169" [kernel_rope.cpp:14]   --->   Operation 2818 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_343 : Operation 2819 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1153 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2819 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1153' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_343 : Operation 2820 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1154 = muxlogic i32 85"   --->   Operation 2820 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1154' <Predicate = true> <Delay = 1.35>
ST_343 : Operation 2821 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1154 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2821 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1154' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 344 <SV = 343> <Delay = 2.50>
ST_344 : Operation 2822 [1/1] (0.00ns)   --->   "%bitcast_ln14_1170 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1153" [kernel_rope.cpp:14]   --->   Operation 2822 'bitcast' 'bitcast_ln14_1170' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2823 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1170"   --->   Operation 2823 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_344 : Operation 2824 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1170" [kernel_rope.cpp:14]   --->   Operation 2824 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_344 : Operation 2825 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1154 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2825 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1154' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_344 : Operation 2826 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1155 = muxlogic i32 85"   --->   Operation 2826 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1155' <Predicate = true> <Delay = 1.35>
ST_344 : Operation 2827 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1155 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2827 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1155' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 345 <SV = 344> <Delay = 2.50>
ST_345 : Operation 2828 [1/1] (0.00ns)   --->   "%bitcast_ln14_1171 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1154" [kernel_rope.cpp:14]   --->   Operation 2828 'bitcast' 'bitcast_ln14_1171' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2829 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1171"   --->   Operation 2829 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_345 : Operation 2830 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1171" [kernel_rope.cpp:14]   --->   Operation 2830 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_345 : Operation 2831 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1155 = load i32 85" [kernel_rope.cpp:14]   --->   Operation 2831 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1155' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_345 : Operation 2832 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1156 = muxlogic i32 86"   --->   Operation 2832 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1156' <Predicate = true> <Delay = 1.35>
ST_345 : Operation 2833 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1156 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2833 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1156' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 346 <SV = 345> <Delay = 2.50>
ST_346 : Operation 2834 [1/1] (0.00ns)   --->   "%bitcast_ln14_1172 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1155" [kernel_rope.cpp:14]   --->   Operation 2834 'bitcast' 'bitcast_ln14_1172' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2835 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1172"   --->   Operation 2835 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_346 : Operation 2836 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1172" [kernel_rope.cpp:14]   --->   Operation 2836 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_346 : Operation 2837 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1156 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2837 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1156' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_346 : Operation 2838 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1157 = muxlogic i32 86"   --->   Operation 2838 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1157' <Predicate = true> <Delay = 1.35>
ST_346 : Operation 2839 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1157 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2839 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1157' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 347 <SV = 346> <Delay = 2.50>
ST_347 : Operation 2840 [1/1] (0.00ns)   --->   "%bitcast_ln14_1173 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1156" [kernel_rope.cpp:14]   --->   Operation 2840 'bitcast' 'bitcast_ln14_1173' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2841 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1173"   --->   Operation 2841 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_347 : Operation 2842 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1173" [kernel_rope.cpp:14]   --->   Operation 2842 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_347 : Operation 2843 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1157 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2843 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1157' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_347 : Operation 2844 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1158 = muxlogic i32 86"   --->   Operation 2844 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1158' <Predicate = true> <Delay = 1.35>
ST_347 : Operation 2845 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1158 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2845 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1158' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 348 <SV = 347> <Delay = 2.50>
ST_348 : Operation 2846 [1/1] (0.00ns)   --->   "%bitcast_ln14_1174 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1157" [kernel_rope.cpp:14]   --->   Operation 2846 'bitcast' 'bitcast_ln14_1174' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2847 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1174"   --->   Operation 2847 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_348 : Operation 2848 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1174" [kernel_rope.cpp:14]   --->   Operation 2848 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_348 : Operation 2849 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1158 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2849 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1158' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_348 : Operation 2850 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1159 = muxlogic i32 86"   --->   Operation 2850 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1159' <Predicate = true> <Delay = 1.35>
ST_348 : Operation 2851 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1159 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2851 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1159' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 349 <SV = 348> <Delay = 2.50>
ST_349 : Operation 2852 [1/1] (0.00ns)   --->   "%bitcast_ln14_1175 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1158" [kernel_rope.cpp:14]   --->   Operation 2852 'bitcast' 'bitcast_ln14_1175' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2853 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1175"   --->   Operation 2853 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_349 : Operation 2854 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1175" [kernel_rope.cpp:14]   --->   Operation 2854 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_349 : Operation 2855 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1159 = load i32 86" [kernel_rope.cpp:14]   --->   Operation 2855 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1159' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_349 : Operation 2856 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1160 = muxlogic i32 87"   --->   Operation 2856 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1160' <Predicate = true> <Delay = 1.35>
ST_349 : Operation 2857 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1160 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2857 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1160' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 350 <SV = 349> <Delay = 2.50>
ST_350 : Operation 2858 [1/1] (0.00ns)   --->   "%bitcast_ln14_1176 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1159" [kernel_rope.cpp:14]   --->   Operation 2858 'bitcast' 'bitcast_ln14_1176' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2859 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1176"   --->   Operation 2859 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_350 : Operation 2860 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1176" [kernel_rope.cpp:14]   --->   Operation 2860 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_350 : Operation 2861 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1160 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2861 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1160' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_350 : Operation 2862 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1161 = muxlogic i32 87"   --->   Operation 2862 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1161' <Predicate = true> <Delay = 1.35>
ST_350 : Operation 2863 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1161 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2863 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1161' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 351 <SV = 350> <Delay = 2.50>
ST_351 : Operation 2864 [1/1] (0.00ns)   --->   "%bitcast_ln14_1177 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1160" [kernel_rope.cpp:14]   --->   Operation 2864 'bitcast' 'bitcast_ln14_1177' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 2865 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1177"   --->   Operation 2865 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_351 : Operation 2866 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1177" [kernel_rope.cpp:14]   --->   Operation 2866 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_351 : Operation 2867 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1161 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2867 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1161' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_351 : Operation 2868 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1162 = muxlogic i32 87"   --->   Operation 2868 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1162' <Predicate = true> <Delay = 1.35>
ST_351 : Operation 2869 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1162 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2869 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1162' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 352 <SV = 351> <Delay = 2.50>
ST_352 : Operation 2870 [1/1] (0.00ns)   --->   "%bitcast_ln14_1178 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1161" [kernel_rope.cpp:14]   --->   Operation 2870 'bitcast' 'bitcast_ln14_1178' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 2871 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1178"   --->   Operation 2871 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_352 : Operation 2872 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1178" [kernel_rope.cpp:14]   --->   Operation 2872 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_352 : Operation 2873 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1162 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2873 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1162' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_352 : Operation 2874 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1163 = muxlogic i32 87"   --->   Operation 2874 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1163' <Predicate = true> <Delay = 1.35>
ST_352 : Operation 2875 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1163 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2875 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1163' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 353 <SV = 352> <Delay = 2.50>
ST_353 : Operation 2876 [1/1] (0.00ns)   --->   "%bitcast_ln14_1179 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1162" [kernel_rope.cpp:14]   --->   Operation 2876 'bitcast' 'bitcast_ln14_1179' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 2877 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1179"   --->   Operation 2877 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_353 : Operation 2878 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1179" [kernel_rope.cpp:14]   --->   Operation 2878 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_353 : Operation 2879 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1163 = load i32 87" [kernel_rope.cpp:14]   --->   Operation 2879 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1163' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_353 : Operation 2880 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1164 = muxlogic i32 88"   --->   Operation 2880 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1164' <Predicate = true> <Delay = 1.35>
ST_353 : Operation 2881 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1164 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2881 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1164' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 354 <SV = 353> <Delay = 2.50>
ST_354 : Operation 2882 [1/1] (0.00ns)   --->   "%bitcast_ln14_1180 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1163" [kernel_rope.cpp:14]   --->   Operation 2882 'bitcast' 'bitcast_ln14_1180' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2883 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1180"   --->   Operation 2883 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_354 : Operation 2884 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1180" [kernel_rope.cpp:14]   --->   Operation 2884 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_354 : Operation 2885 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1164 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2885 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1164' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_354 : Operation 2886 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1165 = muxlogic i32 88"   --->   Operation 2886 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1165' <Predicate = true> <Delay = 1.35>
ST_354 : Operation 2887 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1165 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2887 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1165' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 355 <SV = 354> <Delay = 2.50>
ST_355 : Operation 2888 [1/1] (0.00ns)   --->   "%bitcast_ln14_1181 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1164" [kernel_rope.cpp:14]   --->   Operation 2888 'bitcast' 'bitcast_ln14_1181' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2889 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1181"   --->   Operation 2889 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_355 : Operation 2890 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1181" [kernel_rope.cpp:14]   --->   Operation 2890 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_355 : Operation 2891 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1165 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2891 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1165' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_355 : Operation 2892 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1166 = muxlogic i32 88"   --->   Operation 2892 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1166' <Predicate = true> <Delay = 1.35>
ST_355 : Operation 2893 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1166 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2893 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1166' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 356 <SV = 355> <Delay = 2.50>
ST_356 : Operation 2894 [1/1] (0.00ns)   --->   "%bitcast_ln14_1182 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1165" [kernel_rope.cpp:14]   --->   Operation 2894 'bitcast' 'bitcast_ln14_1182' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2895 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1182"   --->   Operation 2895 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_356 : Operation 2896 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1182" [kernel_rope.cpp:14]   --->   Operation 2896 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_356 : Operation 2897 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1166 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2897 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1166' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_356 : Operation 2898 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1167 = muxlogic i32 88"   --->   Operation 2898 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1167' <Predicate = true> <Delay = 1.35>
ST_356 : Operation 2899 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1167 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2899 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1167' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 357 <SV = 356> <Delay = 2.50>
ST_357 : Operation 2900 [1/1] (0.00ns)   --->   "%bitcast_ln14_1183 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1166" [kernel_rope.cpp:14]   --->   Operation 2900 'bitcast' 'bitcast_ln14_1183' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2901 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1183"   --->   Operation 2901 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_357 : Operation 2902 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1183" [kernel_rope.cpp:14]   --->   Operation 2902 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_357 : Operation 2903 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1167 = load i32 88" [kernel_rope.cpp:14]   --->   Operation 2903 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1167' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_357 : Operation 2904 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1168 = muxlogic i32 89"   --->   Operation 2904 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1168' <Predicate = true> <Delay = 1.35>
ST_357 : Operation 2905 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1168 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2905 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1168' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 358 <SV = 357> <Delay = 2.50>
ST_358 : Operation 2906 [1/1] (0.00ns)   --->   "%bitcast_ln14_1184 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1167" [kernel_rope.cpp:14]   --->   Operation 2906 'bitcast' 'bitcast_ln14_1184' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 2907 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1184"   --->   Operation 2907 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_358 : Operation 2908 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1184" [kernel_rope.cpp:14]   --->   Operation 2908 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_358 : Operation 2909 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1168 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2909 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1168' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_358 : Operation 2910 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1169 = muxlogic i32 89"   --->   Operation 2910 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1169' <Predicate = true> <Delay = 1.35>
ST_358 : Operation 2911 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1169 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2911 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1169' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 359 <SV = 358> <Delay = 2.50>
ST_359 : Operation 2912 [1/1] (0.00ns)   --->   "%bitcast_ln14_1185 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1168" [kernel_rope.cpp:14]   --->   Operation 2912 'bitcast' 'bitcast_ln14_1185' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2913 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1185"   --->   Operation 2913 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_359 : Operation 2914 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1185" [kernel_rope.cpp:14]   --->   Operation 2914 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_359 : Operation 2915 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1169 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2915 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1169' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_359 : Operation 2916 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1170 = muxlogic i32 89"   --->   Operation 2916 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1170' <Predicate = true> <Delay = 1.35>
ST_359 : Operation 2917 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1170 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2917 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1170' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 360 <SV = 359> <Delay = 2.50>
ST_360 : Operation 2918 [1/1] (0.00ns)   --->   "%bitcast_ln14_1186 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1169" [kernel_rope.cpp:14]   --->   Operation 2918 'bitcast' 'bitcast_ln14_1186' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 2919 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1186"   --->   Operation 2919 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_360 : Operation 2920 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1186" [kernel_rope.cpp:14]   --->   Operation 2920 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_360 : Operation 2921 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1170 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2921 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1170' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_360 : Operation 2922 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1171 = muxlogic i32 89"   --->   Operation 2922 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1171' <Predicate = true> <Delay = 1.35>
ST_360 : Operation 2923 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1171 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2923 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1171' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 361 <SV = 360> <Delay = 2.50>
ST_361 : Operation 2924 [1/1] (0.00ns)   --->   "%bitcast_ln14_1187 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1170" [kernel_rope.cpp:14]   --->   Operation 2924 'bitcast' 'bitcast_ln14_1187' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 2925 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1187"   --->   Operation 2925 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_361 : Operation 2926 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1187" [kernel_rope.cpp:14]   --->   Operation 2926 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_361 : Operation 2927 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1171 = load i32 89" [kernel_rope.cpp:14]   --->   Operation 2927 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1171' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_361 : Operation 2928 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1172 = muxlogic i32 90"   --->   Operation 2928 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1172' <Predicate = true> <Delay = 1.35>
ST_361 : Operation 2929 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1172 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2929 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1172' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 362 <SV = 361> <Delay = 2.50>
ST_362 : Operation 2930 [1/1] (0.00ns)   --->   "%bitcast_ln14_1188 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1171" [kernel_rope.cpp:14]   --->   Operation 2930 'bitcast' 'bitcast_ln14_1188' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2931 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1188"   --->   Operation 2931 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_362 : Operation 2932 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1188" [kernel_rope.cpp:14]   --->   Operation 2932 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_362 : Operation 2933 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1172 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2933 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1172' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_362 : Operation 2934 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1173 = muxlogic i32 90"   --->   Operation 2934 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1173' <Predicate = true> <Delay = 1.35>
ST_362 : Operation 2935 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1173 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2935 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1173' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 363 <SV = 362> <Delay = 2.50>
ST_363 : Operation 2936 [1/1] (0.00ns)   --->   "%bitcast_ln14_1189 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1172" [kernel_rope.cpp:14]   --->   Operation 2936 'bitcast' 'bitcast_ln14_1189' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2937 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1189"   --->   Operation 2937 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_363 : Operation 2938 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1189" [kernel_rope.cpp:14]   --->   Operation 2938 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_363 : Operation 2939 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1173 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2939 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1173' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_363 : Operation 2940 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1174 = muxlogic i32 90"   --->   Operation 2940 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1174' <Predicate = true> <Delay = 1.35>
ST_363 : Operation 2941 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1174 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2941 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1174' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 364 <SV = 363> <Delay = 2.50>
ST_364 : Operation 2942 [1/1] (0.00ns)   --->   "%bitcast_ln14_1190 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1173" [kernel_rope.cpp:14]   --->   Operation 2942 'bitcast' 'bitcast_ln14_1190' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2943 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1190"   --->   Operation 2943 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_364 : Operation 2944 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1190" [kernel_rope.cpp:14]   --->   Operation 2944 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_364 : Operation 2945 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1174 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2945 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1174' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_364 : Operation 2946 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1175 = muxlogic i32 90"   --->   Operation 2946 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1175' <Predicate = true> <Delay = 1.35>
ST_364 : Operation 2947 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1175 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2947 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1175' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 365 <SV = 364> <Delay = 2.50>
ST_365 : Operation 2948 [1/1] (0.00ns)   --->   "%bitcast_ln14_1191 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1174" [kernel_rope.cpp:14]   --->   Operation 2948 'bitcast' 'bitcast_ln14_1191' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2949 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1191"   --->   Operation 2949 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_365 : Operation 2950 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1191" [kernel_rope.cpp:14]   --->   Operation 2950 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_365 : Operation 2951 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1175 = load i32 90" [kernel_rope.cpp:14]   --->   Operation 2951 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1175' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_365 : Operation 2952 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1176 = muxlogic i32 91"   --->   Operation 2952 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1176' <Predicate = true> <Delay = 1.35>
ST_365 : Operation 2953 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1176 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2953 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1176' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 366 <SV = 365> <Delay = 2.50>
ST_366 : Operation 2954 [1/1] (0.00ns)   --->   "%bitcast_ln14_1192 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1175" [kernel_rope.cpp:14]   --->   Operation 2954 'bitcast' 'bitcast_ln14_1192' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2955 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1192"   --->   Operation 2955 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_366 : Operation 2956 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1192" [kernel_rope.cpp:14]   --->   Operation 2956 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_366 : Operation 2957 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1176 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2957 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1176' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_366 : Operation 2958 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1177 = muxlogic i32 91"   --->   Operation 2958 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1177' <Predicate = true> <Delay = 1.35>
ST_366 : Operation 2959 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1177 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2959 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1177' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 367 <SV = 366> <Delay = 2.50>
ST_367 : Operation 2960 [1/1] (0.00ns)   --->   "%bitcast_ln14_1193 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1176" [kernel_rope.cpp:14]   --->   Operation 2960 'bitcast' 'bitcast_ln14_1193' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2961 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1193"   --->   Operation 2961 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_367 : Operation 2962 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1193" [kernel_rope.cpp:14]   --->   Operation 2962 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_367 : Operation 2963 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1177 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2963 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1177' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_367 : Operation 2964 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1178 = muxlogic i32 91"   --->   Operation 2964 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1178' <Predicate = true> <Delay = 1.35>
ST_367 : Operation 2965 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1178 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2965 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1178' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 368 <SV = 367> <Delay = 2.50>
ST_368 : Operation 2966 [1/1] (0.00ns)   --->   "%bitcast_ln14_1194 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1177" [kernel_rope.cpp:14]   --->   Operation 2966 'bitcast' 'bitcast_ln14_1194' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2967 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1194"   --->   Operation 2967 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_368 : Operation 2968 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1194" [kernel_rope.cpp:14]   --->   Operation 2968 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_368 : Operation 2969 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1178 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2969 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1178' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_368 : Operation 2970 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1179 = muxlogic i32 91"   --->   Operation 2970 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1179' <Predicate = true> <Delay = 1.35>
ST_368 : Operation 2971 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1179 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2971 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1179' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 369 <SV = 368> <Delay = 2.50>
ST_369 : Operation 2972 [1/1] (0.00ns)   --->   "%bitcast_ln14_1195 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1178" [kernel_rope.cpp:14]   --->   Operation 2972 'bitcast' 'bitcast_ln14_1195' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 2973 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1195"   --->   Operation 2973 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_369 : Operation 2974 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1195" [kernel_rope.cpp:14]   --->   Operation 2974 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_369 : Operation 2975 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1179 = load i32 91" [kernel_rope.cpp:14]   --->   Operation 2975 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1179' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_369 : Operation 2976 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1180 = muxlogic i32 92"   --->   Operation 2976 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1180' <Predicate = true> <Delay = 1.35>
ST_369 : Operation 2977 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1180 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2977 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1180' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 370 <SV = 369> <Delay = 2.50>
ST_370 : Operation 2978 [1/1] (0.00ns)   --->   "%bitcast_ln14_1196 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1179" [kernel_rope.cpp:14]   --->   Operation 2978 'bitcast' 'bitcast_ln14_1196' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 2979 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1196"   --->   Operation 2979 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_370 : Operation 2980 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1196" [kernel_rope.cpp:14]   --->   Operation 2980 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_370 : Operation 2981 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1180 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2981 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1180' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_370 : Operation 2982 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1181 = muxlogic i32 92"   --->   Operation 2982 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1181' <Predicate = true> <Delay = 1.35>
ST_370 : Operation 2983 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1181 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2983 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1181' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 371 <SV = 370> <Delay = 2.50>
ST_371 : Operation 2984 [1/1] (0.00ns)   --->   "%bitcast_ln14_1197 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1180" [kernel_rope.cpp:14]   --->   Operation 2984 'bitcast' 'bitcast_ln14_1197' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 2985 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1197"   --->   Operation 2985 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_371 : Operation 2986 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1197" [kernel_rope.cpp:14]   --->   Operation 2986 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_371 : Operation 2987 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1181 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2987 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1181' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_371 : Operation 2988 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1182 = muxlogic i32 92"   --->   Operation 2988 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1182' <Predicate = true> <Delay = 1.35>
ST_371 : Operation 2989 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1182 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2989 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1182' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 372 <SV = 371> <Delay = 2.50>
ST_372 : Operation 2990 [1/1] (0.00ns)   --->   "%bitcast_ln14_1198 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1181" [kernel_rope.cpp:14]   --->   Operation 2990 'bitcast' 'bitcast_ln14_1198' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2991 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1198"   --->   Operation 2991 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_372 : Operation 2992 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1198" [kernel_rope.cpp:14]   --->   Operation 2992 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_372 : Operation 2993 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1182 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2993 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1182' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_372 : Operation 2994 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1183 = muxlogic i32 92"   --->   Operation 2994 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1183' <Predicate = true> <Delay = 1.35>
ST_372 : Operation 2995 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1183 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2995 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1183' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 373 <SV = 372> <Delay = 2.50>
ST_373 : Operation 2996 [1/1] (0.00ns)   --->   "%bitcast_ln14_1199 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1182" [kernel_rope.cpp:14]   --->   Operation 2996 'bitcast' 'bitcast_ln14_1199' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 2997 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1199"   --->   Operation 2997 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_373 : Operation 2998 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1199" [kernel_rope.cpp:14]   --->   Operation 2998 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_373 : Operation 2999 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1183 = load i32 92" [kernel_rope.cpp:14]   --->   Operation 2999 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1183' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_373 : Operation 3000 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1184 = muxlogic i32 93"   --->   Operation 3000 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1184' <Predicate = true> <Delay = 1.35>
ST_373 : Operation 3001 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1184 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3001 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1184' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 374 <SV = 373> <Delay = 2.50>
ST_374 : Operation 3002 [1/1] (0.00ns)   --->   "%bitcast_ln14_1200 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1183" [kernel_rope.cpp:14]   --->   Operation 3002 'bitcast' 'bitcast_ln14_1200' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3003 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1200"   --->   Operation 3003 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_374 : Operation 3004 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1200" [kernel_rope.cpp:14]   --->   Operation 3004 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_374 : Operation 3005 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1184 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3005 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1184' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_374 : Operation 3006 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1185 = muxlogic i32 93"   --->   Operation 3006 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1185' <Predicate = true> <Delay = 1.35>
ST_374 : Operation 3007 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1185 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3007 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1185' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 375 <SV = 374> <Delay = 2.50>
ST_375 : Operation 3008 [1/1] (0.00ns)   --->   "%bitcast_ln14_1201 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1184" [kernel_rope.cpp:14]   --->   Operation 3008 'bitcast' 'bitcast_ln14_1201' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3009 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1201"   --->   Operation 3009 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_375 : Operation 3010 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1201" [kernel_rope.cpp:14]   --->   Operation 3010 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_375 : Operation 3011 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1185 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3011 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1185' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_375 : Operation 3012 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1186 = muxlogic i32 93"   --->   Operation 3012 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1186' <Predicate = true> <Delay = 1.35>
ST_375 : Operation 3013 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1186 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3013 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1186' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 376 <SV = 375> <Delay = 2.50>
ST_376 : Operation 3014 [1/1] (0.00ns)   --->   "%bitcast_ln14_1202 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1185" [kernel_rope.cpp:14]   --->   Operation 3014 'bitcast' 'bitcast_ln14_1202' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3015 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1202"   --->   Operation 3015 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_376 : Operation 3016 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1202" [kernel_rope.cpp:14]   --->   Operation 3016 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_376 : Operation 3017 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1186 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3017 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1186' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_376 : Operation 3018 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1187 = muxlogic i32 93"   --->   Operation 3018 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1187' <Predicate = true> <Delay = 1.35>
ST_376 : Operation 3019 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1187 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3019 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1187' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 377 <SV = 376> <Delay = 2.50>
ST_377 : Operation 3020 [1/1] (0.00ns)   --->   "%bitcast_ln14_1203 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1186" [kernel_rope.cpp:14]   --->   Operation 3020 'bitcast' 'bitcast_ln14_1203' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3021 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1203"   --->   Operation 3021 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_377 : Operation 3022 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1203" [kernel_rope.cpp:14]   --->   Operation 3022 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_377 : Operation 3023 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1187 = load i32 93" [kernel_rope.cpp:14]   --->   Operation 3023 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1187' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_377 : Operation 3024 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1188 = muxlogic i32 94"   --->   Operation 3024 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1188' <Predicate = true> <Delay = 1.35>
ST_377 : Operation 3025 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1188 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3025 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1188' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 378 <SV = 377> <Delay = 2.50>
ST_378 : Operation 3026 [1/1] (0.00ns)   --->   "%bitcast_ln14_1204 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1187" [kernel_rope.cpp:14]   --->   Operation 3026 'bitcast' 'bitcast_ln14_1204' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3027 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1204"   --->   Operation 3027 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_378 : Operation 3028 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1204" [kernel_rope.cpp:14]   --->   Operation 3028 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_378 : Operation 3029 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1188 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3029 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1188' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_378 : Operation 3030 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1189 = muxlogic i32 94"   --->   Operation 3030 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1189' <Predicate = true> <Delay = 1.35>
ST_378 : Operation 3031 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1189 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3031 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1189' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 379 <SV = 378> <Delay = 2.50>
ST_379 : Operation 3032 [1/1] (0.00ns)   --->   "%bitcast_ln14_1205 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1188" [kernel_rope.cpp:14]   --->   Operation 3032 'bitcast' 'bitcast_ln14_1205' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3033 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1205"   --->   Operation 3033 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_379 : Operation 3034 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1205" [kernel_rope.cpp:14]   --->   Operation 3034 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_379 : Operation 3035 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1189 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3035 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1189' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_379 : Operation 3036 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1190 = muxlogic i32 94"   --->   Operation 3036 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1190' <Predicate = true> <Delay = 1.35>
ST_379 : Operation 3037 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1190 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3037 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1190' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 380 <SV = 379> <Delay = 2.50>
ST_380 : Operation 3038 [1/1] (0.00ns)   --->   "%bitcast_ln14_1206 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1189" [kernel_rope.cpp:14]   --->   Operation 3038 'bitcast' 'bitcast_ln14_1206' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3039 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1206"   --->   Operation 3039 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_380 : Operation 3040 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1206" [kernel_rope.cpp:14]   --->   Operation 3040 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_380 : Operation 3041 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1190 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3041 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1190' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_380 : Operation 3042 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1191 = muxlogic i32 94"   --->   Operation 3042 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1191' <Predicate = true> <Delay = 1.35>
ST_380 : Operation 3043 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1191 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3043 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1191' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 381 <SV = 380> <Delay = 2.50>
ST_381 : Operation 3044 [1/1] (0.00ns)   --->   "%bitcast_ln14_1207 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1190" [kernel_rope.cpp:14]   --->   Operation 3044 'bitcast' 'bitcast_ln14_1207' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3045 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1207"   --->   Operation 3045 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_381 : Operation 3046 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1207" [kernel_rope.cpp:14]   --->   Operation 3046 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_381 : Operation 3047 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1191 = load i32 94" [kernel_rope.cpp:14]   --->   Operation 3047 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1191' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_381 : Operation 3048 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1192 = muxlogic i32 95"   --->   Operation 3048 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1192' <Predicate = true> <Delay = 1.35>
ST_381 : Operation 3049 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1192 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3049 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1192' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 382 <SV = 381> <Delay = 2.50>
ST_382 : Operation 3050 [1/1] (0.00ns)   --->   "%bitcast_ln14_1208 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1191" [kernel_rope.cpp:14]   --->   Operation 3050 'bitcast' 'bitcast_ln14_1208' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3051 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1208"   --->   Operation 3051 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_382 : Operation 3052 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1208" [kernel_rope.cpp:14]   --->   Operation 3052 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_382 : Operation 3053 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1192 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3053 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1192' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_382 : Operation 3054 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1193 = muxlogic i32 95"   --->   Operation 3054 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1193' <Predicate = true> <Delay = 1.35>
ST_382 : Operation 3055 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1193 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3055 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1193' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 383 <SV = 382> <Delay = 2.50>
ST_383 : Operation 3056 [1/1] (0.00ns)   --->   "%bitcast_ln14_1209 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1192" [kernel_rope.cpp:14]   --->   Operation 3056 'bitcast' 'bitcast_ln14_1209' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3057 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1209"   --->   Operation 3057 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_383 : Operation 3058 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1209" [kernel_rope.cpp:14]   --->   Operation 3058 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_383 : Operation 3059 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1193 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3059 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1193' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_383 : Operation 3060 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1194 = muxlogic i32 95"   --->   Operation 3060 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1194' <Predicate = true> <Delay = 1.35>
ST_383 : Operation 3061 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1194 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3061 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1194' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 384 <SV = 383> <Delay = 2.50>
ST_384 : Operation 3062 [1/1] (0.00ns)   --->   "%bitcast_ln14_1210 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1193" [kernel_rope.cpp:14]   --->   Operation 3062 'bitcast' 'bitcast_ln14_1210' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3063 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1210"   --->   Operation 3063 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_384 : Operation 3064 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1210" [kernel_rope.cpp:14]   --->   Operation 3064 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_384 : Operation 3065 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1194 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3065 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1194' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_384 : Operation 3066 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1195 = muxlogic i32 95"   --->   Operation 3066 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1195' <Predicate = true> <Delay = 1.35>
ST_384 : Operation 3067 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1195 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3067 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1195' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 385 <SV = 384> <Delay = 2.50>
ST_385 : Operation 3068 [1/1] (0.00ns)   --->   "%bitcast_ln14_1211 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1194" [kernel_rope.cpp:14]   --->   Operation 3068 'bitcast' 'bitcast_ln14_1211' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3069 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1211"   --->   Operation 3069 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_385 : Operation 3070 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1211" [kernel_rope.cpp:14]   --->   Operation 3070 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_385 : Operation 3071 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1195 = load i32 95" [kernel_rope.cpp:14]   --->   Operation 3071 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1195' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_385 : Operation 3072 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1196 = muxlogic i32 96"   --->   Operation 3072 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1196' <Predicate = true> <Delay = 1.35>
ST_385 : Operation 3073 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1196 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3073 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1196' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 386 <SV = 385> <Delay = 2.50>
ST_386 : Operation 3074 [1/1] (0.00ns)   --->   "%bitcast_ln14_1212 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1195" [kernel_rope.cpp:14]   --->   Operation 3074 'bitcast' 'bitcast_ln14_1212' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3075 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1212"   --->   Operation 3075 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_386 : Operation 3076 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1212" [kernel_rope.cpp:14]   --->   Operation 3076 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_386 : Operation 3077 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1196 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3077 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1196' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_386 : Operation 3078 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1197 = muxlogic i32 96"   --->   Operation 3078 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1197' <Predicate = true> <Delay = 1.35>
ST_386 : Operation 3079 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1197 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3079 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1197' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 387 <SV = 386> <Delay = 2.50>
ST_387 : Operation 3080 [1/1] (0.00ns)   --->   "%bitcast_ln14_1213 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1196" [kernel_rope.cpp:14]   --->   Operation 3080 'bitcast' 'bitcast_ln14_1213' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3081 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1213"   --->   Operation 3081 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_387 : Operation 3082 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1213" [kernel_rope.cpp:14]   --->   Operation 3082 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_387 : Operation 3083 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1197 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3083 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1197' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_387 : Operation 3084 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1198 = muxlogic i32 96"   --->   Operation 3084 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1198' <Predicate = true> <Delay = 1.35>
ST_387 : Operation 3085 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1198 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3085 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1198' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 388 <SV = 387> <Delay = 2.50>
ST_388 : Operation 3086 [1/1] (0.00ns)   --->   "%bitcast_ln14_1214 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1197" [kernel_rope.cpp:14]   --->   Operation 3086 'bitcast' 'bitcast_ln14_1214' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3087 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1214"   --->   Operation 3087 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_388 : Operation 3088 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1214" [kernel_rope.cpp:14]   --->   Operation 3088 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_388 : Operation 3089 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1198 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3089 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1198' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_388 : Operation 3090 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1199 = muxlogic i32 96"   --->   Operation 3090 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1199' <Predicate = true> <Delay = 1.35>
ST_388 : Operation 3091 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1199 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3091 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1199' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 389 <SV = 388> <Delay = 2.50>
ST_389 : Operation 3092 [1/1] (0.00ns)   --->   "%bitcast_ln14_1215 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1198" [kernel_rope.cpp:14]   --->   Operation 3092 'bitcast' 'bitcast_ln14_1215' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3093 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1215"   --->   Operation 3093 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_389 : Operation 3094 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1215" [kernel_rope.cpp:14]   --->   Operation 3094 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_389 : Operation 3095 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1199 = load i32 96" [kernel_rope.cpp:14]   --->   Operation 3095 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1199' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_389 : Operation 3096 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1200 = muxlogic i32 97"   --->   Operation 3096 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1200' <Predicate = true> <Delay = 1.35>
ST_389 : Operation 3097 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1200 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3097 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1200' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 390 <SV = 389> <Delay = 2.50>
ST_390 : Operation 3098 [1/1] (0.00ns)   --->   "%bitcast_ln14_1216 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1199" [kernel_rope.cpp:14]   --->   Operation 3098 'bitcast' 'bitcast_ln14_1216' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3099 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1216"   --->   Operation 3099 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_390 : Operation 3100 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1216" [kernel_rope.cpp:14]   --->   Operation 3100 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_390 : Operation 3101 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1200 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3101 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1200' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_390 : Operation 3102 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1201 = muxlogic i32 97"   --->   Operation 3102 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1201' <Predicate = true> <Delay = 1.35>
ST_390 : Operation 3103 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1201 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3103 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1201' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 391 <SV = 390> <Delay = 2.50>
ST_391 : Operation 3104 [1/1] (0.00ns)   --->   "%bitcast_ln14_1217 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1200" [kernel_rope.cpp:14]   --->   Operation 3104 'bitcast' 'bitcast_ln14_1217' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3105 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1217"   --->   Operation 3105 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_391 : Operation 3106 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1217" [kernel_rope.cpp:14]   --->   Operation 3106 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_391 : Operation 3107 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1201 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3107 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1201' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_391 : Operation 3108 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1202 = muxlogic i32 97"   --->   Operation 3108 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1202' <Predicate = true> <Delay = 1.35>
ST_391 : Operation 3109 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1202 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3109 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1202' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 392 <SV = 391> <Delay = 2.50>
ST_392 : Operation 3110 [1/1] (0.00ns)   --->   "%bitcast_ln14_1218 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1201" [kernel_rope.cpp:14]   --->   Operation 3110 'bitcast' 'bitcast_ln14_1218' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3111 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1218"   --->   Operation 3111 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_392 : Operation 3112 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1218" [kernel_rope.cpp:14]   --->   Operation 3112 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_392 : Operation 3113 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1202 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3113 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1202' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_392 : Operation 3114 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1203 = muxlogic i32 97"   --->   Operation 3114 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1203' <Predicate = true> <Delay = 1.35>
ST_392 : Operation 3115 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1203 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3115 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1203' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 393 <SV = 392> <Delay = 2.50>
ST_393 : Operation 3116 [1/1] (0.00ns)   --->   "%bitcast_ln14_1219 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1202" [kernel_rope.cpp:14]   --->   Operation 3116 'bitcast' 'bitcast_ln14_1219' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3117 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1219"   --->   Operation 3117 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_393 : Operation 3118 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1219" [kernel_rope.cpp:14]   --->   Operation 3118 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_393 : Operation 3119 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1203 = load i32 97" [kernel_rope.cpp:14]   --->   Operation 3119 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1203' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_393 : Operation 3120 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1204 = muxlogic i32 98"   --->   Operation 3120 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1204' <Predicate = true> <Delay = 1.35>
ST_393 : Operation 3121 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1204 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3121 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1204' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 394 <SV = 393> <Delay = 2.50>
ST_394 : Operation 3122 [1/1] (0.00ns)   --->   "%bitcast_ln14_1220 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1203" [kernel_rope.cpp:14]   --->   Operation 3122 'bitcast' 'bitcast_ln14_1220' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3123 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1220"   --->   Operation 3123 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_394 : Operation 3124 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1220" [kernel_rope.cpp:14]   --->   Operation 3124 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_394 : Operation 3125 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1204 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3125 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1204' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_394 : Operation 3126 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1205 = muxlogic i32 98"   --->   Operation 3126 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1205' <Predicate = true> <Delay = 1.35>
ST_394 : Operation 3127 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1205 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3127 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1205' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 395 <SV = 394> <Delay = 2.50>
ST_395 : Operation 3128 [1/1] (0.00ns)   --->   "%bitcast_ln14_1221 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1204" [kernel_rope.cpp:14]   --->   Operation 3128 'bitcast' 'bitcast_ln14_1221' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3129 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1221"   --->   Operation 3129 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_395 : Operation 3130 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1221" [kernel_rope.cpp:14]   --->   Operation 3130 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_395 : Operation 3131 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1205 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3131 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1205' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_395 : Operation 3132 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1206 = muxlogic i32 98"   --->   Operation 3132 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1206' <Predicate = true> <Delay = 1.35>
ST_395 : Operation 3133 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1206 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3133 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1206' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 396 <SV = 395> <Delay = 2.50>
ST_396 : Operation 3134 [1/1] (0.00ns)   --->   "%bitcast_ln14_1222 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1205" [kernel_rope.cpp:14]   --->   Operation 3134 'bitcast' 'bitcast_ln14_1222' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3135 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1222"   --->   Operation 3135 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_396 : Operation 3136 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1222" [kernel_rope.cpp:14]   --->   Operation 3136 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_396 : Operation 3137 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1206 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3137 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1206' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_396 : Operation 3138 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1207 = muxlogic i32 98"   --->   Operation 3138 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1207' <Predicate = true> <Delay = 1.35>
ST_396 : Operation 3139 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1207 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3139 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1207' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 397 <SV = 396> <Delay = 2.50>
ST_397 : Operation 3140 [1/1] (0.00ns)   --->   "%bitcast_ln14_1223 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1206" [kernel_rope.cpp:14]   --->   Operation 3140 'bitcast' 'bitcast_ln14_1223' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3141 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1223"   --->   Operation 3141 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_397 : Operation 3142 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1223" [kernel_rope.cpp:14]   --->   Operation 3142 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_397 : Operation 3143 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1207 = load i32 98" [kernel_rope.cpp:14]   --->   Operation 3143 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1207' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_397 : Operation 3144 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1208 = muxlogic i32 99"   --->   Operation 3144 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1208' <Predicate = true> <Delay = 1.35>
ST_397 : Operation 3145 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1208 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3145 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1208' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 398 <SV = 397> <Delay = 2.50>
ST_398 : Operation 3146 [1/1] (0.00ns)   --->   "%bitcast_ln14_1224 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1207" [kernel_rope.cpp:14]   --->   Operation 3146 'bitcast' 'bitcast_ln14_1224' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3147 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1224"   --->   Operation 3147 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_398 : Operation 3148 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1224" [kernel_rope.cpp:14]   --->   Operation 3148 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_398 : Operation 3149 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1208 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3149 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1208' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_398 : Operation 3150 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1209 = muxlogic i32 99"   --->   Operation 3150 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1209' <Predicate = true> <Delay = 1.35>
ST_398 : Operation 3151 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1209 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3151 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1209' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 399 <SV = 398> <Delay = 2.50>
ST_399 : Operation 3152 [1/1] (0.00ns)   --->   "%bitcast_ln14_1225 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1208" [kernel_rope.cpp:14]   --->   Operation 3152 'bitcast' 'bitcast_ln14_1225' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3153 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1225"   --->   Operation 3153 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_399 : Operation 3154 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1225" [kernel_rope.cpp:14]   --->   Operation 3154 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_399 : Operation 3155 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1209 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3155 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1209' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_399 : Operation 3156 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1210 = muxlogic i32 99"   --->   Operation 3156 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1210' <Predicate = true> <Delay = 1.35>
ST_399 : Operation 3157 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1210 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3157 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1210' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 400 <SV = 399> <Delay = 2.50>
ST_400 : Operation 3158 [1/1] (0.00ns)   --->   "%bitcast_ln14_1226 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1209" [kernel_rope.cpp:14]   --->   Operation 3158 'bitcast' 'bitcast_ln14_1226' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 3159 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1226"   --->   Operation 3159 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_400 : Operation 3160 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1226" [kernel_rope.cpp:14]   --->   Operation 3160 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_400 : Operation 3161 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1210 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3161 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1210' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_400 : Operation 3162 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1211 = muxlogic i32 99"   --->   Operation 3162 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1211' <Predicate = true> <Delay = 1.35>
ST_400 : Operation 3163 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1211 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3163 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1211' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 401 <SV = 400> <Delay = 2.50>
ST_401 : Operation 3164 [1/1] (0.00ns)   --->   "%bitcast_ln14_1227 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1210" [kernel_rope.cpp:14]   --->   Operation 3164 'bitcast' 'bitcast_ln14_1227' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 3165 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1227"   --->   Operation 3165 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_401 : Operation 3166 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1227" [kernel_rope.cpp:14]   --->   Operation 3166 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_401 : Operation 3167 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1211 = load i32 99" [kernel_rope.cpp:14]   --->   Operation 3167 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1211' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_401 : Operation 3168 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1212 = muxlogic i32 100"   --->   Operation 3168 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1212' <Predicate = true> <Delay = 1.35>
ST_401 : Operation 3169 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1212 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3169 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1212' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 402 <SV = 401> <Delay = 2.50>
ST_402 : Operation 3170 [1/1] (0.00ns)   --->   "%bitcast_ln14_1228 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1211" [kernel_rope.cpp:14]   --->   Operation 3170 'bitcast' 'bitcast_ln14_1228' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3171 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1228"   --->   Operation 3171 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_402 : Operation 3172 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1228" [kernel_rope.cpp:14]   --->   Operation 3172 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_402 : Operation 3173 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1212 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3173 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1212' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_402 : Operation 3174 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1213 = muxlogic i32 100"   --->   Operation 3174 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1213' <Predicate = true> <Delay = 1.35>
ST_402 : Operation 3175 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1213 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3175 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1213' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 403 <SV = 402> <Delay = 2.50>
ST_403 : Operation 3176 [1/1] (0.00ns)   --->   "%bitcast_ln14_1229 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1212" [kernel_rope.cpp:14]   --->   Operation 3176 'bitcast' 'bitcast_ln14_1229' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 3177 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1229"   --->   Operation 3177 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_403 : Operation 3178 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1229" [kernel_rope.cpp:14]   --->   Operation 3178 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_403 : Operation 3179 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1213 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3179 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1213' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_403 : Operation 3180 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1214 = muxlogic i32 100"   --->   Operation 3180 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1214' <Predicate = true> <Delay = 1.35>
ST_403 : Operation 3181 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1214 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3181 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1214' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 404 <SV = 403> <Delay = 2.50>
ST_404 : Operation 3182 [1/1] (0.00ns)   --->   "%bitcast_ln14_1230 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1213" [kernel_rope.cpp:14]   --->   Operation 3182 'bitcast' 'bitcast_ln14_1230' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3183 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1230"   --->   Operation 3183 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_404 : Operation 3184 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1230" [kernel_rope.cpp:14]   --->   Operation 3184 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_404 : Operation 3185 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1214 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3185 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1214' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_404 : Operation 3186 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1215 = muxlogic i32 100"   --->   Operation 3186 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1215' <Predicate = true> <Delay = 1.35>
ST_404 : Operation 3187 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1215 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3187 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1215' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 405 <SV = 404> <Delay = 2.50>
ST_405 : Operation 3188 [1/1] (0.00ns)   --->   "%bitcast_ln14_1231 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1214" [kernel_rope.cpp:14]   --->   Operation 3188 'bitcast' 'bitcast_ln14_1231' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3189 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1231"   --->   Operation 3189 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_405 : Operation 3190 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1231" [kernel_rope.cpp:14]   --->   Operation 3190 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_405 : Operation 3191 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1215 = load i32 100" [kernel_rope.cpp:14]   --->   Operation 3191 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1215' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_405 : Operation 3192 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1216 = muxlogic i32 101"   --->   Operation 3192 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1216' <Predicate = true> <Delay = 1.35>
ST_405 : Operation 3193 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1216 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3193 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1216' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 406 <SV = 405> <Delay = 2.50>
ST_406 : Operation 3194 [1/1] (0.00ns)   --->   "%bitcast_ln14_1232 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1215" [kernel_rope.cpp:14]   --->   Operation 3194 'bitcast' 'bitcast_ln14_1232' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3195 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1232"   --->   Operation 3195 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_406 : Operation 3196 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1232" [kernel_rope.cpp:14]   --->   Operation 3196 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_406 : Operation 3197 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1216 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3197 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1216' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_406 : Operation 3198 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1217 = muxlogic i32 101"   --->   Operation 3198 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1217' <Predicate = true> <Delay = 1.35>
ST_406 : Operation 3199 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1217 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3199 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1217' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 407 <SV = 406> <Delay = 2.50>
ST_407 : Operation 3200 [1/1] (0.00ns)   --->   "%bitcast_ln14_1233 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1216" [kernel_rope.cpp:14]   --->   Operation 3200 'bitcast' 'bitcast_ln14_1233' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3201 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1233"   --->   Operation 3201 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_407 : Operation 3202 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1233" [kernel_rope.cpp:14]   --->   Operation 3202 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_407 : Operation 3203 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1217 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3203 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1217' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_407 : Operation 3204 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1218 = muxlogic i32 101"   --->   Operation 3204 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1218' <Predicate = true> <Delay = 1.35>
ST_407 : Operation 3205 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1218 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3205 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1218' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 408 <SV = 407> <Delay = 2.50>
ST_408 : Operation 3206 [1/1] (0.00ns)   --->   "%bitcast_ln14_1234 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1217" [kernel_rope.cpp:14]   --->   Operation 3206 'bitcast' 'bitcast_ln14_1234' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3207 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1234"   --->   Operation 3207 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_408 : Operation 3208 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1234" [kernel_rope.cpp:14]   --->   Operation 3208 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_408 : Operation 3209 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1218 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3209 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1218' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_408 : Operation 3210 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1219 = muxlogic i32 101"   --->   Operation 3210 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1219' <Predicate = true> <Delay = 1.35>
ST_408 : Operation 3211 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1219 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3211 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1219' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 409 <SV = 408> <Delay = 2.50>
ST_409 : Operation 3212 [1/1] (0.00ns)   --->   "%bitcast_ln14_1235 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1218" [kernel_rope.cpp:14]   --->   Operation 3212 'bitcast' 'bitcast_ln14_1235' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3213 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1235"   --->   Operation 3213 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_409 : Operation 3214 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1235" [kernel_rope.cpp:14]   --->   Operation 3214 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_409 : Operation 3215 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1219 = load i32 101" [kernel_rope.cpp:14]   --->   Operation 3215 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1219' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_409 : Operation 3216 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1220 = muxlogic i32 102"   --->   Operation 3216 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1220' <Predicate = true> <Delay = 1.35>
ST_409 : Operation 3217 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1220 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3217 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1220' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 410 <SV = 409> <Delay = 2.50>
ST_410 : Operation 3218 [1/1] (0.00ns)   --->   "%bitcast_ln14_1236 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1219" [kernel_rope.cpp:14]   --->   Operation 3218 'bitcast' 'bitcast_ln14_1236' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3219 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1236"   --->   Operation 3219 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_410 : Operation 3220 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1236" [kernel_rope.cpp:14]   --->   Operation 3220 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_410 : Operation 3221 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1220 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3221 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1220' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_410 : Operation 3222 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1221 = muxlogic i32 102"   --->   Operation 3222 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1221' <Predicate = true> <Delay = 1.35>
ST_410 : Operation 3223 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1221 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3223 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1221' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 411 <SV = 410> <Delay = 2.50>
ST_411 : Operation 3224 [1/1] (0.00ns)   --->   "%bitcast_ln14_1237 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1220" [kernel_rope.cpp:14]   --->   Operation 3224 'bitcast' 'bitcast_ln14_1237' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3225 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1237"   --->   Operation 3225 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_411 : Operation 3226 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1237" [kernel_rope.cpp:14]   --->   Operation 3226 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_411 : Operation 3227 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1221 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3227 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1221' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_411 : Operation 3228 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1222 = muxlogic i32 102"   --->   Operation 3228 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1222' <Predicate = true> <Delay = 1.35>
ST_411 : Operation 3229 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1222 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3229 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1222' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 412 <SV = 411> <Delay = 2.50>
ST_412 : Operation 3230 [1/1] (0.00ns)   --->   "%bitcast_ln14_1238 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1221" [kernel_rope.cpp:14]   --->   Operation 3230 'bitcast' 'bitcast_ln14_1238' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3231 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1238"   --->   Operation 3231 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_412 : Operation 3232 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1238" [kernel_rope.cpp:14]   --->   Operation 3232 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_412 : Operation 3233 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1222 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3233 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1222' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_412 : Operation 3234 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1223 = muxlogic i32 102"   --->   Operation 3234 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1223' <Predicate = true> <Delay = 1.35>
ST_412 : Operation 3235 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1223 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3235 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1223' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 413 <SV = 412> <Delay = 2.50>
ST_413 : Operation 3236 [1/1] (0.00ns)   --->   "%bitcast_ln14_1239 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1222" [kernel_rope.cpp:14]   --->   Operation 3236 'bitcast' 'bitcast_ln14_1239' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 3237 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1239"   --->   Operation 3237 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_413 : Operation 3238 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1239" [kernel_rope.cpp:14]   --->   Operation 3238 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_413 : Operation 3239 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1223 = load i32 102" [kernel_rope.cpp:14]   --->   Operation 3239 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1223' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_413 : Operation 3240 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1224 = muxlogic i32 103"   --->   Operation 3240 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1224' <Predicate = true> <Delay = 1.35>
ST_413 : Operation 3241 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1224 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3241 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1224' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 414 <SV = 413> <Delay = 2.50>
ST_414 : Operation 3242 [1/1] (0.00ns)   --->   "%bitcast_ln14_1240 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1223" [kernel_rope.cpp:14]   --->   Operation 3242 'bitcast' 'bitcast_ln14_1240' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3243 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1240"   --->   Operation 3243 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_414 : Operation 3244 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1240" [kernel_rope.cpp:14]   --->   Operation 3244 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_414 : Operation 3245 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1224 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3245 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1224' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_414 : Operation 3246 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1225 = muxlogic i32 103"   --->   Operation 3246 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1225' <Predicate = true> <Delay = 1.35>
ST_414 : Operation 3247 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1225 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3247 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1225' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 415 <SV = 414> <Delay = 2.50>
ST_415 : Operation 3248 [1/1] (0.00ns)   --->   "%bitcast_ln14_1241 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1224" [kernel_rope.cpp:14]   --->   Operation 3248 'bitcast' 'bitcast_ln14_1241' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3249 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1241"   --->   Operation 3249 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_415 : Operation 3250 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1241" [kernel_rope.cpp:14]   --->   Operation 3250 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_415 : Operation 3251 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1225 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3251 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1225' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_415 : Operation 3252 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1226 = muxlogic i32 103"   --->   Operation 3252 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1226' <Predicate = true> <Delay = 1.35>
ST_415 : Operation 3253 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1226 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3253 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1226' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 416 <SV = 415> <Delay = 2.50>
ST_416 : Operation 3254 [1/1] (0.00ns)   --->   "%bitcast_ln14_1242 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1225" [kernel_rope.cpp:14]   --->   Operation 3254 'bitcast' 'bitcast_ln14_1242' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 3255 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1242"   --->   Operation 3255 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_416 : Operation 3256 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1242" [kernel_rope.cpp:14]   --->   Operation 3256 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_416 : Operation 3257 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1226 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3257 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1226' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_416 : Operation 3258 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1227 = muxlogic i32 103"   --->   Operation 3258 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1227' <Predicate = true> <Delay = 1.35>
ST_416 : Operation 3259 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1227 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3259 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1227' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 417 <SV = 416> <Delay = 2.50>
ST_417 : Operation 3260 [1/1] (0.00ns)   --->   "%bitcast_ln14_1243 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1226" [kernel_rope.cpp:14]   --->   Operation 3260 'bitcast' 'bitcast_ln14_1243' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 3261 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1243"   --->   Operation 3261 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_417 : Operation 3262 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1243" [kernel_rope.cpp:14]   --->   Operation 3262 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_417 : Operation 3263 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1227 = load i32 103" [kernel_rope.cpp:14]   --->   Operation 3263 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1227' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_417 : Operation 3264 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1228 = muxlogic i32 104"   --->   Operation 3264 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1228' <Predicate = true> <Delay = 1.35>
ST_417 : Operation 3265 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1228 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3265 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1228' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 418 <SV = 417> <Delay = 2.50>
ST_418 : Operation 3266 [1/1] (0.00ns)   --->   "%bitcast_ln14_1244 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1227" [kernel_rope.cpp:14]   --->   Operation 3266 'bitcast' 'bitcast_ln14_1244' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 3267 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1244"   --->   Operation 3267 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_418 : Operation 3268 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1244" [kernel_rope.cpp:14]   --->   Operation 3268 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_418 : Operation 3269 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1228 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3269 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1228' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_418 : Operation 3270 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1229 = muxlogic i32 104"   --->   Operation 3270 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1229' <Predicate = true> <Delay = 1.35>
ST_418 : Operation 3271 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1229 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3271 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1229' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 419 <SV = 418> <Delay = 2.50>
ST_419 : Operation 3272 [1/1] (0.00ns)   --->   "%bitcast_ln14_1245 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1228" [kernel_rope.cpp:14]   --->   Operation 3272 'bitcast' 'bitcast_ln14_1245' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 3273 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1245"   --->   Operation 3273 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_419 : Operation 3274 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1245" [kernel_rope.cpp:14]   --->   Operation 3274 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_419 : Operation 3275 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1229 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3275 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1229' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_419 : Operation 3276 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1230 = muxlogic i32 104"   --->   Operation 3276 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1230' <Predicate = true> <Delay = 1.35>
ST_419 : Operation 3277 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1230 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3277 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1230' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 420 <SV = 419> <Delay = 2.50>
ST_420 : Operation 3278 [1/1] (0.00ns)   --->   "%bitcast_ln14_1246 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1229" [kernel_rope.cpp:14]   --->   Operation 3278 'bitcast' 'bitcast_ln14_1246' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 3279 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1246"   --->   Operation 3279 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_420 : Operation 3280 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1246" [kernel_rope.cpp:14]   --->   Operation 3280 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_420 : Operation 3281 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1230 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3281 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1230' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_420 : Operation 3282 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1231 = muxlogic i32 104"   --->   Operation 3282 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1231' <Predicate = true> <Delay = 1.35>
ST_420 : Operation 3283 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1231 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3283 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1231' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 421 <SV = 420> <Delay = 2.50>
ST_421 : Operation 3284 [1/1] (0.00ns)   --->   "%bitcast_ln14_1247 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1230" [kernel_rope.cpp:14]   --->   Operation 3284 'bitcast' 'bitcast_ln14_1247' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 3285 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1247"   --->   Operation 3285 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_421 : Operation 3286 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1247" [kernel_rope.cpp:14]   --->   Operation 3286 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_421 : Operation 3287 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1231 = load i32 104" [kernel_rope.cpp:14]   --->   Operation 3287 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1231' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_421 : Operation 3288 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1232 = muxlogic i32 105"   --->   Operation 3288 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1232' <Predicate = true> <Delay = 1.35>
ST_421 : Operation 3289 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1232 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3289 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1232' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 422 <SV = 421> <Delay = 2.50>
ST_422 : Operation 3290 [1/1] (0.00ns)   --->   "%bitcast_ln14_1248 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1231" [kernel_rope.cpp:14]   --->   Operation 3290 'bitcast' 'bitcast_ln14_1248' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 3291 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1248"   --->   Operation 3291 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_422 : Operation 3292 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1248" [kernel_rope.cpp:14]   --->   Operation 3292 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_422 : Operation 3293 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1232 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3293 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1232' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_422 : Operation 3294 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1233 = muxlogic i32 105"   --->   Operation 3294 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1233' <Predicate = true> <Delay = 1.35>
ST_422 : Operation 3295 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1233 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3295 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1233' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 423 <SV = 422> <Delay = 2.50>
ST_423 : Operation 3296 [1/1] (0.00ns)   --->   "%bitcast_ln14_1249 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1232" [kernel_rope.cpp:14]   --->   Operation 3296 'bitcast' 'bitcast_ln14_1249' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 3297 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1249"   --->   Operation 3297 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_423 : Operation 3298 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1249" [kernel_rope.cpp:14]   --->   Operation 3298 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_423 : Operation 3299 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1233 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3299 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1233' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_423 : Operation 3300 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1234 = muxlogic i32 105"   --->   Operation 3300 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1234' <Predicate = true> <Delay = 1.35>
ST_423 : Operation 3301 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1234 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3301 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1234' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 424 <SV = 423> <Delay = 2.50>
ST_424 : Operation 3302 [1/1] (0.00ns)   --->   "%bitcast_ln14_1250 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1233" [kernel_rope.cpp:14]   --->   Operation 3302 'bitcast' 'bitcast_ln14_1250' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 3303 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1250"   --->   Operation 3303 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_424 : Operation 3304 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1250" [kernel_rope.cpp:14]   --->   Operation 3304 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_424 : Operation 3305 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1234 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3305 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1234' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_424 : Operation 3306 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1235 = muxlogic i32 105"   --->   Operation 3306 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1235' <Predicate = true> <Delay = 1.35>
ST_424 : Operation 3307 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1235 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3307 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1235' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 425 <SV = 424> <Delay = 2.50>
ST_425 : Operation 3308 [1/1] (0.00ns)   --->   "%bitcast_ln14_1251 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1234" [kernel_rope.cpp:14]   --->   Operation 3308 'bitcast' 'bitcast_ln14_1251' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 3309 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1251"   --->   Operation 3309 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_425 : Operation 3310 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1251" [kernel_rope.cpp:14]   --->   Operation 3310 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_425 : Operation 3311 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1235 = load i32 105" [kernel_rope.cpp:14]   --->   Operation 3311 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1235' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_425 : Operation 3312 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1236 = muxlogic i32 106"   --->   Operation 3312 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1236' <Predicate = true> <Delay = 1.35>
ST_425 : Operation 3313 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1236 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3313 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1236' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 426 <SV = 425> <Delay = 2.50>
ST_426 : Operation 3314 [1/1] (0.00ns)   --->   "%bitcast_ln14_1252 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1235" [kernel_rope.cpp:14]   --->   Operation 3314 'bitcast' 'bitcast_ln14_1252' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3315 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1252"   --->   Operation 3315 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_426 : Operation 3316 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1252" [kernel_rope.cpp:14]   --->   Operation 3316 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_426 : Operation 3317 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1236 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3317 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1236' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_426 : Operation 3318 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1237 = muxlogic i32 106"   --->   Operation 3318 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1237' <Predicate = true> <Delay = 1.35>
ST_426 : Operation 3319 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1237 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3319 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1237' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 427 <SV = 426> <Delay = 2.50>
ST_427 : Operation 3320 [1/1] (0.00ns)   --->   "%bitcast_ln14_1253 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1236" [kernel_rope.cpp:14]   --->   Operation 3320 'bitcast' 'bitcast_ln14_1253' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 3321 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1253"   --->   Operation 3321 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_427 : Operation 3322 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1253" [kernel_rope.cpp:14]   --->   Operation 3322 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_427 : Operation 3323 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1237 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3323 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1237' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_427 : Operation 3324 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1238 = muxlogic i32 106"   --->   Operation 3324 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1238' <Predicate = true> <Delay = 1.35>
ST_427 : Operation 3325 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1238 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3325 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1238' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 428 <SV = 427> <Delay = 2.50>
ST_428 : Operation 3326 [1/1] (0.00ns)   --->   "%bitcast_ln14_1254 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1237" [kernel_rope.cpp:14]   --->   Operation 3326 'bitcast' 'bitcast_ln14_1254' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 3327 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1254"   --->   Operation 3327 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_428 : Operation 3328 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1254" [kernel_rope.cpp:14]   --->   Operation 3328 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_428 : Operation 3329 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1238 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3329 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1238' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_428 : Operation 3330 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1239 = muxlogic i32 106"   --->   Operation 3330 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1239' <Predicate = true> <Delay = 1.35>
ST_428 : Operation 3331 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1239 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3331 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1239' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 429 <SV = 428> <Delay = 2.50>
ST_429 : Operation 3332 [1/1] (0.00ns)   --->   "%bitcast_ln14_1255 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1238" [kernel_rope.cpp:14]   --->   Operation 3332 'bitcast' 'bitcast_ln14_1255' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 3333 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1255"   --->   Operation 3333 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_429 : Operation 3334 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1255" [kernel_rope.cpp:14]   --->   Operation 3334 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_429 : Operation 3335 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1239 = load i32 106" [kernel_rope.cpp:14]   --->   Operation 3335 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1239' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_429 : Operation 3336 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1240 = muxlogic i32 107"   --->   Operation 3336 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1240' <Predicate = true> <Delay = 1.35>
ST_429 : Operation 3337 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1240 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3337 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1240' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 430 <SV = 429> <Delay = 2.50>
ST_430 : Operation 3338 [1/1] (0.00ns)   --->   "%bitcast_ln14_1256 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1239" [kernel_rope.cpp:14]   --->   Operation 3338 'bitcast' 'bitcast_ln14_1256' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3339 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1256"   --->   Operation 3339 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_430 : Operation 3340 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1256" [kernel_rope.cpp:14]   --->   Operation 3340 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_430 : Operation 3341 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1240 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3341 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1240' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_430 : Operation 3342 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1241 = muxlogic i32 107"   --->   Operation 3342 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1241' <Predicate = true> <Delay = 1.35>
ST_430 : Operation 3343 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1241 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3343 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1241' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 431 <SV = 430> <Delay = 2.50>
ST_431 : Operation 3344 [1/1] (0.00ns)   --->   "%bitcast_ln14_1257 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1240" [kernel_rope.cpp:14]   --->   Operation 3344 'bitcast' 'bitcast_ln14_1257' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 3345 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1257"   --->   Operation 3345 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_431 : Operation 3346 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1257" [kernel_rope.cpp:14]   --->   Operation 3346 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_431 : Operation 3347 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1241 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3347 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1241' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_431 : Operation 3348 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1242 = muxlogic i32 107"   --->   Operation 3348 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1242' <Predicate = true> <Delay = 1.35>
ST_431 : Operation 3349 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1242 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3349 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1242' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 432 <SV = 431> <Delay = 2.50>
ST_432 : Operation 3350 [1/1] (0.00ns)   --->   "%bitcast_ln14_1258 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1241" [kernel_rope.cpp:14]   --->   Operation 3350 'bitcast' 'bitcast_ln14_1258' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 3351 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1258"   --->   Operation 3351 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_432 : Operation 3352 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1258" [kernel_rope.cpp:14]   --->   Operation 3352 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_432 : Operation 3353 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1242 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3353 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1242' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_432 : Operation 3354 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1243 = muxlogic i32 107"   --->   Operation 3354 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1243' <Predicate = true> <Delay = 1.35>
ST_432 : Operation 3355 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1243 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3355 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1243' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 433 <SV = 432> <Delay = 2.50>
ST_433 : Operation 3356 [1/1] (0.00ns)   --->   "%bitcast_ln14_1259 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1242" [kernel_rope.cpp:14]   --->   Operation 3356 'bitcast' 'bitcast_ln14_1259' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 3357 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1259"   --->   Operation 3357 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_433 : Operation 3358 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1259" [kernel_rope.cpp:14]   --->   Operation 3358 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_433 : Operation 3359 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1243 = load i32 107" [kernel_rope.cpp:14]   --->   Operation 3359 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1243' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_433 : Operation 3360 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1244 = muxlogic i32 108"   --->   Operation 3360 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1244' <Predicate = true> <Delay = 1.35>
ST_433 : Operation 3361 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1244 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3361 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1244' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 434 <SV = 433> <Delay = 2.50>
ST_434 : Operation 3362 [1/1] (0.00ns)   --->   "%bitcast_ln14_1260 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1243" [kernel_rope.cpp:14]   --->   Operation 3362 'bitcast' 'bitcast_ln14_1260' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 3363 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1260"   --->   Operation 3363 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_434 : Operation 3364 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1260" [kernel_rope.cpp:14]   --->   Operation 3364 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_434 : Operation 3365 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1244 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3365 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1244' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_434 : Operation 3366 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1245 = muxlogic i32 108"   --->   Operation 3366 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1245' <Predicate = true> <Delay = 1.35>
ST_434 : Operation 3367 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1245 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3367 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1245' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 435 <SV = 434> <Delay = 2.50>
ST_435 : Operation 3368 [1/1] (0.00ns)   --->   "%bitcast_ln14_1261 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1244" [kernel_rope.cpp:14]   --->   Operation 3368 'bitcast' 'bitcast_ln14_1261' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 3369 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1261"   --->   Operation 3369 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_435 : Operation 3370 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1261" [kernel_rope.cpp:14]   --->   Operation 3370 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_435 : Operation 3371 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1245 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3371 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1245' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_435 : Operation 3372 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1246 = muxlogic i32 108"   --->   Operation 3372 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1246' <Predicate = true> <Delay = 1.35>
ST_435 : Operation 3373 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1246 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3373 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1246' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 436 <SV = 435> <Delay = 2.50>
ST_436 : Operation 3374 [1/1] (0.00ns)   --->   "%bitcast_ln14_1262 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1245" [kernel_rope.cpp:14]   --->   Operation 3374 'bitcast' 'bitcast_ln14_1262' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 3375 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1262"   --->   Operation 3375 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_436 : Operation 3376 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1262" [kernel_rope.cpp:14]   --->   Operation 3376 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_436 : Operation 3377 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1246 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3377 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1246' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_436 : Operation 3378 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1247 = muxlogic i32 108"   --->   Operation 3378 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1247' <Predicate = true> <Delay = 1.35>
ST_436 : Operation 3379 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1247 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3379 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1247' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 437 <SV = 436> <Delay = 2.50>
ST_437 : Operation 3380 [1/1] (0.00ns)   --->   "%bitcast_ln14_1263 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1246" [kernel_rope.cpp:14]   --->   Operation 3380 'bitcast' 'bitcast_ln14_1263' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 3381 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1263"   --->   Operation 3381 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_437 : Operation 3382 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1263" [kernel_rope.cpp:14]   --->   Operation 3382 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_437 : Operation 3383 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1247 = load i32 108" [kernel_rope.cpp:14]   --->   Operation 3383 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1247' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_437 : Operation 3384 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1248 = muxlogic i32 109"   --->   Operation 3384 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1248' <Predicate = true> <Delay = 1.35>
ST_437 : Operation 3385 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1248 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3385 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1248' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 438 <SV = 437> <Delay = 2.50>
ST_438 : Operation 3386 [1/1] (0.00ns)   --->   "%bitcast_ln14_1264 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1247" [kernel_rope.cpp:14]   --->   Operation 3386 'bitcast' 'bitcast_ln14_1264' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 3387 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1264"   --->   Operation 3387 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_438 : Operation 3388 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1264" [kernel_rope.cpp:14]   --->   Operation 3388 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_438 : Operation 3389 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1248 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3389 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1248' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_438 : Operation 3390 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1249 = muxlogic i32 109"   --->   Operation 3390 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1249' <Predicate = true> <Delay = 1.35>
ST_438 : Operation 3391 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1249 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3391 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1249' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 439 <SV = 438> <Delay = 2.50>
ST_439 : Operation 3392 [1/1] (0.00ns)   --->   "%bitcast_ln14_1265 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1248" [kernel_rope.cpp:14]   --->   Operation 3392 'bitcast' 'bitcast_ln14_1265' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 3393 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1265"   --->   Operation 3393 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_439 : Operation 3394 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1265" [kernel_rope.cpp:14]   --->   Operation 3394 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_439 : Operation 3395 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1249 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3395 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1249' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_439 : Operation 3396 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1250 = muxlogic i32 109"   --->   Operation 3396 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1250' <Predicate = true> <Delay = 1.35>
ST_439 : Operation 3397 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1250 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3397 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1250' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 440 <SV = 439> <Delay = 2.50>
ST_440 : Operation 3398 [1/1] (0.00ns)   --->   "%bitcast_ln14_1266 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1249" [kernel_rope.cpp:14]   --->   Operation 3398 'bitcast' 'bitcast_ln14_1266' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 3399 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1266"   --->   Operation 3399 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_440 : Operation 3400 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1266" [kernel_rope.cpp:14]   --->   Operation 3400 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_440 : Operation 3401 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1250 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3401 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1250' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_440 : Operation 3402 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1251 = muxlogic i32 109"   --->   Operation 3402 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1251' <Predicate = true> <Delay = 1.35>
ST_440 : Operation 3403 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1251 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3403 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1251' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 441 <SV = 440> <Delay = 2.50>
ST_441 : Operation 3404 [1/1] (0.00ns)   --->   "%bitcast_ln14_1267 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1250" [kernel_rope.cpp:14]   --->   Operation 3404 'bitcast' 'bitcast_ln14_1267' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 3405 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1267"   --->   Operation 3405 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_441 : Operation 3406 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1267" [kernel_rope.cpp:14]   --->   Operation 3406 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_441 : Operation 3407 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1251 = load i32 109" [kernel_rope.cpp:14]   --->   Operation 3407 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1251' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_441 : Operation 3408 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1252 = muxlogic i32 110"   --->   Operation 3408 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1252' <Predicate = true> <Delay = 1.35>
ST_441 : Operation 3409 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1252 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3409 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1252' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 442 <SV = 441> <Delay = 2.50>
ST_442 : Operation 3410 [1/1] (0.00ns)   --->   "%bitcast_ln14_1268 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1251" [kernel_rope.cpp:14]   --->   Operation 3410 'bitcast' 'bitcast_ln14_1268' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 3411 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1268"   --->   Operation 3411 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_442 : Operation 3412 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1268" [kernel_rope.cpp:14]   --->   Operation 3412 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_442 : Operation 3413 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1252 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3413 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1252' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_442 : Operation 3414 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1253 = muxlogic i32 110"   --->   Operation 3414 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1253' <Predicate = true> <Delay = 1.35>
ST_442 : Operation 3415 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1253 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3415 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1253' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 443 <SV = 442> <Delay = 2.50>
ST_443 : Operation 3416 [1/1] (0.00ns)   --->   "%bitcast_ln14_1269 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1252" [kernel_rope.cpp:14]   --->   Operation 3416 'bitcast' 'bitcast_ln14_1269' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 3417 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1269"   --->   Operation 3417 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_443 : Operation 3418 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1269" [kernel_rope.cpp:14]   --->   Operation 3418 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_443 : Operation 3419 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1253 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3419 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1253' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_443 : Operation 3420 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1254 = muxlogic i32 110"   --->   Operation 3420 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1254' <Predicate = true> <Delay = 1.35>
ST_443 : Operation 3421 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1254 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3421 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1254' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 444 <SV = 443> <Delay = 2.50>
ST_444 : Operation 3422 [1/1] (0.00ns)   --->   "%bitcast_ln14_1270 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1253" [kernel_rope.cpp:14]   --->   Operation 3422 'bitcast' 'bitcast_ln14_1270' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 3423 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1270"   --->   Operation 3423 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_444 : Operation 3424 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1270" [kernel_rope.cpp:14]   --->   Operation 3424 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_444 : Operation 3425 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1254 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3425 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1254' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_444 : Operation 3426 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1255 = muxlogic i32 110"   --->   Operation 3426 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1255' <Predicate = true> <Delay = 1.35>
ST_444 : Operation 3427 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1255 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3427 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1255' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 445 <SV = 444> <Delay = 2.50>
ST_445 : Operation 3428 [1/1] (0.00ns)   --->   "%bitcast_ln14_1271 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1254" [kernel_rope.cpp:14]   --->   Operation 3428 'bitcast' 'bitcast_ln14_1271' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 3429 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1271"   --->   Operation 3429 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_445 : Operation 3430 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1271" [kernel_rope.cpp:14]   --->   Operation 3430 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_445 : Operation 3431 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1255 = load i32 110" [kernel_rope.cpp:14]   --->   Operation 3431 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1255' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_445 : Operation 3432 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1256 = muxlogic i32 111"   --->   Operation 3432 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1256' <Predicate = true> <Delay = 1.35>
ST_445 : Operation 3433 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1256 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3433 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1256' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 446 <SV = 445> <Delay = 2.50>
ST_446 : Operation 3434 [1/1] (0.00ns)   --->   "%bitcast_ln14_1272 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1255" [kernel_rope.cpp:14]   --->   Operation 3434 'bitcast' 'bitcast_ln14_1272' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 3435 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1272"   --->   Operation 3435 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_446 : Operation 3436 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1272" [kernel_rope.cpp:14]   --->   Operation 3436 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_446 : Operation 3437 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1256 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3437 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1256' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_446 : Operation 3438 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1257 = muxlogic i32 111"   --->   Operation 3438 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1257' <Predicate = true> <Delay = 1.35>
ST_446 : Operation 3439 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1257 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3439 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1257' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 447 <SV = 446> <Delay = 2.50>
ST_447 : Operation 3440 [1/1] (0.00ns)   --->   "%bitcast_ln14_1273 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1256" [kernel_rope.cpp:14]   --->   Operation 3440 'bitcast' 'bitcast_ln14_1273' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 3441 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1273"   --->   Operation 3441 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_447 : Operation 3442 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1273" [kernel_rope.cpp:14]   --->   Operation 3442 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_447 : Operation 3443 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1257 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3443 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1257' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_447 : Operation 3444 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1258 = muxlogic i32 111"   --->   Operation 3444 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1258' <Predicate = true> <Delay = 1.35>
ST_447 : Operation 3445 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1258 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3445 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1258' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 448 <SV = 447> <Delay = 2.50>
ST_448 : Operation 3446 [1/1] (0.00ns)   --->   "%bitcast_ln14_1274 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1257" [kernel_rope.cpp:14]   --->   Operation 3446 'bitcast' 'bitcast_ln14_1274' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 3447 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1274"   --->   Operation 3447 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_448 : Operation 3448 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1274" [kernel_rope.cpp:14]   --->   Operation 3448 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_448 : Operation 3449 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1258 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3449 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1258' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_448 : Operation 3450 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1259 = muxlogic i32 111"   --->   Operation 3450 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1259' <Predicate = true> <Delay = 1.35>
ST_448 : Operation 3451 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1259 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3451 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1259' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 449 <SV = 448> <Delay = 2.50>
ST_449 : Operation 3452 [1/1] (0.00ns)   --->   "%bitcast_ln14_1275 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1258" [kernel_rope.cpp:14]   --->   Operation 3452 'bitcast' 'bitcast_ln14_1275' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 3453 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1275"   --->   Operation 3453 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_449 : Operation 3454 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1275" [kernel_rope.cpp:14]   --->   Operation 3454 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_449 : Operation 3455 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1259 = load i32 111" [kernel_rope.cpp:14]   --->   Operation 3455 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1259' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_449 : Operation 3456 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1260 = muxlogic i32 112"   --->   Operation 3456 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1260' <Predicate = true> <Delay = 1.35>
ST_449 : Operation 3457 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1260 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3457 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1260' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 450 <SV = 449> <Delay = 2.50>
ST_450 : Operation 3458 [1/1] (0.00ns)   --->   "%bitcast_ln14_1276 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1259" [kernel_rope.cpp:14]   --->   Operation 3458 'bitcast' 'bitcast_ln14_1276' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 3459 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1276"   --->   Operation 3459 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_450 : Operation 3460 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1276" [kernel_rope.cpp:14]   --->   Operation 3460 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_450 : Operation 3461 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1260 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3461 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1260' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_450 : Operation 3462 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1261 = muxlogic i32 112"   --->   Operation 3462 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1261' <Predicate = true> <Delay = 1.35>
ST_450 : Operation 3463 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1261 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3463 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1261' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 451 <SV = 450> <Delay = 2.50>
ST_451 : Operation 3464 [1/1] (0.00ns)   --->   "%bitcast_ln14_1277 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1260" [kernel_rope.cpp:14]   --->   Operation 3464 'bitcast' 'bitcast_ln14_1277' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 3465 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1277"   --->   Operation 3465 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_451 : Operation 3466 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1277" [kernel_rope.cpp:14]   --->   Operation 3466 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_451 : Operation 3467 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1261 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3467 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1261' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_451 : Operation 3468 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1262 = muxlogic i32 112"   --->   Operation 3468 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1262' <Predicate = true> <Delay = 1.35>
ST_451 : Operation 3469 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1262 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3469 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1262' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 452 <SV = 451> <Delay = 2.50>
ST_452 : Operation 3470 [1/1] (0.00ns)   --->   "%bitcast_ln14_1278 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1261" [kernel_rope.cpp:14]   --->   Operation 3470 'bitcast' 'bitcast_ln14_1278' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 3471 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1278"   --->   Operation 3471 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_452 : Operation 3472 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1278" [kernel_rope.cpp:14]   --->   Operation 3472 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_452 : Operation 3473 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1262 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3473 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1262' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_452 : Operation 3474 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1263 = muxlogic i32 112"   --->   Operation 3474 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1263' <Predicate = true> <Delay = 1.35>
ST_452 : Operation 3475 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1263 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3475 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1263' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 453 <SV = 452> <Delay = 2.50>
ST_453 : Operation 3476 [1/1] (0.00ns)   --->   "%bitcast_ln14_1279 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1262" [kernel_rope.cpp:14]   --->   Operation 3476 'bitcast' 'bitcast_ln14_1279' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 3477 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1279"   --->   Operation 3477 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_453 : Operation 3478 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1279" [kernel_rope.cpp:14]   --->   Operation 3478 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_453 : Operation 3479 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1263 = load i32 112" [kernel_rope.cpp:14]   --->   Operation 3479 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1263' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_453 : Operation 3480 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1264 = muxlogic i32 113"   --->   Operation 3480 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1264' <Predicate = true> <Delay = 1.35>
ST_453 : Operation 3481 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1264 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3481 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1264' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 454 <SV = 453> <Delay = 2.50>
ST_454 : Operation 3482 [1/1] (0.00ns)   --->   "%bitcast_ln14_1280 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1263" [kernel_rope.cpp:14]   --->   Operation 3482 'bitcast' 'bitcast_ln14_1280' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3483 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1280"   --->   Operation 3483 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_454 : Operation 3484 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1280" [kernel_rope.cpp:14]   --->   Operation 3484 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_454 : Operation 3485 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1264 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3485 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1264' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_454 : Operation 3486 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1265 = muxlogic i32 113"   --->   Operation 3486 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1265' <Predicate = true> <Delay = 1.35>
ST_454 : Operation 3487 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1265 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3487 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1265' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 455 <SV = 454> <Delay = 2.50>
ST_455 : Operation 3488 [1/1] (0.00ns)   --->   "%bitcast_ln14_1281 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1264" [kernel_rope.cpp:14]   --->   Operation 3488 'bitcast' 'bitcast_ln14_1281' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 3489 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1281"   --->   Operation 3489 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_455 : Operation 3490 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1281" [kernel_rope.cpp:14]   --->   Operation 3490 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_455 : Operation 3491 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1265 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3491 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1265' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_455 : Operation 3492 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1266 = muxlogic i32 113"   --->   Operation 3492 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1266' <Predicate = true> <Delay = 1.35>
ST_455 : Operation 3493 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1266 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3493 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1266' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 456 <SV = 455> <Delay = 2.50>
ST_456 : Operation 3494 [1/1] (0.00ns)   --->   "%bitcast_ln14_1282 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1265" [kernel_rope.cpp:14]   --->   Operation 3494 'bitcast' 'bitcast_ln14_1282' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 3495 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1282"   --->   Operation 3495 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_456 : Operation 3496 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1282" [kernel_rope.cpp:14]   --->   Operation 3496 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_456 : Operation 3497 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1266 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3497 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1266' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_456 : Operation 3498 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1267 = muxlogic i32 113"   --->   Operation 3498 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1267' <Predicate = true> <Delay = 1.35>
ST_456 : Operation 3499 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1267 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3499 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1267' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 457 <SV = 456> <Delay = 2.50>
ST_457 : Operation 3500 [1/1] (0.00ns)   --->   "%bitcast_ln14_1283 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1266" [kernel_rope.cpp:14]   --->   Operation 3500 'bitcast' 'bitcast_ln14_1283' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 3501 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1283"   --->   Operation 3501 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_457 : Operation 3502 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1283" [kernel_rope.cpp:14]   --->   Operation 3502 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_457 : Operation 3503 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1267 = load i32 113" [kernel_rope.cpp:14]   --->   Operation 3503 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1267' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_457 : Operation 3504 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1268 = muxlogic i32 114"   --->   Operation 3504 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1268' <Predicate = true> <Delay = 1.35>
ST_457 : Operation 3505 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1268 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3505 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1268' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 458 <SV = 457> <Delay = 2.50>
ST_458 : Operation 3506 [1/1] (0.00ns)   --->   "%bitcast_ln14_1284 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1267" [kernel_rope.cpp:14]   --->   Operation 3506 'bitcast' 'bitcast_ln14_1284' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 3507 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1284"   --->   Operation 3507 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_458 : Operation 3508 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1284" [kernel_rope.cpp:14]   --->   Operation 3508 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_458 : Operation 3509 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1268 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3509 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1268' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_458 : Operation 3510 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1269 = muxlogic i32 114"   --->   Operation 3510 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1269' <Predicate = true> <Delay = 1.35>
ST_458 : Operation 3511 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1269 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3511 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1269' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 459 <SV = 458> <Delay = 2.50>
ST_459 : Operation 3512 [1/1] (0.00ns)   --->   "%bitcast_ln14_1285 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1268" [kernel_rope.cpp:14]   --->   Operation 3512 'bitcast' 'bitcast_ln14_1285' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 3513 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1285"   --->   Operation 3513 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_459 : Operation 3514 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1285" [kernel_rope.cpp:14]   --->   Operation 3514 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_459 : Operation 3515 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1269 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3515 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1269' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_459 : Operation 3516 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1270 = muxlogic i32 114"   --->   Operation 3516 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1270' <Predicate = true> <Delay = 1.35>
ST_459 : Operation 3517 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1270 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3517 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1270' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 460 <SV = 459> <Delay = 2.50>
ST_460 : Operation 3518 [1/1] (0.00ns)   --->   "%bitcast_ln14_1286 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1269" [kernel_rope.cpp:14]   --->   Operation 3518 'bitcast' 'bitcast_ln14_1286' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 3519 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1286"   --->   Operation 3519 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_460 : Operation 3520 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1286" [kernel_rope.cpp:14]   --->   Operation 3520 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_460 : Operation 3521 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1270 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3521 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1270' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_460 : Operation 3522 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1271 = muxlogic i32 114"   --->   Operation 3522 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1271' <Predicate = true> <Delay = 1.35>
ST_460 : Operation 3523 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1271 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3523 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 461 <SV = 460> <Delay = 2.50>
ST_461 : Operation 3524 [1/1] (0.00ns)   --->   "%bitcast_ln14_1287 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1270" [kernel_rope.cpp:14]   --->   Operation 3524 'bitcast' 'bitcast_ln14_1287' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 3525 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1287"   --->   Operation 3525 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_461 : Operation 3526 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1287" [kernel_rope.cpp:14]   --->   Operation 3526 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_461 : Operation 3527 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1271 = load i32 114" [kernel_rope.cpp:14]   --->   Operation 3527 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1271' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_461 : Operation 3528 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1272 = muxlogic i32 115"   --->   Operation 3528 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1272' <Predicate = true> <Delay = 1.35>
ST_461 : Operation 3529 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1272 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3529 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1272' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 462 <SV = 461> <Delay = 2.50>
ST_462 : Operation 3530 [1/1] (0.00ns)   --->   "%bitcast_ln14_1288 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1271" [kernel_rope.cpp:14]   --->   Operation 3530 'bitcast' 'bitcast_ln14_1288' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 3531 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1288"   --->   Operation 3531 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_462 : Operation 3532 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1288" [kernel_rope.cpp:14]   --->   Operation 3532 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_462 : Operation 3533 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1272 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3533 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1272' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_462 : Operation 3534 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1273 = muxlogic i32 115"   --->   Operation 3534 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1273' <Predicate = true> <Delay = 1.35>
ST_462 : Operation 3535 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1273 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3535 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1273' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 463 <SV = 462> <Delay = 2.50>
ST_463 : Operation 3536 [1/1] (0.00ns)   --->   "%bitcast_ln14_1289 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1272" [kernel_rope.cpp:14]   --->   Operation 3536 'bitcast' 'bitcast_ln14_1289' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 3537 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1289"   --->   Operation 3537 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_463 : Operation 3538 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1289" [kernel_rope.cpp:14]   --->   Operation 3538 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_463 : Operation 3539 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1273 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3539 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1273' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_463 : Operation 3540 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1274 = muxlogic i32 115"   --->   Operation 3540 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1274' <Predicate = true> <Delay = 1.35>
ST_463 : Operation 3541 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1274 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3541 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1274' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 464 <SV = 463> <Delay = 2.50>
ST_464 : Operation 3542 [1/1] (0.00ns)   --->   "%bitcast_ln14_1290 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1273" [kernel_rope.cpp:14]   --->   Operation 3542 'bitcast' 'bitcast_ln14_1290' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 3543 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1290"   --->   Operation 3543 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_464 : Operation 3544 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1290" [kernel_rope.cpp:14]   --->   Operation 3544 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_464 : Operation 3545 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1274 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3545 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1274' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_464 : Operation 3546 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1275 = muxlogic i32 115"   --->   Operation 3546 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1275' <Predicate = true> <Delay = 1.35>
ST_464 : Operation 3547 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1275 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3547 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1275' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 465 <SV = 464> <Delay = 2.50>
ST_465 : Operation 3548 [1/1] (0.00ns)   --->   "%bitcast_ln14_1291 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1274" [kernel_rope.cpp:14]   --->   Operation 3548 'bitcast' 'bitcast_ln14_1291' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 3549 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1291"   --->   Operation 3549 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_465 : Operation 3550 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1291" [kernel_rope.cpp:14]   --->   Operation 3550 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_465 : Operation 3551 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1275 = load i32 115" [kernel_rope.cpp:14]   --->   Operation 3551 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1275' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_465 : Operation 3552 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1276 = muxlogic i32 116"   --->   Operation 3552 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1276' <Predicate = true> <Delay = 1.35>
ST_465 : Operation 3553 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1276 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3553 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1276' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 466 <SV = 465> <Delay = 2.50>
ST_466 : Operation 3554 [1/1] (0.00ns)   --->   "%bitcast_ln14_1292 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1275" [kernel_rope.cpp:14]   --->   Operation 3554 'bitcast' 'bitcast_ln14_1292' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 3555 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1292"   --->   Operation 3555 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_466 : Operation 3556 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1292" [kernel_rope.cpp:14]   --->   Operation 3556 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_466 : Operation 3557 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1276 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3557 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1276' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_466 : Operation 3558 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1277 = muxlogic i32 116"   --->   Operation 3558 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1277' <Predicate = true> <Delay = 1.35>
ST_466 : Operation 3559 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1277 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3559 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1277' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 467 <SV = 466> <Delay = 2.50>
ST_467 : Operation 3560 [1/1] (0.00ns)   --->   "%bitcast_ln14_1293 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1276" [kernel_rope.cpp:14]   --->   Operation 3560 'bitcast' 'bitcast_ln14_1293' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 3561 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1293"   --->   Operation 3561 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_467 : Operation 3562 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1293" [kernel_rope.cpp:14]   --->   Operation 3562 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_467 : Operation 3563 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1277 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3563 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1277' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_467 : Operation 3564 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1278 = muxlogic i32 116"   --->   Operation 3564 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1278' <Predicate = true> <Delay = 1.35>
ST_467 : Operation 3565 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1278 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3565 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1278' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 468 <SV = 467> <Delay = 2.50>
ST_468 : Operation 3566 [1/1] (0.00ns)   --->   "%bitcast_ln14_1294 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1277" [kernel_rope.cpp:14]   --->   Operation 3566 'bitcast' 'bitcast_ln14_1294' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 3567 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1294"   --->   Operation 3567 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_468 : Operation 3568 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1294" [kernel_rope.cpp:14]   --->   Operation 3568 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_468 : Operation 3569 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1278 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3569 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1278' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_468 : Operation 3570 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1279 = muxlogic i32 116"   --->   Operation 3570 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1279' <Predicate = true> <Delay = 1.35>
ST_468 : Operation 3571 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1279 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3571 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1279' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 469 <SV = 468> <Delay = 2.50>
ST_469 : Operation 3572 [1/1] (0.00ns)   --->   "%bitcast_ln14_1295 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1278" [kernel_rope.cpp:14]   --->   Operation 3572 'bitcast' 'bitcast_ln14_1295' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 3573 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1295"   --->   Operation 3573 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_469 : Operation 3574 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1295" [kernel_rope.cpp:14]   --->   Operation 3574 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_469 : Operation 3575 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1279 = load i32 116" [kernel_rope.cpp:14]   --->   Operation 3575 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1279' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_469 : Operation 3576 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1280 = muxlogic i32 117"   --->   Operation 3576 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1280' <Predicate = true> <Delay = 1.35>
ST_469 : Operation 3577 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1280 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3577 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1280' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 470 <SV = 469> <Delay = 2.50>
ST_470 : Operation 3578 [1/1] (0.00ns)   --->   "%bitcast_ln14_1296 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1279" [kernel_rope.cpp:14]   --->   Operation 3578 'bitcast' 'bitcast_ln14_1296' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 3579 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1296"   --->   Operation 3579 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_470 : Operation 3580 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1296" [kernel_rope.cpp:14]   --->   Operation 3580 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_470 : Operation 3581 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1280 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3581 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1280' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_470 : Operation 3582 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1281 = muxlogic i32 117"   --->   Operation 3582 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1281' <Predicate = true> <Delay = 1.35>
ST_470 : Operation 3583 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1281 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3583 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1281' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 471 <SV = 470> <Delay = 2.50>
ST_471 : Operation 3584 [1/1] (0.00ns)   --->   "%bitcast_ln14_1297 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1280" [kernel_rope.cpp:14]   --->   Operation 3584 'bitcast' 'bitcast_ln14_1297' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 3585 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1297"   --->   Operation 3585 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_471 : Operation 3586 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1297" [kernel_rope.cpp:14]   --->   Operation 3586 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_471 : Operation 3587 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1281 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3587 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1281' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_471 : Operation 3588 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1282 = muxlogic i32 117"   --->   Operation 3588 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1282' <Predicate = true> <Delay = 1.35>
ST_471 : Operation 3589 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1282 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3589 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1282' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 472 <SV = 471> <Delay = 2.50>
ST_472 : Operation 3590 [1/1] (0.00ns)   --->   "%bitcast_ln14_1298 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1281" [kernel_rope.cpp:14]   --->   Operation 3590 'bitcast' 'bitcast_ln14_1298' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 3591 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1298"   --->   Operation 3591 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_472 : Operation 3592 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1298" [kernel_rope.cpp:14]   --->   Operation 3592 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_472 : Operation 3593 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1282 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3593 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1282' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_472 : Operation 3594 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1283 = muxlogic i32 117"   --->   Operation 3594 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1283' <Predicate = true> <Delay = 1.35>
ST_472 : Operation 3595 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1283 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3595 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1283' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 473 <SV = 472> <Delay = 2.50>
ST_473 : Operation 3596 [1/1] (0.00ns)   --->   "%bitcast_ln14_1299 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1282" [kernel_rope.cpp:14]   --->   Operation 3596 'bitcast' 'bitcast_ln14_1299' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 3597 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1299"   --->   Operation 3597 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_473 : Operation 3598 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1299" [kernel_rope.cpp:14]   --->   Operation 3598 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_473 : Operation 3599 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1283 = load i32 117" [kernel_rope.cpp:14]   --->   Operation 3599 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1283' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_473 : Operation 3600 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1284 = muxlogic i32 118"   --->   Operation 3600 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1284' <Predicate = true> <Delay = 1.35>
ST_473 : Operation 3601 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1284 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3601 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1284' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 474 <SV = 473> <Delay = 2.50>
ST_474 : Operation 3602 [1/1] (0.00ns)   --->   "%bitcast_ln14_1300 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1283" [kernel_rope.cpp:14]   --->   Operation 3602 'bitcast' 'bitcast_ln14_1300' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 3603 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1300"   --->   Operation 3603 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_474 : Operation 3604 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1300" [kernel_rope.cpp:14]   --->   Operation 3604 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_474 : Operation 3605 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1284 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3605 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1284' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_474 : Operation 3606 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1285 = muxlogic i32 118"   --->   Operation 3606 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1285' <Predicate = true> <Delay = 1.35>
ST_474 : Operation 3607 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1285 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3607 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1285' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 475 <SV = 474> <Delay = 2.50>
ST_475 : Operation 3608 [1/1] (0.00ns)   --->   "%bitcast_ln14_1301 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1284" [kernel_rope.cpp:14]   --->   Operation 3608 'bitcast' 'bitcast_ln14_1301' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 3609 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1301"   --->   Operation 3609 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_475 : Operation 3610 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1301" [kernel_rope.cpp:14]   --->   Operation 3610 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_475 : Operation 3611 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1285 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3611 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1285' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_475 : Operation 3612 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1286 = muxlogic i32 118"   --->   Operation 3612 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1286' <Predicate = true> <Delay = 1.35>
ST_475 : Operation 3613 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1286 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3613 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1286' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 476 <SV = 475> <Delay = 2.50>
ST_476 : Operation 3614 [1/1] (0.00ns)   --->   "%bitcast_ln14_1302 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1285" [kernel_rope.cpp:14]   --->   Operation 3614 'bitcast' 'bitcast_ln14_1302' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 3615 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1302"   --->   Operation 3615 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_476 : Operation 3616 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1302" [kernel_rope.cpp:14]   --->   Operation 3616 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_476 : Operation 3617 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1286 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3617 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1286' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_476 : Operation 3618 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1287 = muxlogic i32 118"   --->   Operation 3618 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1287' <Predicate = true> <Delay = 1.35>
ST_476 : Operation 3619 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1287 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3619 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1287' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 477 <SV = 476> <Delay = 2.50>
ST_477 : Operation 3620 [1/1] (0.00ns)   --->   "%bitcast_ln14_1303 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1286" [kernel_rope.cpp:14]   --->   Operation 3620 'bitcast' 'bitcast_ln14_1303' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 3621 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1303"   --->   Operation 3621 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_477 : Operation 3622 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1303" [kernel_rope.cpp:14]   --->   Operation 3622 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_477 : Operation 3623 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1287 = load i32 118" [kernel_rope.cpp:14]   --->   Operation 3623 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1287' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_477 : Operation 3624 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1288 = muxlogic i32 119"   --->   Operation 3624 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1288' <Predicate = true> <Delay = 1.35>
ST_477 : Operation 3625 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1288 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3625 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1288' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 478 <SV = 477> <Delay = 2.50>
ST_478 : Operation 3626 [1/1] (0.00ns)   --->   "%bitcast_ln14_1304 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1287" [kernel_rope.cpp:14]   --->   Operation 3626 'bitcast' 'bitcast_ln14_1304' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3627 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1304"   --->   Operation 3627 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_478 : Operation 3628 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1304" [kernel_rope.cpp:14]   --->   Operation 3628 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_478 : Operation 3629 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1288 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3629 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1288' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_478 : Operation 3630 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1289 = muxlogic i32 119"   --->   Operation 3630 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1289' <Predicate = true> <Delay = 1.35>
ST_478 : Operation 3631 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1289 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3631 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1289' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 479 <SV = 478> <Delay = 2.50>
ST_479 : Operation 3632 [1/1] (0.00ns)   --->   "%bitcast_ln14_1305 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1288" [kernel_rope.cpp:14]   --->   Operation 3632 'bitcast' 'bitcast_ln14_1305' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 3633 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1305"   --->   Operation 3633 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_479 : Operation 3634 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1305" [kernel_rope.cpp:14]   --->   Operation 3634 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_479 : Operation 3635 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1289 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3635 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1289' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_479 : Operation 3636 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1290 = muxlogic i32 119"   --->   Operation 3636 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1290' <Predicate = true> <Delay = 1.35>
ST_479 : Operation 3637 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1290 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3637 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1290' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 480 <SV = 479> <Delay = 2.50>
ST_480 : Operation 3638 [1/1] (0.00ns)   --->   "%bitcast_ln14_1306 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1289" [kernel_rope.cpp:14]   --->   Operation 3638 'bitcast' 'bitcast_ln14_1306' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 3639 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1306"   --->   Operation 3639 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_480 : Operation 3640 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1306" [kernel_rope.cpp:14]   --->   Operation 3640 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_480 : Operation 3641 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1290 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3641 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1290' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_480 : Operation 3642 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1291 = muxlogic i32 119"   --->   Operation 3642 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1291' <Predicate = true> <Delay = 1.35>
ST_480 : Operation 3643 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1291 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3643 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1291' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 481 <SV = 480> <Delay = 2.50>
ST_481 : Operation 3644 [1/1] (0.00ns)   --->   "%bitcast_ln14_1307 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1290" [kernel_rope.cpp:14]   --->   Operation 3644 'bitcast' 'bitcast_ln14_1307' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 3645 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1307"   --->   Operation 3645 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_481 : Operation 3646 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1307" [kernel_rope.cpp:14]   --->   Operation 3646 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_481 : Operation 3647 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1291 = load i32 119" [kernel_rope.cpp:14]   --->   Operation 3647 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1291' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_481 : Operation 3648 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1292 = muxlogic i32 120"   --->   Operation 3648 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1292' <Predicate = true> <Delay = 1.35>
ST_481 : Operation 3649 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1292 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3649 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1292' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 482 <SV = 481> <Delay = 2.50>
ST_482 : Operation 3650 [1/1] (0.00ns)   --->   "%bitcast_ln14_1308 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1291" [kernel_rope.cpp:14]   --->   Operation 3650 'bitcast' 'bitcast_ln14_1308' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 3651 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1308"   --->   Operation 3651 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_482 : Operation 3652 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1308" [kernel_rope.cpp:14]   --->   Operation 3652 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_482 : Operation 3653 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1292 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3653 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1292' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_482 : Operation 3654 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1293 = muxlogic i32 120"   --->   Operation 3654 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1293' <Predicate = true> <Delay = 1.35>
ST_482 : Operation 3655 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1293 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3655 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1293' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 483 <SV = 482> <Delay = 2.50>
ST_483 : Operation 3656 [1/1] (0.00ns)   --->   "%bitcast_ln14_1309 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1292" [kernel_rope.cpp:14]   --->   Operation 3656 'bitcast' 'bitcast_ln14_1309' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 3657 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1309"   --->   Operation 3657 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_483 : Operation 3658 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1309" [kernel_rope.cpp:14]   --->   Operation 3658 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_483 : Operation 3659 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1293 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3659 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1293' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_483 : Operation 3660 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1294 = muxlogic i32 120"   --->   Operation 3660 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1294' <Predicate = true> <Delay = 1.35>
ST_483 : Operation 3661 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1294 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3661 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1294' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 484 <SV = 483> <Delay = 2.50>
ST_484 : Operation 3662 [1/1] (0.00ns)   --->   "%bitcast_ln14_1310 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1293" [kernel_rope.cpp:14]   --->   Operation 3662 'bitcast' 'bitcast_ln14_1310' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 3663 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1310"   --->   Operation 3663 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_484 : Operation 3664 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1310" [kernel_rope.cpp:14]   --->   Operation 3664 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_484 : Operation 3665 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1294 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3665 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1294' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_484 : Operation 3666 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1295 = muxlogic i32 120"   --->   Operation 3666 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1295' <Predicate = true> <Delay = 1.35>
ST_484 : Operation 3667 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1295 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3667 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1295' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 485 <SV = 484> <Delay = 2.50>
ST_485 : Operation 3668 [1/1] (0.00ns)   --->   "%bitcast_ln14_1311 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1294" [kernel_rope.cpp:14]   --->   Operation 3668 'bitcast' 'bitcast_ln14_1311' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 3669 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1311"   --->   Operation 3669 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_485 : Operation 3670 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1311" [kernel_rope.cpp:14]   --->   Operation 3670 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_485 : Operation 3671 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1295 = load i32 120" [kernel_rope.cpp:14]   --->   Operation 3671 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1295' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_485 : Operation 3672 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1296 = muxlogic i32 121"   --->   Operation 3672 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1296' <Predicate = true> <Delay = 1.35>
ST_485 : Operation 3673 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1296 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3673 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1296' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 486 <SV = 485> <Delay = 2.50>
ST_486 : Operation 3674 [1/1] (0.00ns)   --->   "%bitcast_ln14_1312 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1295" [kernel_rope.cpp:14]   --->   Operation 3674 'bitcast' 'bitcast_ln14_1312' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 3675 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1312"   --->   Operation 3675 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_486 : Operation 3676 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1312" [kernel_rope.cpp:14]   --->   Operation 3676 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_486 : Operation 3677 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1296 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3677 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1296' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_486 : Operation 3678 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1297 = muxlogic i32 121"   --->   Operation 3678 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1297' <Predicate = true> <Delay = 1.35>
ST_486 : Operation 3679 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1297 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3679 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1297' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 487 <SV = 486> <Delay = 2.50>
ST_487 : Operation 3680 [1/1] (0.00ns)   --->   "%bitcast_ln14_1313 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1296" [kernel_rope.cpp:14]   --->   Operation 3680 'bitcast' 'bitcast_ln14_1313' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 3681 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1313"   --->   Operation 3681 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_487 : Operation 3682 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1313" [kernel_rope.cpp:14]   --->   Operation 3682 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_487 : Operation 3683 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1297 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3683 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1297' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_487 : Operation 3684 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1298 = muxlogic i32 121"   --->   Operation 3684 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1298' <Predicate = true> <Delay = 1.35>
ST_487 : Operation 3685 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1298 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3685 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1298' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 488 <SV = 487> <Delay = 2.50>
ST_488 : Operation 3686 [1/1] (0.00ns)   --->   "%bitcast_ln14_1314 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1297" [kernel_rope.cpp:14]   --->   Operation 3686 'bitcast' 'bitcast_ln14_1314' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 3687 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1314"   --->   Operation 3687 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_488 : Operation 3688 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1314" [kernel_rope.cpp:14]   --->   Operation 3688 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_488 : Operation 3689 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1298 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3689 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1298' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_488 : Operation 3690 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1299 = muxlogic i32 121"   --->   Operation 3690 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1299' <Predicate = true> <Delay = 1.35>
ST_488 : Operation 3691 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1299 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3691 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1299' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 489 <SV = 488> <Delay = 2.50>
ST_489 : Operation 3692 [1/1] (0.00ns)   --->   "%bitcast_ln14_1315 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1298" [kernel_rope.cpp:14]   --->   Operation 3692 'bitcast' 'bitcast_ln14_1315' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 3693 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1315"   --->   Operation 3693 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_489 : Operation 3694 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1315" [kernel_rope.cpp:14]   --->   Operation 3694 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_489 : Operation 3695 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1299 = load i32 121" [kernel_rope.cpp:14]   --->   Operation 3695 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1299' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_489 : Operation 3696 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1300 = muxlogic i32 122"   --->   Operation 3696 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1300' <Predicate = true> <Delay = 1.35>
ST_489 : Operation 3697 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1300 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3697 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1300' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 490 <SV = 489> <Delay = 2.50>
ST_490 : Operation 3698 [1/1] (0.00ns)   --->   "%bitcast_ln14_1316 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1299" [kernel_rope.cpp:14]   --->   Operation 3698 'bitcast' 'bitcast_ln14_1316' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 3699 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1316"   --->   Operation 3699 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_490 : Operation 3700 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1316" [kernel_rope.cpp:14]   --->   Operation 3700 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_490 : Operation 3701 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1300 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3701 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1300' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_490 : Operation 3702 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1301 = muxlogic i32 122"   --->   Operation 3702 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1301' <Predicate = true> <Delay = 1.35>
ST_490 : Operation 3703 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1301 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3703 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1301' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 491 <SV = 490> <Delay = 2.50>
ST_491 : Operation 3704 [1/1] (0.00ns)   --->   "%bitcast_ln14_1317 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1300" [kernel_rope.cpp:14]   --->   Operation 3704 'bitcast' 'bitcast_ln14_1317' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 3705 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1317"   --->   Operation 3705 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_491 : Operation 3706 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1317" [kernel_rope.cpp:14]   --->   Operation 3706 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_491 : Operation 3707 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1301 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3707 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1301' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_491 : Operation 3708 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1302 = muxlogic i32 122"   --->   Operation 3708 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1302' <Predicate = true> <Delay = 1.35>
ST_491 : Operation 3709 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1302 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3709 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1302' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 492 <SV = 491> <Delay = 2.50>
ST_492 : Operation 3710 [1/1] (0.00ns)   --->   "%bitcast_ln14_1318 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1301" [kernel_rope.cpp:14]   --->   Operation 3710 'bitcast' 'bitcast_ln14_1318' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 3711 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1318"   --->   Operation 3711 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_492 : Operation 3712 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1318" [kernel_rope.cpp:14]   --->   Operation 3712 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_492 : Operation 3713 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1302 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3713 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1302' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_492 : Operation 3714 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1303 = muxlogic i32 122"   --->   Operation 3714 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1303' <Predicate = true> <Delay = 1.35>
ST_492 : Operation 3715 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1303 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3715 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1303' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 493 <SV = 492> <Delay = 2.50>
ST_493 : Operation 3716 [1/1] (0.00ns)   --->   "%bitcast_ln14_1319 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1302" [kernel_rope.cpp:14]   --->   Operation 3716 'bitcast' 'bitcast_ln14_1319' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 3717 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1319"   --->   Operation 3717 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_493 : Operation 3718 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1319" [kernel_rope.cpp:14]   --->   Operation 3718 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_493 : Operation 3719 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1303 = load i32 122" [kernel_rope.cpp:14]   --->   Operation 3719 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1303' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_493 : Operation 3720 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1304 = muxlogic i32 123"   --->   Operation 3720 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1304' <Predicate = true> <Delay = 1.35>
ST_493 : Operation 3721 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1304 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3721 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1304' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 494 <SV = 493> <Delay = 2.50>
ST_494 : Operation 3722 [1/1] (0.00ns)   --->   "%bitcast_ln14_1320 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1303" [kernel_rope.cpp:14]   --->   Operation 3722 'bitcast' 'bitcast_ln14_1320' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 3723 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1320"   --->   Operation 3723 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_494 : Operation 3724 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1320" [kernel_rope.cpp:14]   --->   Operation 3724 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_494 : Operation 3725 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1304 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3725 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1304' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_494 : Operation 3726 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1305 = muxlogic i32 123"   --->   Operation 3726 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1305' <Predicate = true> <Delay = 1.35>
ST_494 : Operation 3727 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1305 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3727 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1305' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 495 <SV = 494> <Delay = 2.50>
ST_495 : Operation 3728 [1/1] (0.00ns)   --->   "%bitcast_ln14_1321 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1304" [kernel_rope.cpp:14]   --->   Operation 3728 'bitcast' 'bitcast_ln14_1321' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 3729 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1321"   --->   Operation 3729 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_495 : Operation 3730 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1321" [kernel_rope.cpp:14]   --->   Operation 3730 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_495 : Operation 3731 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1305 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3731 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1305' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_495 : Operation 3732 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1306 = muxlogic i32 123"   --->   Operation 3732 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1306' <Predicate = true> <Delay = 1.35>
ST_495 : Operation 3733 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1306 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3733 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1306' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 496 <SV = 495> <Delay = 2.50>
ST_496 : Operation 3734 [1/1] (0.00ns)   --->   "%bitcast_ln14_1322 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1305" [kernel_rope.cpp:14]   --->   Operation 3734 'bitcast' 'bitcast_ln14_1322' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 3735 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1322"   --->   Operation 3735 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_496 : Operation 3736 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1322" [kernel_rope.cpp:14]   --->   Operation 3736 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_496 : Operation 3737 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1306 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3737 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1306' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_496 : Operation 3738 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1307 = muxlogic i32 123"   --->   Operation 3738 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1307' <Predicate = true> <Delay = 1.35>
ST_496 : Operation 3739 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1307 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3739 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1307' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 497 <SV = 496> <Delay = 2.50>
ST_497 : Operation 3740 [1/1] (0.00ns)   --->   "%bitcast_ln14_1323 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1306" [kernel_rope.cpp:14]   --->   Operation 3740 'bitcast' 'bitcast_ln14_1323' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 3741 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1323"   --->   Operation 3741 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_497 : Operation 3742 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1323" [kernel_rope.cpp:14]   --->   Operation 3742 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_497 : Operation 3743 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1307 = load i32 123" [kernel_rope.cpp:14]   --->   Operation 3743 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1307' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_497 : Operation 3744 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1308 = muxlogic i32 124"   --->   Operation 3744 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1308' <Predicate = true> <Delay = 1.35>
ST_497 : Operation 3745 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1308 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3745 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1308' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 498 <SV = 497> <Delay = 2.50>
ST_498 : Operation 3746 [1/1] (0.00ns)   --->   "%bitcast_ln14_1324 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1307" [kernel_rope.cpp:14]   --->   Operation 3746 'bitcast' 'bitcast_ln14_1324' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3747 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1324"   --->   Operation 3747 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_498 : Operation 3748 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1324" [kernel_rope.cpp:14]   --->   Operation 3748 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_498 : Operation 3749 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1308 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3749 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1308' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_498 : Operation 3750 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1309 = muxlogic i32 124"   --->   Operation 3750 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1309' <Predicate = true> <Delay = 1.35>
ST_498 : Operation 3751 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1309 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3751 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1309' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 499 <SV = 498> <Delay = 2.50>
ST_499 : Operation 3752 [1/1] (0.00ns)   --->   "%bitcast_ln14_1325 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1308" [kernel_rope.cpp:14]   --->   Operation 3752 'bitcast' 'bitcast_ln14_1325' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 3753 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1325"   --->   Operation 3753 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_499 : Operation 3754 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1325" [kernel_rope.cpp:14]   --->   Operation 3754 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_499 : Operation 3755 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1309 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3755 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1309' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_499 : Operation 3756 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1310 = muxlogic i32 124"   --->   Operation 3756 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1310' <Predicate = true> <Delay = 1.35>
ST_499 : Operation 3757 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1310 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3757 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1310' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 500 <SV = 499> <Delay = 2.50>
ST_500 : Operation 3758 [1/1] (0.00ns)   --->   "%bitcast_ln14_1326 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1309" [kernel_rope.cpp:14]   --->   Operation 3758 'bitcast' 'bitcast_ln14_1326' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 3759 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1326"   --->   Operation 3759 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_500 : Operation 3760 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1326" [kernel_rope.cpp:14]   --->   Operation 3760 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_500 : Operation 3761 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1310 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3761 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1310' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_500 : Operation 3762 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1311 = muxlogic i32 124"   --->   Operation 3762 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1311' <Predicate = true> <Delay = 1.35>
ST_500 : Operation 3763 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1311 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3763 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1311' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 501 <SV = 500> <Delay = 2.50>
ST_501 : Operation 3764 [1/1] (0.00ns)   --->   "%bitcast_ln14_1327 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1310" [kernel_rope.cpp:14]   --->   Operation 3764 'bitcast' 'bitcast_ln14_1327' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 3765 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1327"   --->   Operation 3765 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_501 : Operation 3766 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1327" [kernel_rope.cpp:14]   --->   Operation 3766 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_501 : Operation 3767 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1311 = load i32 124" [kernel_rope.cpp:14]   --->   Operation 3767 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1311' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_501 : Operation 3768 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1312 = muxlogic i32 125"   --->   Operation 3768 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1312' <Predicate = true> <Delay = 1.35>
ST_501 : Operation 3769 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1312 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3769 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1312' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 502 <SV = 501> <Delay = 2.50>
ST_502 : Operation 3770 [1/1] (0.00ns)   --->   "%bitcast_ln14_1328 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1311" [kernel_rope.cpp:14]   --->   Operation 3770 'bitcast' 'bitcast_ln14_1328' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 3771 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1328"   --->   Operation 3771 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_502 : Operation 3772 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1328" [kernel_rope.cpp:14]   --->   Operation 3772 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_502 : Operation 3773 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1312 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3773 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1312' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_502 : Operation 3774 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1313 = muxlogic i32 125"   --->   Operation 3774 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1313' <Predicate = true> <Delay = 1.35>
ST_502 : Operation 3775 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1313 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3775 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1313' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 503 <SV = 502> <Delay = 2.50>
ST_503 : Operation 3776 [1/1] (0.00ns)   --->   "%bitcast_ln14_1329 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1312" [kernel_rope.cpp:14]   --->   Operation 3776 'bitcast' 'bitcast_ln14_1329' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 3777 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1329"   --->   Operation 3777 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_503 : Operation 3778 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1329" [kernel_rope.cpp:14]   --->   Operation 3778 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_503 : Operation 3779 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1313 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3779 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1313' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_503 : Operation 3780 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1314 = muxlogic i32 125"   --->   Operation 3780 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1314' <Predicate = true> <Delay = 1.35>
ST_503 : Operation 3781 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1314 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3781 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1314' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 504 <SV = 503> <Delay = 2.50>
ST_504 : Operation 3782 [1/1] (0.00ns)   --->   "%bitcast_ln14_1330 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1313" [kernel_rope.cpp:14]   --->   Operation 3782 'bitcast' 'bitcast_ln14_1330' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 3783 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1330"   --->   Operation 3783 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_504 : Operation 3784 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1330" [kernel_rope.cpp:14]   --->   Operation 3784 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_504 : Operation 3785 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1314 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3785 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1314' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_504 : Operation 3786 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1315 = muxlogic i32 125"   --->   Operation 3786 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1315' <Predicate = true> <Delay = 1.35>
ST_504 : Operation 3787 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1315 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3787 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1315' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 505 <SV = 504> <Delay = 2.50>
ST_505 : Operation 3788 [1/1] (0.00ns)   --->   "%bitcast_ln14_1331 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1314" [kernel_rope.cpp:14]   --->   Operation 3788 'bitcast' 'bitcast_ln14_1331' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 3789 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1331"   --->   Operation 3789 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_505 : Operation 3790 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1331" [kernel_rope.cpp:14]   --->   Operation 3790 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_505 : Operation 3791 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1315 = load i32 125" [kernel_rope.cpp:14]   --->   Operation 3791 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1315' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_505 : Operation 3792 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1316 = muxlogic i32 126"   --->   Operation 3792 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1316' <Predicate = true> <Delay = 1.35>
ST_505 : Operation 3793 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1316 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3793 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1316' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 506 <SV = 505> <Delay = 2.50>
ST_506 : Operation 3794 [1/1] (0.00ns)   --->   "%bitcast_ln14_1332 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1315" [kernel_rope.cpp:14]   --->   Operation 3794 'bitcast' 'bitcast_ln14_1332' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 3795 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1332"   --->   Operation 3795 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_506 : Operation 3796 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1332" [kernel_rope.cpp:14]   --->   Operation 3796 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_506 : Operation 3797 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1316 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3797 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1316' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_506 : Operation 3798 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1317 = muxlogic i32 126"   --->   Operation 3798 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1317' <Predicate = true> <Delay = 1.35>
ST_506 : Operation 3799 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1317 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3799 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1317' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 507 <SV = 506> <Delay = 2.50>
ST_507 : Operation 3800 [1/1] (0.00ns)   --->   "%bitcast_ln14_1333 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1316" [kernel_rope.cpp:14]   --->   Operation 3800 'bitcast' 'bitcast_ln14_1333' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 3801 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1333"   --->   Operation 3801 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_507 : Operation 3802 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1333" [kernel_rope.cpp:14]   --->   Operation 3802 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_507 : Operation 3803 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1317 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3803 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1317' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_507 : Operation 3804 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1318 = muxlogic i32 126"   --->   Operation 3804 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1318' <Predicate = true> <Delay = 1.35>
ST_507 : Operation 3805 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1318 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3805 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1318' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 508 <SV = 507> <Delay = 2.50>
ST_508 : Operation 3806 [1/1] (0.00ns)   --->   "%bitcast_ln14_1334 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1317" [kernel_rope.cpp:14]   --->   Operation 3806 'bitcast' 'bitcast_ln14_1334' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 3807 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1334"   --->   Operation 3807 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_508 : Operation 3808 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1334" [kernel_rope.cpp:14]   --->   Operation 3808 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_508 : Operation 3809 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1318 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3809 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1318' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_508 : Operation 3810 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1319 = muxlogic i32 126"   --->   Operation 3810 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1319' <Predicate = true> <Delay = 1.35>
ST_508 : Operation 3811 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1319 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3811 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1319' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 509 <SV = 508> <Delay = 2.50>
ST_509 : Operation 3812 [1/1] (0.00ns)   --->   "%bitcast_ln14_1335 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1318" [kernel_rope.cpp:14]   --->   Operation 3812 'bitcast' 'bitcast_ln14_1335' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 3813 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1335"   --->   Operation 3813 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_509 : Operation 3814 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1335" [kernel_rope.cpp:14]   --->   Operation 3814 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_509 : Operation 3815 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1319 = load i32 126" [kernel_rope.cpp:14]   --->   Operation 3815 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1319' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_509 : Operation 3816 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1320 = muxlogic i32 127"   --->   Operation 3816 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1320' <Predicate = true> <Delay = 1.35>
ST_509 : Operation 3817 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1320 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3817 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1320' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 510 <SV = 509> <Delay = 2.50>
ST_510 : Operation 3818 [1/1] (0.00ns)   --->   "%bitcast_ln14_1336 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1319" [kernel_rope.cpp:14]   --->   Operation 3818 'bitcast' 'bitcast_ln14_1336' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 3819 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1336"   --->   Operation 3819 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_510 : Operation 3820 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1336" [kernel_rope.cpp:14]   --->   Operation 3820 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_510 : Operation 3821 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1320 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3821 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1320' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_510 : Operation 3822 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1321 = muxlogic i32 127"   --->   Operation 3822 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1321' <Predicate = true> <Delay = 1.35>
ST_510 : Operation 3823 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1321 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3823 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1321' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 511 <SV = 510> <Delay = 2.50>
ST_511 : Operation 3824 [1/1] (0.00ns)   --->   "%bitcast_ln14_1337 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1320" [kernel_rope.cpp:14]   --->   Operation 3824 'bitcast' 'bitcast_ln14_1337' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 3825 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1337"   --->   Operation 3825 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_511 : Operation 3826 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1337" [kernel_rope.cpp:14]   --->   Operation 3826 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_511 : Operation 3827 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1321 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3827 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1321' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_511 : Operation 3828 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1322 = muxlogic i32 127"   --->   Operation 3828 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1322' <Predicate = true> <Delay = 1.35>
ST_511 : Operation 3829 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1322 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3829 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1322' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 512 <SV = 511> <Delay = 2.50>
ST_512 : Operation 3830 [1/1] (0.00ns)   --->   "%bitcast_ln14_1338 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1321" [kernel_rope.cpp:14]   --->   Operation 3830 'bitcast' 'bitcast_ln14_1338' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 3831 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1338"   --->   Operation 3831 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_512 : Operation 3832 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1338" [kernel_rope.cpp:14]   --->   Operation 3832 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_512 : Operation 3833 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1322 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3833 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1322' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_512 : Operation 3834 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1323 = muxlogic i32 127"   --->   Operation 3834 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1323' <Predicate = true> <Delay = 1.35>
ST_512 : Operation 3835 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1323 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3835 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1323' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 513 <SV = 512> <Delay = 2.50>
ST_513 : Operation 3836 [1/1] (0.00ns)   --->   "%bitcast_ln14_1339 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1322" [kernel_rope.cpp:14]   --->   Operation 3836 'bitcast' 'bitcast_ln14_1339' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 3837 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1339"   --->   Operation 3837 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_513 : Operation 3838 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1339" [kernel_rope.cpp:14]   --->   Operation 3838 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_513 : Operation 3839 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1323 = load i32 127" [kernel_rope.cpp:14]   --->   Operation 3839 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1323' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_513 : Operation 3840 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1324 = muxlogic i32 128"   --->   Operation 3840 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1324' <Predicate = true> <Delay = 1.35>
ST_513 : Operation 3841 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1324 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3841 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 514 <SV = 513> <Delay = 2.50>
ST_514 : Operation 3842 [1/1] (0.00ns)   --->   "%bitcast_ln14_1340 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1323" [kernel_rope.cpp:14]   --->   Operation 3842 'bitcast' 'bitcast_ln14_1340' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 3843 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1340"   --->   Operation 3843 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_514 : Operation 3844 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1340" [kernel_rope.cpp:14]   --->   Operation 3844 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_514 : Operation 3845 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1324 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3845 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1324' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_514 : Operation 3846 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1325 = muxlogic i32 128"   --->   Operation 3846 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1325' <Predicate = true> <Delay = 1.35>
ST_514 : Operation 3847 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1325 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3847 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1325' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 515 <SV = 514> <Delay = 2.50>
ST_515 : Operation 3848 [1/1] (0.00ns)   --->   "%bitcast_ln14_1341 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1324" [kernel_rope.cpp:14]   --->   Operation 3848 'bitcast' 'bitcast_ln14_1341' <Predicate = true> <Delay = 0.00>
ST_515 : Operation 3849 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1341"   --->   Operation 3849 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_515 : Operation 3850 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1341" [kernel_rope.cpp:14]   --->   Operation 3850 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_515 : Operation 3851 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1325 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3851 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1325' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_515 : Operation 3852 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1326 = muxlogic i32 128"   --->   Operation 3852 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1326' <Predicate = true> <Delay = 1.35>
ST_515 : Operation 3853 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1326 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3853 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1326' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 516 <SV = 515> <Delay = 2.50>
ST_516 : Operation 3854 [1/1] (0.00ns)   --->   "%bitcast_ln14_1342 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1325" [kernel_rope.cpp:14]   --->   Operation 3854 'bitcast' 'bitcast_ln14_1342' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 3855 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1342"   --->   Operation 3855 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_516 : Operation 3856 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1342" [kernel_rope.cpp:14]   --->   Operation 3856 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_516 : Operation 3857 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1326 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3857 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1326' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_516 : Operation 3858 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1327 = muxlogic i32 128"   --->   Operation 3858 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1327' <Predicate = true> <Delay = 1.35>
ST_516 : Operation 3859 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1327 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3859 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1327' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 517 <SV = 516> <Delay = 2.50>
ST_517 : Operation 3860 [1/1] (0.00ns)   --->   "%bitcast_ln14_1343 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1326" [kernel_rope.cpp:14]   --->   Operation 3860 'bitcast' 'bitcast_ln14_1343' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 3861 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1343"   --->   Operation 3861 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_517 : Operation 3862 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1343" [kernel_rope.cpp:14]   --->   Operation 3862 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_517 : Operation 3863 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1327 = load i32 128" [kernel_rope.cpp:14]   --->   Operation 3863 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1327' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_517 : Operation 3864 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1328 = muxlogic i32 129"   --->   Operation 3864 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1328' <Predicate = true> <Delay = 1.35>
ST_517 : Operation 3865 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1328 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3865 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1328' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 518 <SV = 517> <Delay = 2.50>
ST_518 : Operation 3866 [1/1] (0.00ns)   --->   "%bitcast_ln14_1344 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1327" [kernel_rope.cpp:14]   --->   Operation 3866 'bitcast' 'bitcast_ln14_1344' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 3867 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1344"   --->   Operation 3867 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_518 : Operation 3868 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1344" [kernel_rope.cpp:14]   --->   Operation 3868 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_518 : Operation 3869 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1328 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3869 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1328' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_518 : Operation 3870 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1329 = muxlogic i32 129"   --->   Operation 3870 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1329' <Predicate = true> <Delay = 1.35>
ST_518 : Operation 3871 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1329 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3871 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1329' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 519 <SV = 518> <Delay = 2.50>
ST_519 : Operation 3872 [1/1] (0.00ns)   --->   "%bitcast_ln14_1345 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1328" [kernel_rope.cpp:14]   --->   Operation 3872 'bitcast' 'bitcast_ln14_1345' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3873 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1345"   --->   Operation 3873 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_519 : Operation 3874 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1345" [kernel_rope.cpp:14]   --->   Operation 3874 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_519 : Operation 3875 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1329 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3875 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1329' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_519 : Operation 3876 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1330 = muxlogic i32 129"   --->   Operation 3876 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1330' <Predicate = true> <Delay = 1.35>
ST_519 : Operation 3877 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1330 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3877 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1330' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 520 <SV = 519> <Delay = 2.50>
ST_520 : Operation 3878 [1/1] (0.00ns)   --->   "%bitcast_ln14_1346 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1329" [kernel_rope.cpp:14]   --->   Operation 3878 'bitcast' 'bitcast_ln14_1346' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 3879 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1346"   --->   Operation 3879 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_520 : Operation 3880 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1346" [kernel_rope.cpp:14]   --->   Operation 3880 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_520 : Operation 3881 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1330 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3881 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1330' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_520 : Operation 3882 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1331 = muxlogic i32 129"   --->   Operation 3882 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1331' <Predicate = true> <Delay = 1.35>
ST_520 : Operation 3883 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1331 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3883 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1331' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 521 <SV = 520> <Delay = 2.50>
ST_521 : Operation 3884 [1/1] (0.00ns)   --->   "%bitcast_ln14_1347 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1330" [kernel_rope.cpp:14]   --->   Operation 3884 'bitcast' 'bitcast_ln14_1347' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 3885 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1347"   --->   Operation 3885 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_521 : Operation 3886 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1347" [kernel_rope.cpp:14]   --->   Operation 3886 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_521 : Operation 3887 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1331 = load i32 129" [kernel_rope.cpp:14]   --->   Operation 3887 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1331' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_521 : Operation 3888 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1332 = muxlogic i32 130"   --->   Operation 3888 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1332' <Predicate = true> <Delay = 1.35>
ST_521 : Operation 3889 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1332 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3889 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1332' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 522 <SV = 521> <Delay = 2.50>
ST_522 : Operation 3890 [1/1] (0.00ns)   --->   "%bitcast_ln14_1348 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1331" [kernel_rope.cpp:14]   --->   Operation 3890 'bitcast' 'bitcast_ln14_1348' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 3891 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1348"   --->   Operation 3891 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_522 : Operation 3892 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1348" [kernel_rope.cpp:14]   --->   Operation 3892 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_522 : Operation 3893 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1332 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3893 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1332' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_522 : Operation 3894 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1333 = muxlogic i32 130"   --->   Operation 3894 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1333' <Predicate = true> <Delay = 1.35>
ST_522 : Operation 3895 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1333 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3895 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1333' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 523 <SV = 522> <Delay = 2.50>
ST_523 : Operation 3896 [1/1] (0.00ns)   --->   "%bitcast_ln14_1349 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1332" [kernel_rope.cpp:14]   --->   Operation 3896 'bitcast' 'bitcast_ln14_1349' <Predicate = true> <Delay = 0.00>
ST_523 : Operation 3897 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1349"   --->   Operation 3897 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_523 : Operation 3898 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1349" [kernel_rope.cpp:14]   --->   Operation 3898 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_523 : Operation 3899 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1333 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3899 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1333' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_523 : Operation 3900 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1334 = muxlogic i32 130"   --->   Operation 3900 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1334' <Predicate = true> <Delay = 1.35>
ST_523 : Operation 3901 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1334 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3901 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1334' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 524 <SV = 523> <Delay = 2.50>
ST_524 : Operation 3902 [1/1] (0.00ns)   --->   "%bitcast_ln14_1350 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1333" [kernel_rope.cpp:14]   --->   Operation 3902 'bitcast' 'bitcast_ln14_1350' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 3903 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1350"   --->   Operation 3903 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_524 : Operation 3904 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1350" [kernel_rope.cpp:14]   --->   Operation 3904 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_524 : Operation 3905 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1334 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3905 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1334' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_524 : Operation 3906 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1335 = muxlogic i32 130"   --->   Operation 3906 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1335' <Predicate = true> <Delay = 1.35>
ST_524 : Operation 3907 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1335 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3907 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1335' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 525 <SV = 524> <Delay = 2.50>
ST_525 : Operation 3908 [1/1] (0.00ns)   --->   "%bitcast_ln14_1351 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1334" [kernel_rope.cpp:14]   --->   Operation 3908 'bitcast' 'bitcast_ln14_1351' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 3909 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1351"   --->   Operation 3909 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_525 : Operation 3910 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1351" [kernel_rope.cpp:14]   --->   Operation 3910 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_525 : Operation 3911 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1335 = load i32 130" [kernel_rope.cpp:14]   --->   Operation 3911 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1335' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_525 : Operation 3912 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1336 = muxlogic i32 131"   --->   Operation 3912 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1336' <Predicate = true> <Delay = 1.35>
ST_525 : Operation 3913 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1336 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3913 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1336' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 526 <SV = 525> <Delay = 2.50>
ST_526 : Operation 3914 [1/1] (0.00ns)   --->   "%bitcast_ln14_1352 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1335" [kernel_rope.cpp:14]   --->   Operation 3914 'bitcast' 'bitcast_ln14_1352' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 3915 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1352"   --->   Operation 3915 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_526 : Operation 3916 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1352" [kernel_rope.cpp:14]   --->   Operation 3916 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_526 : Operation 3917 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1336 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3917 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1336' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_526 : Operation 3918 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1337 = muxlogic i32 131"   --->   Operation 3918 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1337' <Predicate = true> <Delay = 1.35>
ST_526 : Operation 3919 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1337 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3919 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1337' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 527 <SV = 526> <Delay = 2.50>
ST_527 : Operation 3920 [1/1] (0.00ns)   --->   "%bitcast_ln14_1353 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1336" [kernel_rope.cpp:14]   --->   Operation 3920 'bitcast' 'bitcast_ln14_1353' <Predicate = true> <Delay = 0.00>
ST_527 : Operation 3921 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1353"   --->   Operation 3921 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_527 : Operation 3922 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1353" [kernel_rope.cpp:14]   --->   Operation 3922 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_527 : Operation 3923 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1337 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3923 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1337' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_527 : Operation 3924 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1338 = muxlogic i32 131"   --->   Operation 3924 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1338' <Predicate = true> <Delay = 1.35>
ST_527 : Operation 3925 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1338 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3925 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1338' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 528 <SV = 527> <Delay = 2.50>
ST_528 : Operation 3926 [1/1] (0.00ns)   --->   "%bitcast_ln14_1354 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1337" [kernel_rope.cpp:14]   --->   Operation 3926 'bitcast' 'bitcast_ln14_1354' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 3927 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1354"   --->   Operation 3927 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_528 : Operation 3928 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1354" [kernel_rope.cpp:14]   --->   Operation 3928 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_528 : Operation 3929 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1338 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3929 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1338' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_528 : Operation 3930 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1339 = muxlogic i32 131"   --->   Operation 3930 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1339' <Predicate = true> <Delay = 1.35>
ST_528 : Operation 3931 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1339 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3931 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1339' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 529 <SV = 528> <Delay = 2.50>
ST_529 : Operation 3932 [1/1] (0.00ns)   --->   "%bitcast_ln14_1355 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1338" [kernel_rope.cpp:14]   --->   Operation 3932 'bitcast' 'bitcast_ln14_1355' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 3933 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1355"   --->   Operation 3933 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_529 : Operation 3934 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1355" [kernel_rope.cpp:14]   --->   Operation 3934 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_529 : Operation 3935 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1339 = load i32 131" [kernel_rope.cpp:14]   --->   Operation 3935 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1339' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_529 : Operation 3936 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1340 = muxlogic i32 132"   --->   Operation 3936 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1340' <Predicate = true> <Delay = 1.35>
ST_529 : Operation 3937 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1340 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3937 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1340' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 530 <SV = 529> <Delay = 2.50>
ST_530 : Operation 3938 [1/1] (0.00ns)   --->   "%bitcast_ln14_1356 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1339" [kernel_rope.cpp:14]   --->   Operation 3938 'bitcast' 'bitcast_ln14_1356' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 3939 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1356"   --->   Operation 3939 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_530 : Operation 3940 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1356" [kernel_rope.cpp:14]   --->   Operation 3940 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_530 : Operation 3941 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1340 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3941 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1340' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_530 : Operation 3942 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1341 = muxlogic i32 132"   --->   Operation 3942 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1341' <Predicate = true> <Delay = 1.35>
ST_530 : Operation 3943 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1341 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3943 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1341' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 531 <SV = 530> <Delay = 2.50>
ST_531 : Operation 3944 [1/1] (0.00ns)   --->   "%bitcast_ln14_1357 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1340" [kernel_rope.cpp:14]   --->   Operation 3944 'bitcast' 'bitcast_ln14_1357' <Predicate = true> <Delay = 0.00>
ST_531 : Operation 3945 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1357"   --->   Operation 3945 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_531 : Operation 3946 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1357" [kernel_rope.cpp:14]   --->   Operation 3946 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_531 : Operation 3947 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1341 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3947 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1341' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_531 : Operation 3948 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1342 = muxlogic i32 132"   --->   Operation 3948 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1342' <Predicate = true> <Delay = 1.35>
ST_531 : Operation 3949 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1342 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3949 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1342' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 532 <SV = 531> <Delay = 2.50>
ST_532 : Operation 3950 [1/1] (0.00ns)   --->   "%bitcast_ln14_1358 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1341" [kernel_rope.cpp:14]   --->   Operation 3950 'bitcast' 'bitcast_ln14_1358' <Predicate = true> <Delay = 0.00>
ST_532 : Operation 3951 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1358"   --->   Operation 3951 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_532 : Operation 3952 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1358" [kernel_rope.cpp:14]   --->   Operation 3952 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_532 : Operation 3953 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1342 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3953 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1342' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_532 : Operation 3954 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1343 = muxlogic i32 132"   --->   Operation 3954 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1343' <Predicate = true> <Delay = 1.35>
ST_532 : Operation 3955 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1343 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3955 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1343' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 533 <SV = 532> <Delay = 2.50>
ST_533 : Operation 3956 [1/1] (0.00ns)   --->   "%bitcast_ln14_1359 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1342" [kernel_rope.cpp:14]   --->   Operation 3956 'bitcast' 'bitcast_ln14_1359' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 3957 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1359"   --->   Operation 3957 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_533 : Operation 3958 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1359" [kernel_rope.cpp:14]   --->   Operation 3958 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_533 : Operation 3959 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1343 = load i32 132" [kernel_rope.cpp:14]   --->   Operation 3959 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1343' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_533 : Operation 3960 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1344 = muxlogic i32 133"   --->   Operation 3960 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1344' <Predicate = true> <Delay = 1.35>
ST_533 : Operation 3961 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1344 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3961 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1344' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 534 <SV = 533> <Delay = 2.50>
ST_534 : Operation 3962 [1/1] (0.00ns)   --->   "%bitcast_ln14_1360 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1343" [kernel_rope.cpp:14]   --->   Operation 3962 'bitcast' 'bitcast_ln14_1360' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 3963 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1360"   --->   Operation 3963 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_534 : Operation 3964 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1360" [kernel_rope.cpp:14]   --->   Operation 3964 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_534 : Operation 3965 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1344 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3965 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1344' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_534 : Operation 3966 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1345 = muxlogic i32 133"   --->   Operation 3966 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1345' <Predicate = true> <Delay = 1.35>
ST_534 : Operation 3967 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1345 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3967 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1345' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 535 <SV = 534> <Delay = 2.50>
ST_535 : Operation 3968 [1/1] (0.00ns)   --->   "%bitcast_ln14_1361 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1344" [kernel_rope.cpp:14]   --->   Operation 3968 'bitcast' 'bitcast_ln14_1361' <Predicate = true> <Delay = 0.00>
ST_535 : Operation 3969 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1361"   --->   Operation 3969 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_535 : Operation 3970 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1361" [kernel_rope.cpp:14]   --->   Operation 3970 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_535 : Operation 3971 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1345 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3971 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1345' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_535 : Operation 3972 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1346 = muxlogic i32 133"   --->   Operation 3972 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1346' <Predicate = true> <Delay = 1.35>
ST_535 : Operation 3973 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1346 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3973 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1346' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 536 <SV = 535> <Delay = 2.50>
ST_536 : Operation 3974 [1/1] (0.00ns)   --->   "%bitcast_ln14_1362 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1345" [kernel_rope.cpp:14]   --->   Operation 3974 'bitcast' 'bitcast_ln14_1362' <Predicate = true> <Delay = 0.00>
ST_536 : Operation 3975 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1362"   --->   Operation 3975 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_536 : Operation 3976 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1362" [kernel_rope.cpp:14]   --->   Operation 3976 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_536 : Operation 3977 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1346 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3977 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1346' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_536 : Operation 3978 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1347 = muxlogic i32 133"   --->   Operation 3978 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1347' <Predicate = true> <Delay = 1.35>
ST_536 : Operation 3979 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1347 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3979 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1347' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 537 <SV = 536> <Delay = 2.50>
ST_537 : Operation 3980 [1/1] (0.00ns)   --->   "%bitcast_ln14_1363 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1346" [kernel_rope.cpp:14]   --->   Operation 3980 'bitcast' 'bitcast_ln14_1363' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 3981 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1363"   --->   Operation 3981 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_537 : Operation 3982 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1363" [kernel_rope.cpp:14]   --->   Operation 3982 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_537 : Operation 3983 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1347 = load i32 133" [kernel_rope.cpp:14]   --->   Operation 3983 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1347' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_537 : Operation 3984 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1348 = muxlogic i32 134"   --->   Operation 3984 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1348' <Predicate = true> <Delay = 1.35>
ST_537 : Operation 3985 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1348 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 3985 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1348' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 538 <SV = 537> <Delay = 2.50>
ST_538 : Operation 3986 [1/1] (0.00ns)   --->   "%bitcast_ln14_1364 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1347" [kernel_rope.cpp:14]   --->   Operation 3986 'bitcast' 'bitcast_ln14_1364' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3987 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1364"   --->   Operation 3987 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_538 : Operation 3988 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1364" [kernel_rope.cpp:14]   --->   Operation 3988 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_538 : Operation 3989 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1348 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 3989 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1348' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_538 : Operation 3990 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1349 = muxlogic i32 134"   --->   Operation 3990 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1349' <Predicate = true> <Delay = 1.35>
ST_538 : Operation 3991 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1349 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 3991 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1349' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 539 <SV = 538> <Delay = 2.50>
ST_539 : Operation 3992 [1/1] (0.00ns)   --->   "%bitcast_ln14_1365 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1348" [kernel_rope.cpp:14]   --->   Operation 3992 'bitcast' 'bitcast_ln14_1365' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 3993 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1365"   --->   Operation 3993 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_539 : Operation 3994 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1365" [kernel_rope.cpp:14]   --->   Operation 3994 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_539 : Operation 3995 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1349 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 3995 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1349' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_539 : Operation 3996 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1350 = muxlogic i32 134"   --->   Operation 3996 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1350' <Predicate = true> <Delay = 1.35>
ST_539 : Operation 3997 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1350 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 3997 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1350' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 540 <SV = 539> <Delay = 2.50>
ST_540 : Operation 3998 [1/1] (0.00ns)   --->   "%bitcast_ln14_1366 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1349" [kernel_rope.cpp:14]   --->   Operation 3998 'bitcast' 'bitcast_ln14_1366' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 3999 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1366"   --->   Operation 3999 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_540 : Operation 4000 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1366" [kernel_rope.cpp:14]   --->   Operation 4000 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_540 : Operation 4001 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1350 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 4001 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1350' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_540 : Operation 4002 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1351 = muxlogic i32 134"   --->   Operation 4002 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1351' <Predicate = true> <Delay = 1.35>
ST_540 : Operation 4003 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1351 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 4003 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1351' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 541 <SV = 540> <Delay = 2.50>
ST_541 : Operation 4004 [1/1] (0.00ns)   --->   "%bitcast_ln14_1367 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1350" [kernel_rope.cpp:14]   --->   Operation 4004 'bitcast' 'bitcast_ln14_1367' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 4005 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1367"   --->   Operation 4005 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_541 : Operation 4006 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1367" [kernel_rope.cpp:14]   --->   Operation 4006 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_541 : Operation 4007 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1351 = load i32 134" [kernel_rope.cpp:14]   --->   Operation 4007 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1351' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_541 : Operation 4008 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1352 = muxlogic i32 135"   --->   Operation 4008 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1352' <Predicate = true> <Delay = 1.35>
ST_541 : Operation 4009 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1352 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4009 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1352' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 542 <SV = 541> <Delay = 2.50>
ST_542 : Operation 4010 [1/1] (0.00ns)   --->   "%bitcast_ln14_1368 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1351" [kernel_rope.cpp:14]   --->   Operation 4010 'bitcast' 'bitcast_ln14_1368' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 4011 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1368"   --->   Operation 4011 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_542 : Operation 4012 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1368" [kernel_rope.cpp:14]   --->   Operation 4012 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_542 : Operation 4013 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1352 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4013 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1352' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_542 : Operation 4014 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1353 = muxlogic i32 135"   --->   Operation 4014 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1353' <Predicate = true> <Delay = 1.35>
ST_542 : Operation 4015 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1353 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4015 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1353' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 543 <SV = 542> <Delay = 2.50>
ST_543 : Operation 4016 [1/1] (0.00ns)   --->   "%bitcast_ln14_1369 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1352" [kernel_rope.cpp:14]   --->   Operation 4016 'bitcast' 'bitcast_ln14_1369' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 4017 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1369"   --->   Operation 4017 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_543 : Operation 4018 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1369" [kernel_rope.cpp:14]   --->   Operation 4018 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_543 : Operation 4019 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1353 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4019 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1353' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_543 : Operation 4020 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1354 = muxlogic i32 135"   --->   Operation 4020 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1354' <Predicate = true> <Delay = 1.35>
ST_543 : Operation 4021 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1354 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4021 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1354' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 544 <SV = 543> <Delay = 2.50>
ST_544 : Operation 4022 [1/1] (0.00ns)   --->   "%bitcast_ln14_1370 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1353" [kernel_rope.cpp:14]   --->   Operation 4022 'bitcast' 'bitcast_ln14_1370' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4023 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1370"   --->   Operation 4023 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_544 : Operation 4024 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1370" [kernel_rope.cpp:14]   --->   Operation 4024 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_544 : Operation 4025 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1354 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4025 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1354' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_544 : Operation 4026 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1355 = muxlogic i32 135"   --->   Operation 4026 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1355' <Predicate = true> <Delay = 1.35>
ST_544 : Operation 4027 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1355 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4027 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1355' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 545 <SV = 544> <Delay = 2.50>
ST_545 : Operation 4028 [1/1] (0.00ns)   --->   "%bitcast_ln14_1371 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1354" [kernel_rope.cpp:14]   --->   Operation 4028 'bitcast' 'bitcast_ln14_1371' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4029 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1371"   --->   Operation 4029 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_545 : Operation 4030 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1371" [kernel_rope.cpp:14]   --->   Operation 4030 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_545 : Operation 4031 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1355 = load i32 135" [kernel_rope.cpp:14]   --->   Operation 4031 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1355' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_545 : Operation 4032 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1356 = muxlogic i32 136"   --->   Operation 4032 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1356' <Predicate = true> <Delay = 1.35>
ST_545 : Operation 4033 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1356 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4033 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1356' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 546 <SV = 545> <Delay = 2.50>
ST_546 : Operation 4034 [1/1] (0.00ns)   --->   "%bitcast_ln14_1372 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1355" [kernel_rope.cpp:14]   --->   Operation 4034 'bitcast' 'bitcast_ln14_1372' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 4035 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1372"   --->   Operation 4035 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_546 : Operation 4036 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1372" [kernel_rope.cpp:14]   --->   Operation 4036 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_546 : Operation 4037 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1356 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4037 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1356' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_546 : Operation 4038 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1357 = muxlogic i32 136"   --->   Operation 4038 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1357' <Predicate = true> <Delay = 1.35>
ST_546 : Operation 4039 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1357 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4039 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1357' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 547 <SV = 546> <Delay = 2.50>
ST_547 : Operation 4040 [1/1] (0.00ns)   --->   "%bitcast_ln14_1373 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1356" [kernel_rope.cpp:14]   --->   Operation 4040 'bitcast' 'bitcast_ln14_1373' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 4041 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1373"   --->   Operation 4041 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_547 : Operation 4042 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1373" [kernel_rope.cpp:14]   --->   Operation 4042 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_547 : Operation 4043 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1357 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4043 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1357' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_547 : Operation 4044 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1358 = muxlogic i32 136"   --->   Operation 4044 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1358' <Predicate = true> <Delay = 1.35>
ST_547 : Operation 4045 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1358 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4045 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1358' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 548 <SV = 547> <Delay = 2.50>
ST_548 : Operation 4046 [1/1] (0.00ns)   --->   "%bitcast_ln14_1374 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1357" [kernel_rope.cpp:14]   --->   Operation 4046 'bitcast' 'bitcast_ln14_1374' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 4047 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1374"   --->   Operation 4047 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_548 : Operation 4048 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1374" [kernel_rope.cpp:14]   --->   Operation 4048 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_548 : Operation 4049 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1358 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4049 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1358' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_548 : Operation 4050 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1359 = muxlogic i32 136"   --->   Operation 4050 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1359' <Predicate = true> <Delay = 1.35>
ST_548 : Operation 4051 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1359 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4051 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1359' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 549 <SV = 548> <Delay = 2.50>
ST_549 : Operation 4052 [1/1] (0.00ns)   --->   "%bitcast_ln14_1375 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1358" [kernel_rope.cpp:14]   --->   Operation 4052 'bitcast' 'bitcast_ln14_1375' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 4053 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1375"   --->   Operation 4053 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_549 : Operation 4054 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1375" [kernel_rope.cpp:14]   --->   Operation 4054 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_549 : Operation 4055 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1359 = load i32 136" [kernel_rope.cpp:14]   --->   Operation 4055 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1359' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_549 : Operation 4056 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1360 = muxlogic i32 137"   --->   Operation 4056 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1360' <Predicate = true> <Delay = 1.35>
ST_549 : Operation 4057 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1360 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4057 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1360' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 550 <SV = 549> <Delay = 2.50>
ST_550 : Operation 4058 [1/1] (0.00ns)   --->   "%bitcast_ln14_1376 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1359" [kernel_rope.cpp:14]   --->   Operation 4058 'bitcast' 'bitcast_ln14_1376' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 4059 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1376"   --->   Operation 4059 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_550 : Operation 4060 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1376" [kernel_rope.cpp:14]   --->   Operation 4060 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_550 : Operation 4061 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1360 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4061 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1360' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_550 : Operation 4062 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1361 = muxlogic i32 137"   --->   Operation 4062 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1361' <Predicate = true> <Delay = 1.35>
ST_550 : Operation 4063 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1361 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4063 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1361' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 551 <SV = 550> <Delay = 2.50>
ST_551 : Operation 4064 [1/1] (0.00ns)   --->   "%bitcast_ln14_1377 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1360" [kernel_rope.cpp:14]   --->   Operation 4064 'bitcast' 'bitcast_ln14_1377' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 4065 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1377"   --->   Operation 4065 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_551 : Operation 4066 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1377" [kernel_rope.cpp:14]   --->   Operation 4066 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_551 : Operation 4067 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1361 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4067 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1361' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_551 : Operation 4068 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1362 = muxlogic i32 137"   --->   Operation 4068 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1362' <Predicate = true> <Delay = 1.35>
ST_551 : Operation 4069 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1362 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4069 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1362' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 552 <SV = 551> <Delay = 2.50>
ST_552 : Operation 4070 [1/1] (0.00ns)   --->   "%bitcast_ln14_1378 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1361" [kernel_rope.cpp:14]   --->   Operation 4070 'bitcast' 'bitcast_ln14_1378' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 4071 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1378"   --->   Operation 4071 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_552 : Operation 4072 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1378" [kernel_rope.cpp:14]   --->   Operation 4072 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_552 : Operation 4073 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1362 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4073 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1362' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_552 : Operation 4074 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1363 = muxlogic i32 137"   --->   Operation 4074 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1363' <Predicate = true> <Delay = 1.35>
ST_552 : Operation 4075 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1363 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4075 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1363' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 553 <SV = 552> <Delay = 2.50>
ST_553 : Operation 4076 [1/1] (0.00ns)   --->   "%bitcast_ln14_1379 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1362" [kernel_rope.cpp:14]   --->   Operation 4076 'bitcast' 'bitcast_ln14_1379' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 4077 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1379"   --->   Operation 4077 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_553 : Operation 4078 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1379" [kernel_rope.cpp:14]   --->   Operation 4078 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_553 : Operation 4079 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1363 = load i32 137" [kernel_rope.cpp:14]   --->   Operation 4079 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1363' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_553 : Operation 4080 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1364 = muxlogic i32 138"   --->   Operation 4080 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1364' <Predicate = true> <Delay = 1.35>
ST_553 : Operation 4081 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1364 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4081 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1364' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 554 <SV = 553> <Delay = 2.50>
ST_554 : Operation 4082 [1/1] (0.00ns)   --->   "%bitcast_ln14_1380 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1363" [kernel_rope.cpp:14]   --->   Operation 4082 'bitcast' 'bitcast_ln14_1380' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 4083 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1380"   --->   Operation 4083 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_554 : Operation 4084 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1380" [kernel_rope.cpp:14]   --->   Operation 4084 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_554 : Operation 4085 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1364 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4085 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1364' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_554 : Operation 4086 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1365 = muxlogic i32 138"   --->   Operation 4086 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1365' <Predicate = true> <Delay = 1.35>
ST_554 : Operation 4087 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1365 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4087 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1365' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 555 <SV = 554> <Delay = 2.50>
ST_555 : Operation 4088 [1/1] (0.00ns)   --->   "%bitcast_ln14_1381 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1364" [kernel_rope.cpp:14]   --->   Operation 4088 'bitcast' 'bitcast_ln14_1381' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 4089 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1381"   --->   Operation 4089 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_555 : Operation 4090 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1381" [kernel_rope.cpp:14]   --->   Operation 4090 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_555 : Operation 4091 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1365 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4091 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1365' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_555 : Operation 4092 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1366 = muxlogic i32 138"   --->   Operation 4092 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1366' <Predicate = true> <Delay = 1.35>
ST_555 : Operation 4093 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1366 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4093 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1366' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 556 <SV = 555> <Delay = 2.50>
ST_556 : Operation 4094 [1/1] (0.00ns)   --->   "%bitcast_ln14_1382 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1365" [kernel_rope.cpp:14]   --->   Operation 4094 'bitcast' 'bitcast_ln14_1382' <Predicate = true> <Delay = 0.00>
ST_556 : Operation 4095 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1382"   --->   Operation 4095 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_556 : Operation 4096 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1382" [kernel_rope.cpp:14]   --->   Operation 4096 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_556 : Operation 4097 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1366 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4097 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1366' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_556 : Operation 4098 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1367 = muxlogic i32 138"   --->   Operation 4098 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1367' <Predicate = true> <Delay = 1.35>
ST_556 : Operation 4099 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1367 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4099 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1367' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 557 <SV = 556> <Delay = 2.50>
ST_557 : Operation 4100 [1/1] (0.00ns)   --->   "%bitcast_ln14_1383 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1366" [kernel_rope.cpp:14]   --->   Operation 4100 'bitcast' 'bitcast_ln14_1383' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 4101 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1383"   --->   Operation 4101 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_557 : Operation 4102 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1383" [kernel_rope.cpp:14]   --->   Operation 4102 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_557 : Operation 4103 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1367 = load i32 138" [kernel_rope.cpp:14]   --->   Operation 4103 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1367' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_557 : Operation 4104 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1368 = muxlogic i32 139"   --->   Operation 4104 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1368' <Predicate = true> <Delay = 1.35>
ST_557 : Operation 4105 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1368 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4105 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1368' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 558 <SV = 557> <Delay = 2.50>
ST_558 : Operation 4106 [1/1] (0.00ns)   --->   "%bitcast_ln14_1384 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1367" [kernel_rope.cpp:14]   --->   Operation 4106 'bitcast' 'bitcast_ln14_1384' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 4107 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1384"   --->   Operation 4107 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_558 : Operation 4108 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1384" [kernel_rope.cpp:14]   --->   Operation 4108 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_558 : Operation 4109 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1368 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4109 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1368' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_558 : Operation 4110 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1369 = muxlogic i32 139"   --->   Operation 4110 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1369' <Predicate = true> <Delay = 1.35>
ST_558 : Operation 4111 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1369 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4111 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1369' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 559 <SV = 558> <Delay = 2.50>
ST_559 : Operation 4112 [1/1] (0.00ns)   --->   "%bitcast_ln14_1385 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1368" [kernel_rope.cpp:14]   --->   Operation 4112 'bitcast' 'bitcast_ln14_1385' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 4113 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1385"   --->   Operation 4113 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_559 : Operation 4114 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1385" [kernel_rope.cpp:14]   --->   Operation 4114 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_559 : Operation 4115 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1369 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4115 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1369' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_559 : Operation 4116 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1370 = muxlogic i32 139"   --->   Operation 4116 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1370' <Predicate = true> <Delay = 1.35>
ST_559 : Operation 4117 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1370 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4117 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1370' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 560 <SV = 559> <Delay = 2.50>
ST_560 : Operation 4118 [1/1] (0.00ns)   --->   "%bitcast_ln14_1386 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1369" [kernel_rope.cpp:14]   --->   Operation 4118 'bitcast' 'bitcast_ln14_1386' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 4119 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1386"   --->   Operation 4119 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_560 : Operation 4120 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1386" [kernel_rope.cpp:14]   --->   Operation 4120 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_560 : Operation 4121 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1370 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4121 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1370' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_560 : Operation 4122 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1371 = muxlogic i32 139"   --->   Operation 4122 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1371' <Predicate = true> <Delay = 1.35>
ST_560 : Operation 4123 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1371 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4123 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1371' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 561 <SV = 560> <Delay = 2.50>
ST_561 : Operation 4124 [1/1] (0.00ns)   --->   "%bitcast_ln14_1387 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1370" [kernel_rope.cpp:14]   --->   Operation 4124 'bitcast' 'bitcast_ln14_1387' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 4125 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1387"   --->   Operation 4125 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_561 : Operation 4126 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1387" [kernel_rope.cpp:14]   --->   Operation 4126 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_561 : Operation 4127 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1371 = load i32 139" [kernel_rope.cpp:14]   --->   Operation 4127 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1371' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_561 : Operation 4128 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1372 = muxlogic i32 140"   --->   Operation 4128 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1372' <Predicate = true> <Delay = 1.35>
ST_561 : Operation 4129 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1372 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4129 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1372' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 562 <SV = 561> <Delay = 2.50>
ST_562 : Operation 4130 [1/1] (0.00ns)   --->   "%bitcast_ln14_1388 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1371" [kernel_rope.cpp:14]   --->   Operation 4130 'bitcast' 'bitcast_ln14_1388' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 4131 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1388"   --->   Operation 4131 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_562 : Operation 4132 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1388" [kernel_rope.cpp:14]   --->   Operation 4132 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_562 : Operation 4133 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1372 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4133 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1372' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_562 : Operation 4134 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1373 = muxlogic i32 140"   --->   Operation 4134 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1373' <Predicate = true> <Delay = 1.35>
ST_562 : Operation 4135 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1373 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4135 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1373' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 563 <SV = 562> <Delay = 2.50>
ST_563 : Operation 4136 [1/1] (0.00ns)   --->   "%bitcast_ln14_1389 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1372" [kernel_rope.cpp:14]   --->   Operation 4136 'bitcast' 'bitcast_ln14_1389' <Predicate = true> <Delay = 0.00>
ST_563 : Operation 4137 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1389"   --->   Operation 4137 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_563 : Operation 4138 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1389" [kernel_rope.cpp:14]   --->   Operation 4138 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_563 : Operation 4139 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1373 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4139 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1373' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_563 : Operation 4140 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1374 = muxlogic i32 140"   --->   Operation 4140 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1374' <Predicate = true> <Delay = 1.35>
ST_563 : Operation 4141 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1374 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4141 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1374' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 564 <SV = 563> <Delay = 2.50>
ST_564 : Operation 4142 [1/1] (0.00ns)   --->   "%bitcast_ln14_1390 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1373" [kernel_rope.cpp:14]   --->   Operation 4142 'bitcast' 'bitcast_ln14_1390' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 4143 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1390"   --->   Operation 4143 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_564 : Operation 4144 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1390" [kernel_rope.cpp:14]   --->   Operation 4144 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_564 : Operation 4145 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1374 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4145 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1374' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_564 : Operation 4146 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1375 = muxlogic i32 140"   --->   Operation 4146 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1375' <Predicate = true> <Delay = 1.35>
ST_564 : Operation 4147 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1375 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4147 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1375' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 565 <SV = 564> <Delay = 2.50>
ST_565 : Operation 4148 [1/1] (0.00ns)   --->   "%bitcast_ln14_1391 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1374" [kernel_rope.cpp:14]   --->   Operation 4148 'bitcast' 'bitcast_ln14_1391' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 4149 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1391"   --->   Operation 4149 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_565 : Operation 4150 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1391" [kernel_rope.cpp:14]   --->   Operation 4150 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_565 : Operation 4151 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1375 = load i32 140" [kernel_rope.cpp:14]   --->   Operation 4151 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1375' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_565 : Operation 4152 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1376 = muxlogic i32 141"   --->   Operation 4152 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1376' <Predicate = true> <Delay = 1.35>
ST_565 : Operation 4153 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1376 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4153 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1376' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 566 <SV = 565> <Delay = 2.50>
ST_566 : Operation 4154 [1/1] (0.00ns)   --->   "%bitcast_ln14_1392 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1375" [kernel_rope.cpp:14]   --->   Operation 4154 'bitcast' 'bitcast_ln14_1392' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 4155 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1392"   --->   Operation 4155 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_566 : Operation 4156 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1392" [kernel_rope.cpp:14]   --->   Operation 4156 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_566 : Operation 4157 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1376 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4157 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1376' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_566 : Operation 4158 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1377 = muxlogic i32 141"   --->   Operation 4158 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1377' <Predicate = true> <Delay = 1.35>
ST_566 : Operation 4159 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1377 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4159 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1377' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 567 <SV = 566> <Delay = 2.50>
ST_567 : Operation 4160 [1/1] (0.00ns)   --->   "%bitcast_ln14_1393 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1376" [kernel_rope.cpp:14]   --->   Operation 4160 'bitcast' 'bitcast_ln14_1393' <Predicate = true> <Delay = 0.00>
ST_567 : Operation 4161 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1393"   --->   Operation 4161 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_567 : Operation 4162 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1393" [kernel_rope.cpp:14]   --->   Operation 4162 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_567 : Operation 4163 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1377 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4163 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1377' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_567 : Operation 4164 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1378 = muxlogic i32 141"   --->   Operation 4164 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1378' <Predicate = true> <Delay = 1.35>
ST_567 : Operation 4165 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1378 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4165 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1378' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 568 <SV = 567> <Delay = 2.50>
ST_568 : Operation 4166 [1/1] (0.00ns)   --->   "%bitcast_ln14_1394 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1377" [kernel_rope.cpp:14]   --->   Operation 4166 'bitcast' 'bitcast_ln14_1394' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 4167 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1394"   --->   Operation 4167 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_568 : Operation 4168 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1394" [kernel_rope.cpp:14]   --->   Operation 4168 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_568 : Operation 4169 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1378 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4169 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1378' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_568 : Operation 4170 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1379 = muxlogic i32 141"   --->   Operation 4170 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1379' <Predicate = true> <Delay = 1.35>
ST_568 : Operation 4171 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1379 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4171 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1379' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 569 <SV = 568> <Delay = 2.50>
ST_569 : Operation 4172 [1/1] (0.00ns)   --->   "%bitcast_ln14_1395 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1378" [kernel_rope.cpp:14]   --->   Operation 4172 'bitcast' 'bitcast_ln14_1395' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 4173 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1395"   --->   Operation 4173 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_569 : Operation 4174 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1395" [kernel_rope.cpp:14]   --->   Operation 4174 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_569 : Operation 4175 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1379 = load i32 141" [kernel_rope.cpp:14]   --->   Operation 4175 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1379' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_569 : Operation 4176 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1380 = muxlogic i32 142"   --->   Operation 4176 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1380' <Predicate = true> <Delay = 1.35>
ST_569 : Operation 4177 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1380 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4177 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1380' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 570 <SV = 569> <Delay = 2.50>
ST_570 : Operation 4178 [1/1] (0.00ns)   --->   "%bitcast_ln14_1396 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1379" [kernel_rope.cpp:14]   --->   Operation 4178 'bitcast' 'bitcast_ln14_1396' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 4179 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1396"   --->   Operation 4179 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_570 : Operation 4180 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1396" [kernel_rope.cpp:14]   --->   Operation 4180 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_570 : Operation 4181 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1380 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4181 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1380' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_570 : Operation 4182 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1381 = muxlogic i32 142"   --->   Operation 4182 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1381' <Predicate = true> <Delay = 1.35>
ST_570 : Operation 4183 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1381 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4183 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1381' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 571 <SV = 570> <Delay = 2.50>
ST_571 : Operation 4184 [1/1] (0.00ns)   --->   "%bitcast_ln14_1397 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1380" [kernel_rope.cpp:14]   --->   Operation 4184 'bitcast' 'bitcast_ln14_1397' <Predicate = true> <Delay = 0.00>
ST_571 : Operation 4185 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1397"   --->   Operation 4185 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_571 : Operation 4186 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1397" [kernel_rope.cpp:14]   --->   Operation 4186 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_571 : Operation 4187 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1381 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4187 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1381' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_571 : Operation 4188 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1382 = muxlogic i32 142"   --->   Operation 4188 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1382' <Predicate = true> <Delay = 1.35>
ST_571 : Operation 4189 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1382 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4189 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1382' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 572 <SV = 571> <Delay = 2.50>
ST_572 : Operation 4190 [1/1] (0.00ns)   --->   "%bitcast_ln14_1398 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1381" [kernel_rope.cpp:14]   --->   Operation 4190 'bitcast' 'bitcast_ln14_1398' <Predicate = true> <Delay = 0.00>
ST_572 : Operation 4191 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1398"   --->   Operation 4191 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_572 : Operation 4192 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1398" [kernel_rope.cpp:14]   --->   Operation 4192 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_572 : Operation 4193 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1382 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4193 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1382' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_572 : Operation 4194 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1383 = muxlogic i32 142"   --->   Operation 4194 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1383' <Predicate = true> <Delay = 1.35>
ST_572 : Operation 4195 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1383 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4195 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1383' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 573 <SV = 572> <Delay = 2.50>
ST_573 : Operation 4196 [1/1] (0.00ns)   --->   "%bitcast_ln14_1399 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1382" [kernel_rope.cpp:14]   --->   Operation 4196 'bitcast' 'bitcast_ln14_1399' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 4197 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1399"   --->   Operation 4197 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_573 : Operation 4198 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1399" [kernel_rope.cpp:14]   --->   Operation 4198 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_573 : Operation 4199 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1383 = load i32 142" [kernel_rope.cpp:14]   --->   Operation 4199 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1383' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_573 : Operation 4200 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1384 = muxlogic i32 143"   --->   Operation 4200 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1384' <Predicate = true> <Delay = 1.35>
ST_573 : Operation 4201 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1384 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4201 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1384' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 574 <SV = 573> <Delay = 2.50>
ST_574 : Operation 4202 [1/1] (0.00ns)   --->   "%bitcast_ln14_1400 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1383" [kernel_rope.cpp:14]   --->   Operation 4202 'bitcast' 'bitcast_ln14_1400' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 4203 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1400"   --->   Operation 4203 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_574 : Operation 4204 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1400" [kernel_rope.cpp:14]   --->   Operation 4204 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_574 : Operation 4205 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1384 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4205 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1384' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_574 : Operation 4206 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1385 = muxlogic i32 143"   --->   Operation 4206 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1385' <Predicate = true> <Delay = 1.35>
ST_574 : Operation 4207 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1385 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4207 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1385' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 575 <SV = 574> <Delay = 2.50>
ST_575 : Operation 4208 [1/1] (0.00ns)   --->   "%bitcast_ln14_1401 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1384" [kernel_rope.cpp:14]   --->   Operation 4208 'bitcast' 'bitcast_ln14_1401' <Predicate = true> <Delay = 0.00>
ST_575 : Operation 4209 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1401"   --->   Operation 4209 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_575 : Operation 4210 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1401" [kernel_rope.cpp:14]   --->   Operation 4210 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_575 : Operation 4211 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1385 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4211 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1385' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_575 : Operation 4212 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1386 = muxlogic i32 143"   --->   Operation 4212 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1386' <Predicate = true> <Delay = 1.35>
ST_575 : Operation 4213 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1386 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4213 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1386' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 576 <SV = 575> <Delay = 2.50>
ST_576 : Operation 4214 [1/1] (0.00ns)   --->   "%bitcast_ln14_1402 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1385" [kernel_rope.cpp:14]   --->   Operation 4214 'bitcast' 'bitcast_ln14_1402' <Predicate = true> <Delay = 0.00>
ST_576 : Operation 4215 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1402"   --->   Operation 4215 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_576 : Operation 4216 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1402" [kernel_rope.cpp:14]   --->   Operation 4216 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_576 : Operation 4217 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1386 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4217 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1386' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_576 : Operation 4218 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1387 = muxlogic i32 143"   --->   Operation 4218 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1387' <Predicate = true> <Delay = 1.35>
ST_576 : Operation 4219 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1387 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4219 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1387' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 577 <SV = 576> <Delay = 2.50>
ST_577 : Operation 4220 [1/1] (0.00ns)   --->   "%bitcast_ln14_1403 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1386" [kernel_rope.cpp:14]   --->   Operation 4220 'bitcast' 'bitcast_ln14_1403' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 4221 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1403"   --->   Operation 4221 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_577 : Operation 4222 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1403" [kernel_rope.cpp:14]   --->   Operation 4222 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_577 : Operation 4223 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1387 = load i32 143" [kernel_rope.cpp:14]   --->   Operation 4223 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1387' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_577 : Operation 4224 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1388 = muxlogic i32 144"   --->   Operation 4224 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1388' <Predicate = true> <Delay = 1.35>
ST_577 : Operation 4225 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1388 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4225 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1388' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 578 <SV = 577> <Delay = 2.50>
ST_578 : Operation 4226 [1/1] (0.00ns)   --->   "%bitcast_ln14_1404 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1387" [kernel_rope.cpp:14]   --->   Operation 4226 'bitcast' 'bitcast_ln14_1404' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 4227 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1404"   --->   Operation 4227 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_578 : Operation 4228 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1404" [kernel_rope.cpp:14]   --->   Operation 4228 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_578 : Operation 4229 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1388 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4229 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1388' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_578 : Operation 4230 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1389 = muxlogic i32 144"   --->   Operation 4230 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1389' <Predicate = true> <Delay = 1.35>
ST_578 : Operation 4231 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1389 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4231 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1389' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 579 <SV = 578> <Delay = 2.50>
ST_579 : Operation 4232 [1/1] (0.00ns)   --->   "%bitcast_ln14_1405 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1388" [kernel_rope.cpp:14]   --->   Operation 4232 'bitcast' 'bitcast_ln14_1405' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 4233 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1405"   --->   Operation 4233 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_579 : Operation 4234 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1405" [kernel_rope.cpp:14]   --->   Operation 4234 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_579 : Operation 4235 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1389 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4235 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1389' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_579 : Operation 4236 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1390 = muxlogic i32 144"   --->   Operation 4236 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1390' <Predicate = true> <Delay = 1.35>
ST_579 : Operation 4237 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1390 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4237 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1390' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 580 <SV = 579> <Delay = 2.50>
ST_580 : Operation 4238 [1/1] (0.00ns)   --->   "%bitcast_ln14_1406 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1389" [kernel_rope.cpp:14]   --->   Operation 4238 'bitcast' 'bitcast_ln14_1406' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 4239 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1406"   --->   Operation 4239 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_580 : Operation 4240 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1406" [kernel_rope.cpp:14]   --->   Operation 4240 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_580 : Operation 4241 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1390 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4241 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1390' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_580 : Operation 4242 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1391 = muxlogic i32 144"   --->   Operation 4242 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1391' <Predicate = true> <Delay = 1.35>
ST_580 : Operation 4243 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1391 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4243 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1391' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 581 <SV = 580> <Delay = 2.50>
ST_581 : Operation 4244 [1/1] (0.00ns)   --->   "%bitcast_ln14_1407 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1390" [kernel_rope.cpp:14]   --->   Operation 4244 'bitcast' 'bitcast_ln14_1407' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 4245 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1407"   --->   Operation 4245 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_581 : Operation 4246 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1407" [kernel_rope.cpp:14]   --->   Operation 4246 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_581 : Operation 4247 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1391 = load i32 144" [kernel_rope.cpp:14]   --->   Operation 4247 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1391' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_581 : Operation 4248 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1392 = muxlogic i32 145"   --->   Operation 4248 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1392' <Predicate = true> <Delay = 1.35>
ST_581 : Operation 4249 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1392 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4249 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1392' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 582 <SV = 581> <Delay = 2.50>
ST_582 : Operation 4250 [1/1] (0.00ns)   --->   "%bitcast_ln14_1408 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1391" [kernel_rope.cpp:14]   --->   Operation 4250 'bitcast' 'bitcast_ln14_1408' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 4251 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1408"   --->   Operation 4251 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_582 : Operation 4252 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1408" [kernel_rope.cpp:14]   --->   Operation 4252 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_582 : Operation 4253 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1392 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4253 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1392' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_582 : Operation 4254 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1393 = muxlogic i32 145"   --->   Operation 4254 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1393' <Predicate = true> <Delay = 1.35>
ST_582 : Operation 4255 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1393 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4255 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1393' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 583 <SV = 582> <Delay = 2.50>
ST_583 : Operation 4256 [1/1] (0.00ns)   --->   "%bitcast_ln14_1409 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1392" [kernel_rope.cpp:14]   --->   Operation 4256 'bitcast' 'bitcast_ln14_1409' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 4257 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1409"   --->   Operation 4257 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_583 : Operation 4258 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1409" [kernel_rope.cpp:14]   --->   Operation 4258 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_583 : Operation 4259 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1393 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4259 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1393' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_583 : Operation 4260 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1394 = muxlogic i32 145"   --->   Operation 4260 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1394' <Predicate = true> <Delay = 1.35>
ST_583 : Operation 4261 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1394 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4261 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1394' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 584 <SV = 583> <Delay = 2.50>
ST_584 : Operation 4262 [1/1] (0.00ns)   --->   "%bitcast_ln14_1410 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1393" [kernel_rope.cpp:14]   --->   Operation 4262 'bitcast' 'bitcast_ln14_1410' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 4263 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1410"   --->   Operation 4263 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_584 : Operation 4264 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1410" [kernel_rope.cpp:14]   --->   Operation 4264 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_584 : Operation 4265 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1394 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4265 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1394' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_584 : Operation 4266 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1395 = muxlogic i32 145"   --->   Operation 4266 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1395' <Predicate = true> <Delay = 1.35>
ST_584 : Operation 4267 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1395 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4267 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1395' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 585 <SV = 584> <Delay = 2.50>
ST_585 : Operation 4268 [1/1] (0.00ns)   --->   "%bitcast_ln14_1411 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1394" [kernel_rope.cpp:14]   --->   Operation 4268 'bitcast' 'bitcast_ln14_1411' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 4269 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1411"   --->   Operation 4269 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_585 : Operation 4270 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1411" [kernel_rope.cpp:14]   --->   Operation 4270 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_585 : Operation 4271 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1395 = load i32 145" [kernel_rope.cpp:14]   --->   Operation 4271 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1395' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_585 : Operation 4272 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1396 = muxlogic i32 146"   --->   Operation 4272 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1396' <Predicate = true> <Delay = 1.35>
ST_585 : Operation 4273 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1396 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4273 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1396' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 586 <SV = 585> <Delay = 2.50>
ST_586 : Operation 4274 [1/1] (0.00ns)   --->   "%bitcast_ln14_1412 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1395" [kernel_rope.cpp:14]   --->   Operation 4274 'bitcast' 'bitcast_ln14_1412' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 4275 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1412"   --->   Operation 4275 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_586 : Operation 4276 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1412" [kernel_rope.cpp:14]   --->   Operation 4276 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_586 : Operation 4277 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1396 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4277 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1396' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_586 : Operation 4278 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1397 = muxlogic i32 146"   --->   Operation 4278 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1397' <Predicate = true> <Delay = 1.35>
ST_586 : Operation 4279 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1397 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4279 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1397' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 587 <SV = 586> <Delay = 2.50>
ST_587 : Operation 4280 [1/1] (0.00ns)   --->   "%bitcast_ln14_1413 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1396" [kernel_rope.cpp:14]   --->   Operation 4280 'bitcast' 'bitcast_ln14_1413' <Predicate = true> <Delay = 0.00>
ST_587 : Operation 4281 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1413"   --->   Operation 4281 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_587 : Operation 4282 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1413" [kernel_rope.cpp:14]   --->   Operation 4282 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_587 : Operation 4283 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1397 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4283 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1397' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_587 : Operation 4284 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1398 = muxlogic i32 146"   --->   Operation 4284 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1398' <Predicate = true> <Delay = 1.35>
ST_587 : Operation 4285 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1398 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4285 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1398' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 588 <SV = 587> <Delay = 2.50>
ST_588 : Operation 4286 [1/1] (0.00ns)   --->   "%bitcast_ln14_1414 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1397" [kernel_rope.cpp:14]   --->   Operation 4286 'bitcast' 'bitcast_ln14_1414' <Predicate = true> <Delay = 0.00>
ST_588 : Operation 4287 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1414"   --->   Operation 4287 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_588 : Operation 4288 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1414" [kernel_rope.cpp:14]   --->   Operation 4288 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_588 : Operation 4289 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1398 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4289 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1398' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_588 : Operation 4290 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1399 = muxlogic i32 146"   --->   Operation 4290 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1399' <Predicate = true> <Delay = 1.35>
ST_588 : Operation 4291 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1399 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4291 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1399' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 589 <SV = 588> <Delay = 2.50>
ST_589 : Operation 4292 [1/1] (0.00ns)   --->   "%bitcast_ln14_1415 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1398" [kernel_rope.cpp:14]   --->   Operation 4292 'bitcast' 'bitcast_ln14_1415' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 4293 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1415"   --->   Operation 4293 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_589 : Operation 4294 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1415" [kernel_rope.cpp:14]   --->   Operation 4294 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_589 : Operation 4295 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1399 = load i32 146" [kernel_rope.cpp:14]   --->   Operation 4295 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1399' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_589 : Operation 4296 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1400 = muxlogic i32 147"   --->   Operation 4296 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1400' <Predicate = true> <Delay = 1.35>
ST_589 : Operation 4297 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1400 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4297 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1400' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 590 <SV = 589> <Delay = 2.50>
ST_590 : Operation 4298 [1/1] (0.00ns)   --->   "%bitcast_ln14_1416 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1399" [kernel_rope.cpp:14]   --->   Operation 4298 'bitcast' 'bitcast_ln14_1416' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 4299 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1416"   --->   Operation 4299 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_590 : Operation 4300 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1416" [kernel_rope.cpp:14]   --->   Operation 4300 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_590 : Operation 4301 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1400 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4301 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1400' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_590 : Operation 4302 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1401 = muxlogic i32 147"   --->   Operation 4302 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1401' <Predicate = true> <Delay = 1.35>
ST_590 : Operation 4303 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1401 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4303 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1401' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 591 <SV = 590> <Delay = 2.50>
ST_591 : Operation 4304 [1/1] (0.00ns)   --->   "%bitcast_ln14_1417 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1400" [kernel_rope.cpp:14]   --->   Operation 4304 'bitcast' 'bitcast_ln14_1417' <Predicate = true> <Delay = 0.00>
ST_591 : Operation 4305 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1417"   --->   Operation 4305 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_591 : Operation 4306 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1417" [kernel_rope.cpp:14]   --->   Operation 4306 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_591 : Operation 4307 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1401 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4307 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1401' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_591 : Operation 4308 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1402 = muxlogic i32 147"   --->   Operation 4308 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1402' <Predicate = true> <Delay = 1.35>
ST_591 : Operation 4309 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1402 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4309 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1402' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 592 <SV = 591> <Delay = 2.50>
ST_592 : Operation 4310 [1/1] (0.00ns)   --->   "%bitcast_ln14_1418 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1401" [kernel_rope.cpp:14]   --->   Operation 4310 'bitcast' 'bitcast_ln14_1418' <Predicate = true> <Delay = 0.00>
ST_592 : Operation 4311 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1418"   --->   Operation 4311 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_592 : Operation 4312 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1418" [kernel_rope.cpp:14]   --->   Operation 4312 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_592 : Operation 4313 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1402 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4313 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1402' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_592 : Operation 4314 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1403 = muxlogic i32 147"   --->   Operation 4314 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1403' <Predicate = true> <Delay = 1.35>
ST_592 : Operation 4315 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1403 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4315 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1403' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 593 <SV = 592> <Delay = 2.50>
ST_593 : Operation 4316 [1/1] (0.00ns)   --->   "%bitcast_ln14_1419 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1402" [kernel_rope.cpp:14]   --->   Operation 4316 'bitcast' 'bitcast_ln14_1419' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 4317 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1419"   --->   Operation 4317 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_593 : Operation 4318 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1419" [kernel_rope.cpp:14]   --->   Operation 4318 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_593 : Operation 4319 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1403 = load i32 147" [kernel_rope.cpp:14]   --->   Operation 4319 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1403' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_593 : Operation 4320 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1404 = muxlogic i32 148"   --->   Operation 4320 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1404' <Predicate = true> <Delay = 1.35>
ST_593 : Operation 4321 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1404 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4321 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1404' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 594 <SV = 593> <Delay = 2.50>
ST_594 : Operation 4322 [1/1] (0.00ns)   --->   "%bitcast_ln14_1420 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1403" [kernel_rope.cpp:14]   --->   Operation 4322 'bitcast' 'bitcast_ln14_1420' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 4323 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1420"   --->   Operation 4323 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_594 : Operation 4324 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1420" [kernel_rope.cpp:14]   --->   Operation 4324 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_594 : Operation 4325 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1404 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4325 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1404' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_594 : Operation 4326 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1405 = muxlogic i32 148"   --->   Operation 4326 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1405' <Predicate = true> <Delay = 1.35>
ST_594 : Operation 4327 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1405 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4327 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1405' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 595 <SV = 594> <Delay = 2.50>
ST_595 : Operation 4328 [1/1] (0.00ns)   --->   "%bitcast_ln14_1421 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1404" [kernel_rope.cpp:14]   --->   Operation 4328 'bitcast' 'bitcast_ln14_1421' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 4329 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1421"   --->   Operation 4329 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_595 : Operation 4330 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1421" [kernel_rope.cpp:14]   --->   Operation 4330 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_595 : Operation 4331 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1405 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4331 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1405' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_595 : Operation 4332 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1406 = muxlogic i32 148"   --->   Operation 4332 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1406' <Predicate = true> <Delay = 1.35>
ST_595 : Operation 4333 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1406 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4333 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1406' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 596 <SV = 595> <Delay = 2.50>
ST_596 : Operation 4334 [1/1] (0.00ns)   --->   "%bitcast_ln14_1422 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1405" [kernel_rope.cpp:14]   --->   Operation 4334 'bitcast' 'bitcast_ln14_1422' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 4335 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1422"   --->   Operation 4335 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_596 : Operation 4336 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1422" [kernel_rope.cpp:14]   --->   Operation 4336 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_596 : Operation 4337 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1406 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4337 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1406' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_596 : Operation 4338 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1407 = muxlogic i32 148"   --->   Operation 4338 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1407' <Predicate = true> <Delay = 1.35>
ST_596 : Operation 4339 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1407 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4339 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1407' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 597 <SV = 596> <Delay = 2.50>
ST_597 : Operation 4340 [1/1] (0.00ns)   --->   "%bitcast_ln14_1423 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1406" [kernel_rope.cpp:14]   --->   Operation 4340 'bitcast' 'bitcast_ln14_1423' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 4341 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1423"   --->   Operation 4341 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_597 : Operation 4342 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1423" [kernel_rope.cpp:14]   --->   Operation 4342 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_597 : Operation 4343 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1407 = load i32 148" [kernel_rope.cpp:14]   --->   Operation 4343 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1407' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_597 : Operation 4344 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1408 = muxlogic i32 149"   --->   Operation 4344 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1408' <Predicate = true> <Delay = 1.35>
ST_597 : Operation 4345 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1408 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4345 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1408' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 598 <SV = 597> <Delay = 2.50>
ST_598 : Operation 4346 [1/1] (0.00ns)   --->   "%bitcast_ln14_1424 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1407" [kernel_rope.cpp:14]   --->   Operation 4346 'bitcast' 'bitcast_ln14_1424' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 4347 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1424"   --->   Operation 4347 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_598 : Operation 4348 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1424" [kernel_rope.cpp:14]   --->   Operation 4348 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_598 : Operation 4349 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1408 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4349 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1408' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_598 : Operation 4350 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1409 = muxlogic i32 149"   --->   Operation 4350 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1409' <Predicate = true> <Delay = 1.35>
ST_598 : Operation 4351 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1409 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4351 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1409' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 599 <SV = 598> <Delay = 2.50>
ST_599 : Operation 4352 [1/1] (0.00ns)   --->   "%bitcast_ln14_1425 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1408" [kernel_rope.cpp:14]   --->   Operation 4352 'bitcast' 'bitcast_ln14_1425' <Predicate = true> <Delay = 0.00>
ST_599 : Operation 4353 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1425"   --->   Operation 4353 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_599 : Operation 4354 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1425" [kernel_rope.cpp:14]   --->   Operation 4354 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_599 : Operation 4355 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1409 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4355 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1409' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_599 : Operation 4356 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1410 = muxlogic i32 149"   --->   Operation 4356 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1410' <Predicate = true> <Delay = 1.35>
ST_599 : Operation 4357 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1410 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4357 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1410' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 600 <SV = 599> <Delay = 2.50>
ST_600 : Operation 4358 [1/1] (0.00ns)   --->   "%bitcast_ln14_1426 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1409" [kernel_rope.cpp:14]   --->   Operation 4358 'bitcast' 'bitcast_ln14_1426' <Predicate = true> <Delay = 0.00>
ST_600 : Operation 4359 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1426"   --->   Operation 4359 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_600 : Operation 4360 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1426" [kernel_rope.cpp:14]   --->   Operation 4360 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_600 : Operation 4361 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1410 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4361 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1410' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_600 : Operation 4362 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1411 = muxlogic i32 149"   --->   Operation 4362 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1411' <Predicate = true> <Delay = 1.35>
ST_600 : Operation 4363 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1411 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4363 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1411' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 601 <SV = 600> <Delay = 2.50>
ST_601 : Operation 4364 [1/1] (0.00ns)   --->   "%bitcast_ln14_1427 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1410" [kernel_rope.cpp:14]   --->   Operation 4364 'bitcast' 'bitcast_ln14_1427' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 4365 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1427"   --->   Operation 4365 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_601 : Operation 4366 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1427" [kernel_rope.cpp:14]   --->   Operation 4366 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_601 : Operation 4367 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1411 = load i32 149" [kernel_rope.cpp:14]   --->   Operation 4367 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1411' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_601 : Operation 4368 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1412 = muxlogic i32 150"   --->   Operation 4368 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1412' <Predicate = true> <Delay = 1.35>
ST_601 : Operation 4369 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1412 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4369 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1412' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 602 <SV = 601> <Delay = 2.50>
ST_602 : Operation 4370 [1/1] (0.00ns)   --->   "%bitcast_ln14_1428 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1411" [kernel_rope.cpp:14]   --->   Operation 4370 'bitcast' 'bitcast_ln14_1428' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 4371 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1428"   --->   Operation 4371 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_602 : Operation 4372 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1428" [kernel_rope.cpp:14]   --->   Operation 4372 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_602 : Operation 4373 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1412 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4373 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1412' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_602 : Operation 4374 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1413 = muxlogic i32 150"   --->   Operation 4374 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1413' <Predicate = true> <Delay = 1.35>
ST_602 : Operation 4375 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1413 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4375 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1413' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 603 <SV = 602> <Delay = 2.50>
ST_603 : Operation 4376 [1/1] (0.00ns)   --->   "%bitcast_ln14_1429 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1412" [kernel_rope.cpp:14]   --->   Operation 4376 'bitcast' 'bitcast_ln14_1429' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 4377 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1429"   --->   Operation 4377 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_603 : Operation 4378 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1429" [kernel_rope.cpp:14]   --->   Operation 4378 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_603 : Operation 4379 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1413 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4379 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1413' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_603 : Operation 4380 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1414 = muxlogic i32 150"   --->   Operation 4380 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1414' <Predicate = true> <Delay = 1.35>
ST_603 : Operation 4381 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1414 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4381 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1414' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 604 <SV = 603> <Delay = 2.50>
ST_604 : Operation 4382 [1/1] (0.00ns)   --->   "%bitcast_ln14_1430 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1413" [kernel_rope.cpp:14]   --->   Operation 4382 'bitcast' 'bitcast_ln14_1430' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 4383 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1430"   --->   Operation 4383 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_604 : Operation 4384 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1430" [kernel_rope.cpp:14]   --->   Operation 4384 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_604 : Operation 4385 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1414 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4385 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1414' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_604 : Operation 4386 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1415 = muxlogic i32 150"   --->   Operation 4386 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1415' <Predicate = true> <Delay = 1.35>
ST_604 : Operation 4387 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1415 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4387 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1415' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 605 <SV = 604> <Delay = 2.50>
ST_605 : Operation 4388 [1/1] (0.00ns)   --->   "%bitcast_ln14_1431 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1414" [kernel_rope.cpp:14]   --->   Operation 4388 'bitcast' 'bitcast_ln14_1431' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 4389 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1431"   --->   Operation 4389 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_605 : Operation 4390 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1431" [kernel_rope.cpp:14]   --->   Operation 4390 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_605 : Operation 4391 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1415 = load i32 150" [kernel_rope.cpp:14]   --->   Operation 4391 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1415' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_605 : Operation 4392 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1416 = muxlogic i32 151"   --->   Operation 4392 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1416' <Predicate = true> <Delay = 1.35>
ST_605 : Operation 4393 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1416 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4393 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1416' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 606 <SV = 605> <Delay = 2.50>
ST_606 : Operation 4394 [1/1] (0.00ns)   --->   "%bitcast_ln14_1432 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1415" [kernel_rope.cpp:14]   --->   Operation 4394 'bitcast' 'bitcast_ln14_1432' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 4395 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1432"   --->   Operation 4395 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_606 : Operation 4396 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1432" [kernel_rope.cpp:14]   --->   Operation 4396 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_606 : Operation 4397 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1416 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4397 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1416' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_606 : Operation 4398 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1417 = muxlogic i32 151"   --->   Operation 4398 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1417' <Predicate = true> <Delay = 1.35>
ST_606 : Operation 4399 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1417 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4399 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1417' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 607 <SV = 606> <Delay = 2.50>
ST_607 : Operation 4400 [1/1] (0.00ns)   --->   "%bitcast_ln14_1433 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1416" [kernel_rope.cpp:14]   --->   Operation 4400 'bitcast' 'bitcast_ln14_1433' <Predicate = true> <Delay = 0.00>
ST_607 : Operation 4401 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1433"   --->   Operation 4401 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_607 : Operation 4402 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1433" [kernel_rope.cpp:14]   --->   Operation 4402 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_607 : Operation 4403 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1417 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4403 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1417' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_607 : Operation 4404 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1418 = muxlogic i32 151"   --->   Operation 4404 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1418' <Predicate = true> <Delay = 1.35>
ST_607 : Operation 4405 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1418 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4405 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1418' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 608 <SV = 607> <Delay = 2.50>
ST_608 : Operation 4406 [1/1] (0.00ns)   --->   "%bitcast_ln14_1434 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1417" [kernel_rope.cpp:14]   --->   Operation 4406 'bitcast' 'bitcast_ln14_1434' <Predicate = true> <Delay = 0.00>
ST_608 : Operation 4407 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1434"   --->   Operation 4407 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_608 : Operation 4408 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1434" [kernel_rope.cpp:14]   --->   Operation 4408 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_608 : Operation 4409 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1418 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4409 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1418' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_608 : Operation 4410 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1419 = muxlogic i32 151"   --->   Operation 4410 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1419' <Predicate = true> <Delay = 1.35>
ST_608 : Operation 4411 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1419 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4411 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1419' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 609 <SV = 608> <Delay = 2.50>
ST_609 : Operation 4412 [1/1] (0.00ns)   --->   "%bitcast_ln14_1435 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1418" [kernel_rope.cpp:14]   --->   Operation 4412 'bitcast' 'bitcast_ln14_1435' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 4413 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1435"   --->   Operation 4413 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_609 : Operation 4414 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1435" [kernel_rope.cpp:14]   --->   Operation 4414 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_609 : Operation 4415 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1419 = load i32 151" [kernel_rope.cpp:14]   --->   Operation 4415 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1419' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_609 : Operation 4416 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1420 = muxlogic i32 152"   --->   Operation 4416 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1420' <Predicate = true> <Delay = 1.35>
ST_609 : Operation 4417 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1420 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4417 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1420' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 610 <SV = 609> <Delay = 2.50>
ST_610 : Operation 4418 [1/1] (0.00ns)   --->   "%bitcast_ln14_1436 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1419" [kernel_rope.cpp:14]   --->   Operation 4418 'bitcast' 'bitcast_ln14_1436' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 4419 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1436"   --->   Operation 4419 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_610 : Operation 4420 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1436" [kernel_rope.cpp:14]   --->   Operation 4420 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_610 : Operation 4421 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1420 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4421 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1420' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_610 : Operation 4422 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1421 = muxlogic i32 152"   --->   Operation 4422 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1421' <Predicate = true> <Delay = 1.35>
ST_610 : Operation 4423 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1421 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4423 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1421' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 611 <SV = 610> <Delay = 2.50>
ST_611 : Operation 4424 [1/1] (0.00ns)   --->   "%bitcast_ln14_1437 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1420" [kernel_rope.cpp:14]   --->   Operation 4424 'bitcast' 'bitcast_ln14_1437' <Predicate = true> <Delay = 0.00>
ST_611 : Operation 4425 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1437"   --->   Operation 4425 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_611 : Operation 4426 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1437" [kernel_rope.cpp:14]   --->   Operation 4426 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_611 : Operation 4427 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1421 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4427 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1421' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_611 : Operation 4428 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1422 = muxlogic i32 152"   --->   Operation 4428 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1422' <Predicate = true> <Delay = 1.35>
ST_611 : Operation 4429 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1422 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4429 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1422' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 612 <SV = 611> <Delay = 2.50>
ST_612 : Operation 4430 [1/1] (0.00ns)   --->   "%bitcast_ln14_1438 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1421" [kernel_rope.cpp:14]   --->   Operation 4430 'bitcast' 'bitcast_ln14_1438' <Predicate = true> <Delay = 0.00>
ST_612 : Operation 4431 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1438"   --->   Operation 4431 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_612 : Operation 4432 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1438" [kernel_rope.cpp:14]   --->   Operation 4432 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_612 : Operation 4433 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1422 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4433 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1422' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_612 : Operation 4434 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1423 = muxlogic i32 152"   --->   Operation 4434 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1423' <Predicate = true> <Delay = 1.35>
ST_612 : Operation 4435 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1423 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4435 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1423' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 613 <SV = 612> <Delay = 2.50>
ST_613 : Operation 4436 [1/1] (0.00ns)   --->   "%bitcast_ln14_1439 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1422" [kernel_rope.cpp:14]   --->   Operation 4436 'bitcast' 'bitcast_ln14_1439' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 4437 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1439"   --->   Operation 4437 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_613 : Operation 4438 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1439" [kernel_rope.cpp:14]   --->   Operation 4438 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_613 : Operation 4439 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1423 = load i32 152" [kernel_rope.cpp:14]   --->   Operation 4439 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1423' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_613 : Operation 4440 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1424 = muxlogic i32 153"   --->   Operation 4440 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1424' <Predicate = true> <Delay = 1.35>
ST_613 : Operation 4441 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1424 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4441 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1424' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 614 <SV = 613> <Delay = 2.50>
ST_614 : Operation 4442 [1/1] (0.00ns)   --->   "%bitcast_ln14_1440 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1423" [kernel_rope.cpp:14]   --->   Operation 4442 'bitcast' 'bitcast_ln14_1440' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 4443 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1440"   --->   Operation 4443 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_614 : Operation 4444 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1440" [kernel_rope.cpp:14]   --->   Operation 4444 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_614 : Operation 4445 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1424 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4445 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1424' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_614 : Operation 4446 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1425 = muxlogic i32 153"   --->   Operation 4446 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1425' <Predicate = true> <Delay = 1.35>
ST_614 : Operation 4447 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1425 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4447 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1425' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 615 <SV = 614> <Delay = 2.50>
ST_615 : Operation 4448 [1/1] (0.00ns)   --->   "%bitcast_ln14_1441 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1424" [kernel_rope.cpp:14]   --->   Operation 4448 'bitcast' 'bitcast_ln14_1441' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 4449 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1441"   --->   Operation 4449 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_615 : Operation 4450 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1441" [kernel_rope.cpp:14]   --->   Operation 4450 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_615 : Operation 4451 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1425 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4451 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1425' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_615 : Operation 4452 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1426 = muxlogic i32 153"   --->   Operation 4452 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1426' <Predicate = true> <Delay = 1.35>
ST_615 : Operation 4453 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1426 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4453 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1426' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 616 <SV = 615> <Delay = 2.50>
ST_616 : Operation 4454 [1/1] (0.00ns)   --->   "%bitcast_ln14_1442 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1425" [kernel_rope.cpp:14]   --->   Operation 4454 'bitcast' 'bitcast_ln14_1442' <Predicate = true> <Delay = 0.00>
ST_616 : Operation 4455 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1442"   --->   Operation 4455 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_616 : Operation 4456 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1442" [kernel_rope.cpp:14]   --->   Operation 4456 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_616 : Operation 4457 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1426 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4457 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1426' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_616 : Operation 4458 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1427 = muxlogic i32 153"   --->   Operation 4458 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1427' <Predicate = true> <Delay = 1.35>
ST_616 : Operation 4459 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1427 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4459 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1427' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 617 <SV = 616> <Delay = 2.50>
ST_617 : Operation 4460 [1/1] (0.00ns)   --->   "%bitcast_ln14_1443 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1426" [kernel_rope.cpp:14]   --->   Operation 4460 'bitcast' 'bitcast_ln14_1443' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 4461 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1443"   --->   Operation 4461 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_617 : Operation 4462 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1443" [kernel_rope.cpp:14]   --->   Operation 4462 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_617 : Operation 4463 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1427 = load i32 153" [kernel_rope.cpp:14]   --->   Operation 4463 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1427' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_617 : Operation 4464 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1428 = muxlogic i32 154"   --->   Operation 4464 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1428' <Predicate = true> <Delay = 1.35>
ST_617 : Operation 4465 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1428 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4465 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1428' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 618 <SV = 617> <Delay = 2.50>
ST_618 : Operation 4466 [1/1] (0.00ns)   --->   "%bitcast_ln14_1444 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1427" [kernel_rope.cpp:14]   --->   Operation 4466 'bitcast' 'bitcast_ln14_1444' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 4467 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1444"   --->   Operation 4467 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_618 : Operation 4468 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1444" [kernel_rope.cpp:14]   --->   Operation 4468 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_618 : Operation 4469 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1428 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4469 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1428' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_618 : Operation 4470 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1429 = muxlogic i32 154"   --->   Operation 4470 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1429' <Predicate = true> <Delay = 1.35>
ST_618 : Operation 4471 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1429 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4471 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1429' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 619 <SV = 618> <Delay = 2.50>
ST_619 : Operation 4472 [1/1] (0.00ns)   --->   "%bitcast_ln14_1445 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1428" [kernel_rope.cpp:14]   --->   Operation 4472 'bitcast' 'bitcast_ln14_1445' <Predicate = true> <Delay = 0.00>
ST_619 : Operation 4473 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1445"   --->   Operation 4473 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_619 : Operation 4474 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1445" [kernel_rope.cpp:14]   --->   Operation 4474 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_619 : Operation 4475 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1429 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4475 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1429' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_619 : Operation 4476 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1430 = muxlogic i32 154"   --->   Operation 4476 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1430' <Predicate = true> <Delay = 1.35>
ST_619 : Operation 4477 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1430 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4477 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1430' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 620 <SV = 619> <Delay = 2.50>
ST_620 : Operation 4478 [1/1] (0.00ns)   --->   "%bitcast_ln14_1446 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1429" [kernel_rope.cpp:14]   --->   Operation 4478 'bitcast' 'bitcast_ln14_1446' <Predicate = true> <Delay = 0.00>
ST_620 : Operation 4479 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1446"   --->   Operation 4479 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_620 : Operation 4480 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1446" [kernel_rope.cpp:14]   --->   Operation 4480 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_620 : Operation 4481 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1430 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4481 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1430' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_620 : Operation 4482 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1431 = muxlogic i32 154"   --->   Operation 4482 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1431' <Predicate = true> <Delay = 1.35>
ST_620 : Operation 4483 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1431 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4483 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1431' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 621 <SV = 620> <Delay = 2.50>
ST_621 : Operation 4484 [1/1] (0.00ns)   --->   "%bitcast_ln14_1447 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1430" [kernel_rope.cpp:14]   --->   Operation 4484 'bitcast' 'bitcast_ln14_1447' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 4485 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1447"   --->   Operation 4485 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_621 : Operation 4486 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1447" [kernel_rope.cpp:14]   --->   Operation 4486 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_621 : Operation 4487 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1431 = load i32 154" [kernel_rope.cpp:14]   --->   Operation 4487 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1431' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_621 : Operation 4488 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1432 = muxlogic i32 155"   --->   Operation 4488 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1432' <Predicate = true> <Delay = 1.35>
ST_621 : Operation 4489 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1432 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4489 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1432' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 622 <SV = 621> <Delay = 2.50>
ST_622 : Operation 4490 [1/1] (0.00ns)   --->   "%bitcast_ln14_1448 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1431" [kernel_rope.cpp:14]   --->   Operation 4490 'bitcast' 'bitcast_ln14_1448' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4491 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1448"   --->   Operation 4491 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_622 : Operation 4492 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1448" [kernel_rope.cpp:14]   --->   Operation 4492 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_622 : Operation 4493 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1432 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4493 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1432' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_622 : Operation 4494 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1433 = muxlogic i32 155"   --->   Operation 4494 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1433' <Predicate = true> <Delay = 1.35>
ST_622 : Operation 4495 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1433 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4495 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1433' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 623 <SV = 622> <Delay = 2.50>
ST_623 : Operation 4496 [1/1] (0.00ns)   --->   "%bitcast_ln14_1449 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1432" [kernel_rope.cpp:14]   --->   Operation 4496 'bitcast' 'bitcast_ln14_1449' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 4497 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1449"   --->   Operation 4497 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_623 : Operation 4498 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1449" [kernel_rope.cpp:14]   --->   Operation 4498 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_623 : Operation 4499 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1433 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4499 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1433' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_623 : Operation 4500 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1434 = muxlogic i32 155"   --->   Operation 4500 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1434' <Predicate = true> <Delay = 1.35>
ST_623 : Operation 4501 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1434 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4501 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1434' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 624 <SV = 623> <Delay = 2.50>
ST_624 : Operation 4502 [1/1] (0.00ns)   --->   "%bitcast_ln14_1450 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1433" [kernel_rope.cpp:14]   --->   Operation 4502 'bitcast' 'bitcast_ln14_1450' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 4503 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1450"   --->   Operation 4503 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_624 : Operation 4504 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1450" [kernel_rope.cpp:14]   --->   Operation 4504 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_624 : Operation 4505 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1434 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4505 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1434' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_624 : Operation 4506 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1435 = muxlogic i32 155"   --->   Operation 4506 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1435' <Predicate = true> <Delay = 1.35>
ST_624 : Operation 4507 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1435 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4507 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1435' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 625 <SV = 624> <Delay = 2.50>
ST_625 : Operation 4508 [1/1] (0.00ns)   --->   "%bitcast_ln14_1451 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1434" [kernel_rope.cpp:14]   --->   Operation 4508 'bitcast' 'bitcast_ln14_1451' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 4509 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1451"   --->   Operation 4509 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_625 : Operation 4510 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1451" [kernel_rope.cpp:14]   --->   Operation 4510 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_625 : Operation 4511 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1435 = load i32 155" [kernel_rope.cpp:14]   --->   Operation 4511 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1435' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_625 : Operation 4512 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1436 = muxlogic i32 156"   --->   Operation 4512 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1436' <Predicate = true> <Delay = 1.35>
ST_625 : Operation 4513 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1436 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4513 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1436' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 626 <SV = 625> <Delay = 2.50>
ST_626 : Operation 4514 [1/1] (0.00ns)   --->   "%bitcast_ln14_1452 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1435" [kernel_rope.cpp:14]   --->   Operation 4514 'bitcast' 'bitcast_ln14_1452' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 4515 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1452"   --->   Operation 4515 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_626 : Operation 4516 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1452" [kernel_rope.cpp:14]   --->   Operation 4516 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_626 : Operation 4517 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1436 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4517 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1436' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_626 : Operation 4518 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1437 = muxlogic i32 156"   --->   Operation 4518 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1437' <Predicate = true> <Delay = 1.35>
ST_626 : Operation 4519 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1437 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4519 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1437' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 627 <SV = 626> <Delay = 2.50>
ST_627 : Operation 4520 [1/1] (0.00ns)   --->   "%bitcast_ln14_1453 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1436" [kernel_rope.cpp:14]   --->   Operation 4520 'bitcast' 'bitcast_ln14_1453' <Predicate = true> <Delay = 0.00>
ST_627 : Operation 4521 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1453"   --->   Operation 4521 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_627 : Operation 4522 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1453" [kernel_rope.cpp:14]   --->   Operation 4522 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_627 : Operation 4523 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1437 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4523 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1437' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_627 : Operation 4524 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1438 = muxlogic i32 156"   --->   Operation 4524 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1438' <Predicate = true> <Delay = 1.35>
ST_627 : Operation 4525 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1438 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4525 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1438' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 628 <SV = 627> <Delay = 2.50>
ST_628 : Operation 4526 [1/1] (0.00ns)   --->   "%bitcast_ln14_1454 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1437" [kernel_rope.cpp:14]   --->   Operation 4526 'bitcast' 'bitcast_ln14_1454' <Predicate = true> <Delay = 0.00>
ST_628 : Operation 4527 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1454"   --->   Operation 4527 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_628 : Operation 4528 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1454" [kernel_rope.cpp:14]   --->   Operation 4528 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_628 : Operation 4529 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1438 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4529 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1438' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_628 : Operation 4530 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1439 = muxlogic i32 156"   --->   Operation 4530 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1439' <Predicate = true> <Delay = 1.35>
ST_628 : Operation 4531 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1439 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4531 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1439' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 629 <SV = 628> <Delay = 2.50>
ST_629 : Operation 4532 [1/1] (0.00ns)   --->   "%bitcast_ln14_1455 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1438" [kernel_rope.cpp:14]   --->   Operation 4532 'bitcast' 'bitcast_ln14_1455' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 4533 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1455"   --->   Operation 4533 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_629 : Operation 4534 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1455" [kernel_rope.cpp:14]   --->   Operation 4534 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_629 : Operation 4535 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1439 = load i32 156" [kernel_rope.cpp:14]   --->   Operation 4535 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1439' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_629 : Operation 4536 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1440 = muxlogic i32 157"   --->   Operation 4536 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1440' <Predicate = true> <Delay = 1.35>
ST_629 : Operation 4537 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1440 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4537 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1440' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 630 <SV = 629> <Delay = 2.50>
ST_630 : Operation 4538 [1/1] (0.00ns)   --->   "%bitcast_ln14_1456 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1439" [kernel_rope.cpp:14]   --->   Operation 4538 'bitcast' 'bitcast_ln14_1456' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 4539 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1456"   --->   Operation 4539 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_630 : Operation 4540 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1456" [kernel_rope.cpp:14]   --->   Operation 4540 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_630 : Operation 4541 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1440 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4541 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1440' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_630 : Operation 4542 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1441 = muxlogic i32 157"   --->   Operation 4542 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1441' <Predicate = true> <Delay = 1.35>
ST_630 : Operation 4543 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1441 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4543 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1441' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 631 <SV = 630> <Delay = 2.50>
ST_631 : Operation 4544 [1/1] (0.00ns)   --->   "%bitcast_ln14_1457 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1440" [kernel_rope.cpp:14]   --->   Operation 4544 'bitcast' 'bitcast_ln14_1457' <Predicate = true> <Delay = 0.00>
ST_631 : Operation 4545 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1457"   --->   Operation 4545 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_631 : Operation 4546 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1457" [kernel_rope.cpp:14]   --->   Operation 4546 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_631 : Operation 4547 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1441 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4547 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1441' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_631 : Operation 4548 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1442 = muxlogic i32 157"   --->   Operation 4548 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1442' <Predicate = true> <Delay = 1.35>
ST_631 : Operation 4549 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1442 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4549 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1442' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 632 <SV = 631> <Delay = 2.50>
ST_632 : Operation 4550 [1/1] (0.00ns)   --->   "%bitcast_ln14_1458 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1441" [kernel_rope.cpp:14]   --->   Operation 4550 'bitcast' 'bitcast_ln14_1458' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 4551 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1458"   --->   Operation 4551 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_632 : Operation 4552 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1458" [kernel_rope.cpp:14]   --->   Operation 4552 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_632 : Operation 4553 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1442 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4553 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1442' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_632 : Operation 4554 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1443 = muxlogic i32 157"   --->   Operation 4554 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1443' <Predicate = true> <Delay = 1.35>
ST_632 : Operation 4555 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1443 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4555 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1443' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 633 <SV = 632> <Delay = 2.50>
ST_633 : Operation 4556 [1/1] (0.00ns)   --->   "%bitcast_ln14_1459 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1442" [kernel_rope.cpp:14]   --->   Operation 4556 'bitcast' 'bitcast_ln14_1459' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 4557 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1459"   --->   Operation 4557 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_633 : Operation 4558 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1459" [kernel_rope.cpp:14]   --->   Operation 4558 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_633 : Operation 4559 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1443 = load i32 157" [kernel_rope.cpp:14]   --->   Operation 4559 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1443' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_633 : Operation 4560 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1444 = muxlogic i32 158"   --->   Operation 4560 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1444' <Predicate = true> <Delay = 1.35>
ST_633 : Operation 4561 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1444 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4561 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1444' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 634 <SV = 633> <Delay = 2.50>
ST_634 : Operation 4562 [1/1] (0.00ns)   --->   "%bitcast_ln14_1460 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1443" [kernel_rope.cpp:14]   --->   Operation 4562 'bitcast' 'bitcast_ln14_1460' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 4563 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1460"   --->   Operation 4563 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_634 : Operation 4564 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1460" [kernel_rope.cpp:14]   --->   Operation 4564 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_634 : Operation 4565 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1444 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4565 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1444' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_634 : Operation 4566 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1445 = muxlogic i32 158"   --->   Operation 4566 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1445' <Predicate = true> <Delay = 1.35>
ST_634 : Operation 4567 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1445 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4567 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1445' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 635 <SV = 634> <Delay = 2.50>
ST_635 : Operation 4568 [1/1] (0.00ns)   --->   "%bitcast_ln14_1461 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1444" [kernel_rope.cpp:14]   --->   Operation 4568 'bitcast' 'bitcast_ln14_1461' <Predicate = true> <Delay = 0.00>
ST_635 : Operation 4569 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1461"   --->   Operation 4569 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_635 : Operation 4570 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1461" [kernel_rope.cpp:14]   --->   Operation 4570 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_635 : Operation 4571 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1445 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4571 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1445' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_635 : Operation 4572 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1446 = muxlogic i32 158"   --->   Operation 4572 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1446' <Predicate = true> <Delay = 1.35>
ST_635 : Operation 4573 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1446 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4573 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1446' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 636 <SV = 635> <Delay = 2.50>
ST_636 : Operation 4574 [1/1] (0.00ns)   --->   "%bitcast_ln14_1462 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1445" [kernel_rope.cpp:14]   --->   Operation 4574 'bitcast' 'bitcast_ln14_1462' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 4575 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1462"   --->   Operation 4575 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_636 : Operation 4576 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1462" [kernel_rope.cpp:14]   --->   Operation 4576 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_636 : Operation 4577 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1446 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4577 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1446' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_636 : Operation 4578 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1447 = muxlogic i32 158"   --->   Operation 4578 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1447' <Predicate = true> <Delay = 1.35>
ST_636 : Operation 4579 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1447 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4579 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1447' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 637 <SV = 636> <Delay = 2.50>
ST_637 : Operation 4580 [1/1] (0.00ns)   --->   "%bitcast_ln14_1463 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1446" [kernel_rope.cpp:14]   --->   Operation 4580 'bitcast' 'bitcast_ln14_1463' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 4581 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1463"   --->   Operation 4581 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_637 : Operation 4582 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1463" [kernel_rope.cpp:14]   --->   Operation 4582 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_637 : Operation 4583 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1447 = load i32 158" [kernel_rope.cpp:14]   --->   Operation 4583 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1447' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_637 : Operation 4584 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1448 = muxlogic i32 159"   --->   Operation 4584 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1448' <Predicate = true> <Delay = 1.35>
ST_637 : Operation 4585 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1448 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4585 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1448' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 638 <SV = 637> <Delay = 2.50>
ST_638 : Operation 4586 [1/1] (0.00ns)   --->   "%bitcast_ln14_1464 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1447" [kernel_rope.cpp:14]   --->   Operation 4586 'bitcast' 'bitcast_ln14_1464' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4587 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1464"   --->   Operation 4587 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_638 : Operation 4588 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1464" [kernel_rope.cpp:14]   --->   Operation 4588 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_638 : Operation 4589 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1448 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4589 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1448' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_638 : Operation 4590 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1449 = muxlogic i32 159"   --->   Operation 4590 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1449' <Predicate = true> <Delay = 1.35>
ST_638 : Operation 4591 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1449 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4591 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1449' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 639 <SV = 638> <Delay = 2.50>
ST_639 : Operation 4592 [1/1] (0.00ns)   --->   "%bitcast_ln14_1465 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1448" [kernel_rope.cpp:14]   --->   Operation 4592 'bitcast' 'bitcast_ln14_1465' <Predicate = true> <Delay = 0.00>
ST_639 : Operation 4593 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1465"   --->   Operation 4593 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_639 : Operation 4594 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1465" [kernel_rope.cpp:14]   --->   Operation 4594 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_639 : Operation 4595 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1449 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4595 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1449' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_639 : Operation 4596 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1450 = muxlogic i32 159"   --->   Operation 4596 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1450' <Predicate = true> <Delay = 1.35>
ST_639 : Operation 4597 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1450 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4597 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1450' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 640 <SV = 639> <Delay = 2.50>
ST_640 : Operation 4598 [1/1] (0.00ns)   --->   "%bitcast_ln14_1466 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1449" [kernel_rope.cpp:14]   --->   Operation 4598 'bitcast' 'bitcast_ln14_1466' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 4599 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1466"   --->   Operation 4599 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_640 : Operation 4600 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1466" [kernel_rope.cpp:14]   --->   Operation 4600 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_640 : Operation 4601 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1450 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4601 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1450' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_640 : Operation 4602 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1451 = muxlogic i32 159"   --->   Operation 4602 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1451' <Predicate = true> <Delay = 1.35>
ST_640 : Operation 4603 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1451 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4603 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1451' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 641 <SV = 640> <Delay = 2.50>
ST_641 : Operation 4604 [1/1] (0.00ns)   --->   "%bitcast_ln14_1467 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1450" [kernel_rope.cpp:14]   --->   Operation 4604 'bitcast' 'bitcast_ln14_1467' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 4605 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1467"   --->   Operation 4605 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_641 : Operation 4606 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1467" [kernel_rope.cpp:14]   --->   Operation 4606 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_641 : Operation 4607 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1451 = load i32 159" [kernel_rope.cpp:14]   --->   Operation 4607 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1451' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_641 : Operation 4608 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1452 = muxlogic i32 160"   --->   Operation 4608 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1452' <Predicate = true> <Delay = 1.35>
ST_641 : Operation 4609 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1452 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4609 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1452' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 642 <SV = 641> <Delay = 2.50>
ST_642 : Operation 4610 [1/1] (0.00ns)   --->   "%bitcast_ln14_1468 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1451" [kernel_rope.cpp:14]   --->   Operation 4610 'bitcast' 'bitcast_ln14_1468' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 4611 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1468"   --->   Operation 4611 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_642 : Operation 4612 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1468" [kernel_rope.cpp:14]   --->   Operation 4612 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_642 : Operation 4613 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1452 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4613 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1452' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_642 : Operation 4614 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1453 = muxlogic i32 160"   --->   Operation 4614 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1453' <Predicate = true> <Delay = 1.35>
ST_642 : Operation 4615 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1453 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4615 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1453' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 643 <SV = 642> <Delay = 2.50>
ST_643 : Operation 4616 [1/1] (0.00ns)   --->   "%bitcast_ln14_1469 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1452" [kernel_rope.cpp:14]   --->   Operation 4616 'bitcast' 'bitcast_ln14_1469' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 4617 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1469"   --->   Operation 4617 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_643 : Operation 4618 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1469" [kernel_rope.cpp:14]   --->   Operation 4618 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_643 : Operation 4619 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1453 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4619 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1453' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_643 : Operation 4620 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1454 = muxlogic i32 160"   --->   Operation 4620 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1454' <Predicate = true> <Delay = 1.35>
ST_643 : Operation 4621 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1454 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4621 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1454' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 644 <SV = 643> <Delay = 2.50>
ST_644 : Operation 4622 [1/1] (0.00ns)   --->   "%bitcast_ln14_1470 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1453" [kernel_rope.cpp:14]   --->   Operation 4622 'bitcast' 'bitcast_ln14_1470' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 4623 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1470"   --->   Operation 4623 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_644 : Operation 4624 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1470" [kernel_rope.cpp:14]   --->   Operation 4624 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_644 : Operation 4625 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1454 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4625 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1454' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_644 : Operation 4626 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1455 = muxlogic i32 160"   --->   Operation 4626 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1455' <Predicate = true> <Delay = 1.35>
ST_644 : Operation 4627 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1455 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4627 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1455' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 645 <SV = 644> <Delay = 2.50>
ST_645 : Operation 4628 [1/1] (0.00ns)   --->   "%bitcast_ln14_1471 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1454" [kernel_rope.cpp:14]   --->   Operation 4628 'bitcast' 'bitcast_ln14_1471' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 4629 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1471"   --->   Operation 4629 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_645 : Operation 4630 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1471" [kernel_rope.cpp:14]   --->   Operation 4630 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_645 : Operation 4631 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1455 = load i32 160" [kernel_rope.cpp:14]   --->   Operation 4631 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1455' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_645 : Operation 4632 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1456 = muxlogic i32 161"   --->   Operation 4632 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1456' <Predicate = true> <Delay = 1.35>
ST_645 : Operation 4633 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1456 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4633 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1456' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 646 <SV = 645> <Delay = 2.50>
ST_646 : Operation 4634 [1/1] (0.00ns)   --->   "%bitcast_ln14_1472 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1455" [kernel_rope.cpp:14]   --->   Operation 4634 'bitcast' 'bitcast_ln14_1472' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 4635 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1472"   --->   Operation 4635 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_646 : Operation 4636 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1472" [kernel_rope.cpp:14]   --->   Operation 4636 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_646 : Operation 4637 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1456 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4637 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1456' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_646 : Operation 4638 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1457 = muxlogic i32 161"   --->   Operation 4638 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1457' <Predicate = true> <Delay = 1.35>
ST_646 : Operation 4639 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1457 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4639 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1457' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 647 <SV = 646> <Delay = 2.50>
ST_647 : Operation 4640 [1/1] (0.00ns)   --->   "%bitcast_ln14_1473 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1456" [kernel_rope.cpp:14]   --->   Operation 4640 'bitcast' 'bitcast_ln14_1473' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 4641 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1473"   --->   Operation 4641 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_647 : Operation 4642 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1473" [kernel_rope.cpp:14]   --->   Operation 4642 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_647 : Operation 4643 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1457 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4643 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1457' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_647 : Operation 4644 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1458 = muxlogic i32 161"   --->   Operation 4644 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1458' <Predicate = true> <Delay = 1.35>
ST_647 : Operation 4645 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1458 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4645 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1458' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 648 <SV = 647> <Delay = 2.50>
ST_648 : Operation 4646 [1/1] (0.00ns)   --->   "%bitcast_ln14_1474 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1457" [kernel_rope.cpp:14]   --->   Operation 4646 'bitcast' 'bitcast_ln14_1474' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 4647 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1474"   --->   Operation 4647 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_648 : Operation 4648 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1474" [kernel_rope.cpp:14]   --->   Operation 4648 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_648 : Operation 4649 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1458 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4649 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1458' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_648 : Operation 4650 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1459 = muxlogic i32 161"   --->   Operation 4650 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1459' <Predicate = true> <Delay = 1.35>
ST_648 : Operation 4651 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1459 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4651 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1459' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 649 <SV = 648> <Delay = 2.50>
ST_649 : Operation 4652 [1/1] (0.00ns)   --->   "%bitcast_ln14_1475 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1458" [kernel_rope.cpp:14]   --->   Operation 4652 'bitcast' 'bitcast_ln14_1475' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 4653 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1475"   --->   Operation 4653 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_649 : Operation 4654 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1475" [kernel_rope.cpp:14]   --->   Operation 4654 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_649 : Operation 4655 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1459 = load i32 161" [kernel_rope.cpp:14]   --->   Operation 4655 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1459' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_649 : Operation 4656 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1460 = muxlogic i32 162"   --->   Operation 4656 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1460' <Predicate = true> <Delay = 1.35>
ST_649 : Operation 4657 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1460 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4657 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1460' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 650 <SV = 649> <Delay = 2.50>
ST_650 : Operation 4658 [1/1] (0.00ns)   --->   "%bitcast_ln14_1476 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1459" [kernel_rope.cpp:14]   --->   Operation 4658 'bitcast' 'bitcast_ln14_1476' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 4659 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1476"   --->   Operation 4659 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_650 : Operation 4660 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1476" [kernel_rope.cpp:14]   --->   Operation 4660 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_650 : Operation 4661 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1460 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4661 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1460' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_650 : Operation 4662 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1461 = muxlogic i32 162"   --->   Operation 4662 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1461' <Predicate = true> <Delay = 1.35>
ST_650 : Operation 4663 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1461 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4663 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1461' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 651 <SV = 650> <Delay = 2.50>
ST_651 : Operation 4664 [1/1] (0.00ns)   --->   "%bitcast_ln14_1477 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1460" [kernel_rope.cpp:14]   --->   Operation 4664 'bitcast' 'bitcast_ln14_1477' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 4665 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1477"   --->   Operation 4665 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_651 : Operation 4666 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1477" [kernel_rope.cpp:14]   --->   Operation 4666 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_651 : Operation 4667 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1461 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4667 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1461' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_651 : Operation 4668 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1462 = muxlogic i32 162"   --->   Operation 4668 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1462' <Predicate = true> <Delay = 1.35>
ST_651 : Operation 4669 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1462 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4669 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1462' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 652 <SV = 651> <Delay = 2.50>
ST_652 : Operation 4670 [1/1] (0.00ns)   --->   "%bitcast_ln14_1478 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1461" [kernel_rope.cpp:14]   --->   Operation 4670 'bitcast' 'bitcast_ln14_1478' <Predicate = true> <Delay = 0.00>
ST_652 : Operation 4671 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1478"   --->   Operation 4671 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_652 : Operation 4672 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1478" [kernel_rope.cpp:14]   --->   Operation 4672 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_652 : Operation 4673 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1462 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4673 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1462' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_652 : Operation 4674 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1463 = muxlogic i32 162"   --->   Operation 4674 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1463' <Predicate = true> <Delay = 1.35>
ST_652 : Operation 4675 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1463 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4675 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1463' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 653 <SV = 652> <Delay = 2.50>
ST_653 : Operation 4676 [1/1] (0.00ns)   --->   "%bitcast_ln14_1479 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1462" [kernel_rope.cpp:14]   --->   Operation 4676 'bitcast' 'bitcast_ln14_1479' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 4677 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1479"   --->   Operation 4677 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_653 : Operation 4678 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1479" [kernel_rope.cpp:14]   --->   Operation 4678 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_653 : Operation 4679 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1463 = load i32 162" [kernel_rope.cpp:14]   --->   Operation 4679 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1463' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_653 : Operation 4680 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1464 = muxlogic i32 163"   --->   Operation 4680 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1464' <Predicate = true> <Delay = 1.35>
ST_653 : Operation 4681 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1464 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4681 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1464' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 654 <SV = 653> <Delay = 2.50>
ST_654 : Operation 4682 [1/1] (0.00ns)   --->   "%bitcast_ln14_1480 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1463" [kernel_rope.cpp:14]   --->   Operation 4682 'bitcast' 'bitcast_ln14_1480' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 4683 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1480"   --->   Operation 4683 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_654 : Operation 4684 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1480" [kernel_rope.cpp:14]   --->   Operation 4684 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_654 : Operation 4685 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1464 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4685 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1464' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_654 : Operation 4686 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1465 = muxlogic i32 163"   --->   Operation 4686 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1465' <Predicate = true> <Delay = 1.35>
ST_654 : Operation 4687 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1465 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4687 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1465' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 655 <SV = 654> <Delay = 2.50>
ST_655 : Operation 4688 [1/1] (0.00ns)   --->   "%bitcast_ln14_1481 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1464" [kernel_rope.cpp:14]   --->   Operation 4688 'bitcast' 'bitcast_ln14_1481' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 4689 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1481"   --->   Operation 4689 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_655 : Operation 4690 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1481" [kernel_rope.cpp:14]   --->   Operation 4690 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_655 : Operation 4691 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1465 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4691 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1465' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_655 : Operation 4692 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1466 = muxlogic i32 163"   --->   Operation 4692 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1466' <Predicate = true> <Delay = 1.35>
ST_655 : Operation 4693 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1466 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4693 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1466' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 656 <SV = 655> <Delay = 2.50>
ST_656 : Operation 4694 [1/1] (0.00ns)   --->   "%bitcast_ln14_1482 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1465" [kernel_rope.cpp:14]   --->   Operation 4694 'bitcast' 'bitcast_ln14_1482' <Predicate = true> <Delay = 0.00>
ST_656 : Operation 4695 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1482"   --->   Operation 4695 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_656 : Operation 4696 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1482" [kernel_rope.cpp:14]   --->   Operation 4696 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_656 : Operation 4697 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1466 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4697 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1466' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_656 : Operation 4698 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1467 = muxlogic i32 163"   --->   Operation 4698 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1467' <Predicate = true> <Delay = 1.35>
ST_656 : Operation 4699 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1467 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4699 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1467' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 657 <SV = 656> <Delay = 2.50>
ST_657 : Operation 4700 [1/1] (0.00ns)   --->   "%bitcast_ln14_1483 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1466" [kernel_rope.cpp:14]   --->   Operation 4700 'bitcast' 'bitcast_ln14_1483' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 4701 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1483"   --->   Operation 4701 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_657 : Operation 4702 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1483" [kernel_rope.cpp:14]   --->   Operation 4702 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_657 : Operation 4703 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1467 = load i32 163" [kernel_rope.cpp:14]   --->   Operation 4703 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1467' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_657 : Operation 4704 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1468 = muxlogic i32 164"   --->   Operation 4704 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1468' <Predicate = true> <Delay = 1.35>
ST_657 : Operation 4705 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1468 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4705 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1468' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 658 <SV = 657> <Delay = 2.50>
ST_658 : Operation 4706 [1/1] (0.00ns)   --->   "%bitcast_ln14_1484 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1467" [kernel_rope.cpp:14]   --->   Operation 4706 'bitcast' 'bitcast_ln14_1484' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 4707 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1484"   --->   Operation 4707 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_658 : Operation 4708 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1484" [kernel_rope.cpp:14]   --->   Operation 4708 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_658 : Operation 4709 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1468 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4709 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1468' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_658 : Operation 4710 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1469 = muxlogic i32 164"   --->   Operation 4710 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1469' <Predicate = true> <Delay = 1.35>
ST_658 : Operation 4711 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1469 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4711 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1469' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 659 <SV = 658> <Delay = 2.50>
ST_659 : Operation 4712 [1/1] (0.00ns)   --->   "%bitcast_ln14_1485 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1468" [kernel_rope.cpp:14]   --->   Operation 4712 'bitcast' 'bitcast_ln14_1485' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 4713 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1485"   --->   Operation 4713 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_659 : Operation 4714 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1485" [kernel_rope.cpp:14]   --->   Operation 4714 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_659 : Operation 4715 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1469 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4715 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1469' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_659 : Operation 4716 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1470 = muxlogic i32 164"   --->   Operation 4716 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1470' <Predicate = true> <Delay = 1.35>
ST_659 : Operation 4717 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1470 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4717 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1470' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 660 <SV = 659> <Delay = 2.50>
ST_660 : Operation 4718 [1/1] (0.00ns)   --->   "%bitcast_ln14_1486 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1469" [kernel_rope.cpp:14]   --->   Operation 4718 'bitcast' 'bitcast_ln14_1486' <Predicate = true> <Delay = 0.00>
ST_660 : Operation 4719 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1486"   --->   Operation 4719 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_660 : Operation 4720 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1486" [kernel_rope.cpp:14]   --->   Operation 4720 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_660 : Operation 4721 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1470 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4721 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1470' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_660 : Operation 4722 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1471 = muxlogic i32 164"   --->   Operation 4722 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1471' <Predicate = true> <Delay = 1.35>
ST_660 : Operation 4723 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1471 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4723 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1471' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 661 <SV = 660> <Delay = 2.50>
ST_661 : Operation 4724 [1/1] (0.00ns)   --->   "%bitcast_ln14_1487 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1470" [kernel_rope.cpp:14]   --->   Operation 4724 'bitcast' 'bitcast_ln14_1487' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 4725 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1487"   --->   Operation 4725 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_661 : Operation 4726 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1487" [kernel_rope.cpp:14]   --->   Operation 4726 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_661 : Operation 4727 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1471 = load i32 164" [kernel_rope.cpp:14]   --->   Operation 4727 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1471' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_661 : Operation 4728 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1472 = muxlogic i32 165"   --->   Operation 4728 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1472' <Predicate = true> <Delay = 1.35>
ST_661 : Operation 4729 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1472 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4729 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1472' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 662 <SV = 661> <Delay = 2.50>
ST_662 : Operation 4730 [1/1] (0.00ns)   --->   "%bitcast_ln14_1488 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1471" [kernel_rope.cpp:14]   --->   Operation 4730 'bitcast' 'bitcast_ln14_1488' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 4731 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1488"   --->   Operation 4731 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_662 : Operation 4732 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1488" [kernel_rope.cpp:14]   --->   Operation 4732 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_662 : Operation 4733 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1472 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4733 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1472' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_662 : Operation 4734 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1473 = muxlogic i32 165"   --->   Operation 4734 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1473' <Predicate = true> <Delay = 1.35>
ST_662 : Operation 4735 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1473 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4735 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1473' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 663 <SV = 662> <Delay = 2.50>
ST_663 : Operation 4736 [1/1] (0.00ns)   --->   "%bitcast_ln14_1489 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1472" [kernel_rope.cpp:14]   --->   Operation 4736 'bitcast' 'bitcast_ln14_1489' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 4737 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1489"   --->   Operation 4737 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_663 : Operation 4738 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1489" [kernel_rope.cpp:14]   --->   Operation 4738 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_663 : Operation 4739 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1473 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4739 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1473' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_663 : Operation 4740 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1474 = muxlogic i32 165"   --->   Operation 4740 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1474' <Predicate = true> <Delay = 1.35>
ST_663 : Operation 4741 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1474 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4741 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1474' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 664 <SV = 663> <Delay = 2.50>
ST_664 : Operation 4742 [1/1] (0.00ns)   --->   "%bitcast_ln14_1490 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1473" [kernel_rope.cpp:14]   --->   Operation 4742 'bitcast' 'bitcast_ln14_1490' <Predicate = true> <Delay = 0.00>
ST_664 : Operation 4743 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1490"   --->   Operation 4743 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_664 : Operation 4744 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1490" [kernel_rope.cpp:14]   --->   Operation 4744 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_664 : Operation 4745 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1474 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4745 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1474' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_664 : Operation 4746 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1475 = muxlogic i32 165"   --->   Operation 4746 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1475' <Predicate = true> <Delay = 1.35>
ST_664 : Operation 4747 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1475 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4747 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1475' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 665 <SV = 664> <Delay = 2.50>
ST_665 : Operation 4748 [1/1] (0.00ns)   --->   "%bitcast_ln14_1491 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1474" [kernel_rope.cpp:14]   --->   Operation 4748 'bitcast' 'bitcast_ln14_1491' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 4749 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1491"   --->   Operation 4749 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_665 : Operation 4750 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1491" [kernel_rope.cpp:14]   --->   Operation 4750 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_665 : Operation 4751 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1475 = load i32 165" [kernel_rope.cpp:14]   --->   Operation 4751 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1475' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_665 : Operation 4752 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1476 = muxlogic i32 166"   --->   Operation 4752 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1476' <Predicate = true> <Delay = 1.35>
ST_665 : Operation 4753 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1476 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4753 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1476' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 666 <SV = 665> <Delay = 2.50>
ST_666 : Operation 4754 [1/1] (0.00ns)   --->   "%bitcast_ln14_1492 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1475" [kernel_rope.cpp:14]   --->   Operation 4754 'bitcast' 'bitcast_ln14_1492' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 4755 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1492"   --->   Operation 4755 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_666 : Operation 4756 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1492" [kernel_rope.cpp:14]   --->   Operation 4756 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_666 : Operation 4757 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1476 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4757 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1476' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_666 : Operation 4758 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1477 = muxlogic i32 166"   --->   Operation 4758 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1477' <Predicate = true> <Delay = 1.35>
ST_666 : Operation 4759 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1477 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4759 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1477' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 667 <SV = 666> <Delay = 2.50>
ST_667 : Operation 4760 [1/1] (0.00ns)   --->   "%bitcast_ln14_1493 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1476" [kernel_rope.cpp:14]   --->   Operation 4760 'bitcast' 'bitcast_ln14_1493' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 4761 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1493"   --->   Operation 4761 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_667 : Operation 4762 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1493" [kernel_rope.cpp:14]   --->   Operation 4762 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_667 : Operation 4763 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1477 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4763 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1477' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_667 : Operation 4764 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1478 = muxlogic i32 166"   --->   Operation 4764 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1478' <Predicate = true> <Delay = 1.35>
ST_667 : Operation 4765 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1478 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4765 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1478' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 668 <SV = 667> <Delay = 2.50>
ST_668 : Operation 4766 [1/1] (0.00ns)   --->   "%bitcast_ln14_1494 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1477" [kernel_rope.cpp:14]   --->   Operation 4766 'bitcast' 'bitcast_ln14_1494' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 4767 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1494"   --->   Operation 4767 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_668 : Operation 4768 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1494" [kernel_rope.cpp:14]   --->   Operation 4768 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_668 : Operation 4769 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1478 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4769 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1478' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_668 : Operation 4770 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1479 = muxlogic i32 166"   --->   Operation 4770 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1479' <Predicate = true> <Delay = 1.35>
ST_668 : Operation 4771 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1479 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4771 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1479' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 669 <SV = 668> <Delay = 2.50>
ST_669 : Operation 4772 [1/1] (0.00ns)   --->   "%bitcast_ln14_1495 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1478" [kernel_rope.cpp:14]   --->   Operation 4772 'bitcast' 'bitcast_ln14_1495' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 4773 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1495"   --->   Operation 4773 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_669 : Operation 4774 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1495" [kernel_rope.cpp:14]   --->   Operation 4774 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_669 : Operation 4775 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1479 = load i32 166" [kernel_rope.cpp:14]   --->   Operation 4775 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1479' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_669 : Operation 4776 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1480 = muxlogic i32 167"   --->   Operation 4776 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1480' <Predicate = true> <Delay = 1.35>
ST_669 : Operation 4777 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1480 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4777 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1480' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 670 <SV = 669> <Delay = 2.50>
ST_670 : Operation 4778 [1/1] (0.00ns)   --->   "%bitcast_ln14_1496 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1479" [kernel_rope.cpp:14]   --->   Operation 4778 'bitcast' 'bitcast_ln14_1496' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 4779 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1496"   --->   Operation 4779 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_670 : Operation 4780 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1496" [kernel_rope.cpp:14]   --->   Operation 4780 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_670 : Operation 4781 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1480 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4781 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1480' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_670 : Operation 4782 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1481 = muxlogic i32 167"   --->   Operation 4782 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1481' <Predicate = true> <Delay = 1.35>
ST_670 : Operation 4783 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1481 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4783 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1481' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 671 <SV = 670> <Delay = 2.50>
ST_671 : Operation 4784 [1/1] (0.00ns)   --->   "%bitcast_ln14_1497 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1480" [kernel_rope.cpp:14]   --->   Operation 4784 'bitcast' 'bitcast_ln14_1497' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 4785 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1497"   --->   Operation 4785 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_671 : Operation 4786 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1497" [kernel_rope.cpp:14]   --->   Operation 4786 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_671 : Operation 4787 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1481 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4787 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1481' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_671 : Operation 4788 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1482 = muxlogic i32 167"   --->   Operation 4788 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1482' <Predicate = true> <Delay = 1.35>
ST_671 : Operation 4789 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1482 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4789 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1482' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 672 <SV = 671> <Delay = 2.50>
ST_672 : Operation 4790 [1/1] (0.00ns)   --->   "%bitcast_ln14_1498 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1481" [kernel_rope.cpp:14]   --->   Operation 4790 'bitcast' 'bitcast_ln14_1498' <Predicate = true> <Delay = 0.00>
ST_672 : Operation 4791 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1498"   --->   Operation 4791 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_672 : Operation 4792 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1498" [kernel_rope.cpp:14]   --->   Operation 4792 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_672 : Operation 4793 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1482 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4793 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1482' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_672 : Operation 4794 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1483 = muxlogic i32 167"   --->   Operation 4794 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1483' <Predicate = true> <Delay = 1.35>
ST_672 : Operation 4795 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1483 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4795 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1483' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 673 <SV = 672> <Delay = 2.50>
ST_673 : Operation 4796 [1/1] (0.00ns)   --->   "%bitcast_ln14_1499 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1482" [kernel_rope.cpp:14]   --->   Operation 4796 'bitcast' 'bitcast_ln14_1499' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 4797 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1499"   --->   Operation 4797 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_673 : Operation 4798 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1499" [kernel_rope.cpp:14]   --->   Operation 4798 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_673 : Operation 4799 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1483 = load i32 167" [kernel_rope.cpp:14]   --->   Operation 4799 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1483' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_673 : Operation 4800 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1484 = muxlogic i32 168"   --->   Operation 4800 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1484' <Predicate = true> <Delay = 1.35>
ST_673 : Operation 4801 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1484 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4801 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1484' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 674 <SV = 673> <Delay = 2.50>
ST_674 : Operation 4802 [1/1] (0.00ns)   --->   "%bitcast_ln14_1500 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1483" [kernel_rope.cpp:14]   --->   Operation 4802 'bitcast' 'bitcast_ln14_1500' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 4803 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1500"   --->   Operation 4803 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_674 : Operation 4804 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1500" [kernel_rope.cpp:14]   --->   Operation 4804 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_674 : Operation 4805 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1484 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4805 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1484' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_674 : Operation 4806 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1485 = muxlogic i32 168"   --->   Operation 4806 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1485' <Predicate = true> <Delay = 1.35>
ST_674 : Operation 4807 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1485 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4807 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1485' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 675 <SV = 674> <Delay = 2.50>
ST_675 : Operation 4808 [1/1] (0.00ns)   --->   "%bitcast_ln14_1501 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1484" [kernel_rope.cpp:14]   --->   Operation 4808 'bitcast' 'bitcast_ln14_1501' <Predicate = true> <Delay = 0.00>
ST_675 : Operation 4809 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1501"   --->   Operation 4809 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_675 : Operation 4810 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1501" [kernel_rope.cpp:14]   --->   Operation 4810 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_675 : Operation 4811 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1485 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4811 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1485' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_675 : Operation 4812 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1486 = muxlogic i32 168"   --->   Operation 4812 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1486' <Predicate = true> <Delay = 1.35>
ST_675 : Operation 4813 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1486 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4813 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1486' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 676 <SV = 675> <Delay = 2.50>
ST_676 : Operation 4814 [1/1] (0.00ns)   --->   "%bitcast_ln14_1502 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1485" [kernel_rope.cpp:14]   --->   Operation 4814 'bitcast' 'bitcast_ln14_1502' <Predicate = true> <Delay = 0.00>
ST_676 : Operation 4815 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1502"   --->   Operation 4815 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_676 : Operation 4816 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1502" [kernel_rope.cpp:14]   --->   Operation 4816 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_676 : Operation 4817 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1486 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4817 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1486' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_676 : Operation 4818 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1487 = muxlogic i32 168"   --->   Operation 4818 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1487' <Predicate = true> <Delay = 1.35>
ST_676 : Operation 4819 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1487 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4819 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1487' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 677 <SV = 676> <Delay = 2.50>
ST_677 : Operation 4820 [1/1] (0.00ns)   --->   "%bitcast_ln14_1503 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1486" [kernel_rope.cpp:14]   --->   Operation 4820 'bitcast' 'bitcast_ln14_1503' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 4821 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1503"   --->   Operation 4821 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_677 : Operation 4822 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1503" [kernel_rope.cpp:14]   --->   Operation 4822 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_677 : Operation 4823 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1487 = load i32 168" [kernel_rope.cpp:14]   --->   Operation 4823 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1487' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_677 : Operation 4824 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1488 = muxlogic i32 169"   --->   Operation 4824 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1488' <Predicate = true> <Delay = 1.35>
ST_677 : Operation 4825 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1488 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4825 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1488' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 678 <SV = 677> <Delay = 2.50>
ST_678 : Operation 4826 [1/1] (0.00ns)   --->   "%bitcast_ln14_1504 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1487" [kernel_rope.cpp:14]   --->   Operation 4826 'bitcast' 'bitcast_ln14_1504' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 4827 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1504"   --->   Operation 4827 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_678 : Operation 4828 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1504" [kernel_rope.cpp:14]   --->   Operation 4828 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_678 : Operation 4829 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1488 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4829 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1488' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_678 : Operation 4830 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1489 = muxlogic i32 169"   --->   Operation 4830 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1489' <Predicate = true> <Delay = 1.35>
ST_678 : Operation 4831 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1489 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4831 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1489' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 679 <SV = 678> <Delay = 2.50>
ST_679 : Operation 4832 [1/1] (0.00ns)   --->   "%bitcast_ln14_1505 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1488" [kernel_rope.cpp:14]   --->   Operation 4832 'bitcast' 'bitcast_ln14_1505' <Predicate = true> <Delay = 0.00>
ST_679 : Operation 4833 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1505"   --->   Operation 4833 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_679 : Operation 4834 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1505" [kernel_rope.cpp:14]   --->   Operation 4834 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_679 : Operation 4835 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1489 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4835 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1489' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_679 : Operation 4836 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1490 = muxlogic i32 169"   --->   Operation 4836 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1490' <Predicate = true> <Delay = 1.35>
ST_679 : Operation 4837 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1490 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4837 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1490' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 680 <SV = 679> <Delay = 2.50>
ST_680 : Operation 4838 [1/1] (0.00ns)   --->   "%bitcast_ln14_1506 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1489" [kernel_rope.cpp:14]   --->   Operation 4838 'bitcast' 'bitcast_ln14_1506' <Predicate = true> <Delay = 0.00>
ST_680 : Operation 4839 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1506"   --->   Operation 4839 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_680 : Operation 4840 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1506" [kernel_rope.cpp:14]   --->   Operation 4840 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_680 : Operation 4841 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1490 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4841 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1490' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_680 : Operation 4842 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1491 = muxlogic i32 169"   --->   Operation 4842 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1491' <Predicate = true> <Delay = 1.35>
ST_680 : Operation 4843 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1491 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4843 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1491' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 681 <SV = 680> <Delay = 2.50>
ST_681 : Operation 4844 [1/1] (0.00ns)   --->   "%bitcast_ln14_1507 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1490" [kernel_rope.cpp:14]   --->   Operation 4844 'bitcast' 'bitcast_ln14_1507' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 4845 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1507"   --->   Operation 4845 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_681 : Operation 4846 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1507" [kernel_rope.cpp:14]   --->   Operation 4846 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_681 : Operation 4847 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1491 = load i32 169" [kernel_rope.cpp:14]   --->   Operation 4847 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1491' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_681 : Operation 4848 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1492 = muxlogic i32 170"   --->   Operation 4848 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1492' <Predicate = true> <Delay = 1.35>
ST_681 : Operation 4849 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1492 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4849 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1492' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 682 <SV = 681> <Delay = 2.50>
ST_682 : Operation 4850 [1/1] (0.00ns)   --->   "%bitcast_ln14_1508 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1491" [kernel_rope.cpp:14]   --->   Operation 4850 'bitcast' 'bitcast_ln14_1508' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 4851 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1508"   --->   Operation 4851 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_682 : Operation 4852 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1508" [kernel_rope.cpp:14]   --->   Operation 4852 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_682 : Operation 4853 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1492 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4853 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1492' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_682 : Operation 4854 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1493 = muxlogic i32 170"   --->   Operation 4854 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1493' <Predicate = true> <Delay = 1.35>
ST_682 : Operation 4855 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1493 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4855 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1493' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 683 <SV = 682> <Delay = 2.50>
ST_683 : Operation 4856 [1/1] (0.00ns)   --->   "%bitcast_ln14_1509 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1492" [kernel_rope.cpp:14]   --->   Operation 4856 'bitcast' 'bitcast_ln14_1509' <Predicate = true> <Delay = 0.00>
ST_683 : Operation 4857 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1509"   --->   Operation 4857 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_683 : Operation 4858 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1509" [kernel_rope.cpp:14]   --->   Operation 4858 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_683 : Operation 4859 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1493 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4859 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1493' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_683 : Operation 4860 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1494 = muxlogic i32 170"   --->   Operation 4860 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1494' <Predicate = true> <Delay = 1.35>
ST_683 : Operation 4861 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1494 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4861 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1494' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 684 <SV = 683> <Delay = 2.50>
ST_684 : Operation 4862 [1/1] (0.00ns)   --->   "%bitcast_ln14_1510 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1493" [kernel_rope.cpp:14]   --->   Operation 4862 'bitcast' 'bitcast_ln14_1510' <Predicate = true> <Delay = 0.00>
ST_684 : Operation 4863 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1510"   --->   Operation 4863 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_684 : Operation 4864 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1510" [kernel_rope.cpp:14]   --->   Operation 4864 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_684 : Operation 4865 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1494 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4865 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1494' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_684 : Operation 4866 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1495 = muxlogic i32 170"   --->   Operation 4866 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1495' <Predicate = true> <Delay = 1.35>
ST_684 : Operation 4867 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1495 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4867 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1495' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 685 <SV = 684> <Delay = 2.50>
ST_685 : Operation 4868 [1/1] (0.00ns)   --->   "%bitcast_ln14_1511 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1494" [kernel_rope.cpp:14]   --->   Operation 4868 'bitcast' 'bitcast_ln14_1511' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 4869 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1511"   --->   Operation 4869 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_685 : Operation 4870 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1511" [kernel_rope.cpp:14]   --->   Operation 4870 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_685 : Operation 4871 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1495 = load i32 170" [kernel_rope.cpp:14]   --->   Operation 4871 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1495' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_685 : Operation 4872 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1496 = muxlogic i32 171"   --->   Operation 4872 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1496' <Predicate = true> <Delay = 1.35>
ST_685 : Operation 4873 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1496 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4873 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1496' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 686 <SV = 685> <Delay = 2.50>
ST_686 : Operation 4874 [1/1] (0.00ns)   --->   "%bitcast_ln14_1512 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1495" [kernel_rope.cpp:14]   --->   Operation 4874 'bitcast' 'bitcast_ln14_1512' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 4875 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1512"   --->   Operation 4875 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_686 : Operation 4876 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1512" [kernel_rope.cpp:14]   --->   Operation 4876 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_686 : Operation 4877 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1496 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4877 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1496' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_686 : Operation 4878 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1497 = muxlogic i32 171"   --->   Operation 4878 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1497' <Predicate = true> <Delay = 1.35>
ST_686 : Operation 4879 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1497 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4879 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1497' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 687 <SV = 686> <Delay = 2.50>
ST_687 : Operation 4880 [1/1] (0.00ns)   --->   "%bitcast_ln14_1513 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1496" [kernel_rope.cpp:14]   --->   Operation 4880 'bitcast' 'bitcast_ln14_1513' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 4881 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1513"   --->   Operation 4881 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_687 : Operation 4882 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1513" [kernel_rope.cpp:14]   --->   Operation 4882 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_687 : Operation 4883 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1497 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4883 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1497' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_687 : Operation 4884 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1498 = muxlogic i32 171"   --->   Operation 4884 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1498' <Predicate = true> <Delay = 1.35>
ST_687 : Operation 4885 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1498 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4885 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1498' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 688 <SV = 687> <Delay = 2.50>
ST_688 : Operation 4886 [1/1] (0.00ns)   --->   "%bitcast_ln14_1514 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1497" [kernel_rope.cpp:14]   --->   Operation 4886 'bitcast' 'bitcast_ln14_1514' <Predicate = true> <Delay = 0.00>
ST_688 : Operation 4887 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1514"   --->   Operation 4887 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_688 : Operation 4888 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1514" [kernel_rope.cpp:14]   --->   Operation 4888 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_688 : Operation 4889 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1498 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4889 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1498' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_688 : Operation 4890 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1499 = muxlogic i32 171"   --->   Operation 4890 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1499' <Predicate = true> <Delay = 1.35>
ST_688 : Operation 4891 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1499 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4891 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1499' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 689 <SV = 688> <Delay = 2.50>
ST_689 : Operation 4892 [1/1] (0.00ns)   --->   "%bitcast_ln14_1515 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1498" [kernel_rope.cpp:14]   --->   Operation 4892 'bitcast' 'bitcast_ln14_1515' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 4893 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1515"   --->   Operation 4893 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_689 : Operation 4894 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1515" [kernel_rope.cpp:14]   --->   Operation 4894 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_689 : Operation 4895 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1499 = load i32 171" [kernel_rope.cpp:14]   --->   Operation 4895 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1499' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_689 : Operation 4896 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1500 = muxlogic i32 172"   --->   Operation 4896 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1500' <Predicate = true> <Delay = 1.35>
ST_689 : Operation 4897 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1500 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4897 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1500' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 690 <SV = 689> <Delay = 2.50>
ST_690 : Operation 4898 [1/1] (0.00ns)   --->   "%bitcast_ln14_1516 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1499" [kernel_rope.cpp:14]   --->   Operation 4898 'bitcast' 'bitcast_ln14_1516' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 4899 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1516"   --->   Operation 4899 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_690 : Operation 4900 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1516" [kernel_rope.cpp:14]   --->   Operation 4900 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_690 : Operation 4901 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1500 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4901 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1500' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_690 : Operation 4902 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1501 = muxlogic i32 172"   --->   Operation 4902 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1501' <Predicate = true> <Delay = 1.35>
ST_690 : Operation 4903 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1501 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4903 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1501' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 691 <SV = 690> <Delay = 2.50>
ST_691 : Operation 4904 [1/1] (0.00ns)   --->   "%bitcast_ln14_1517 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1500" [kernel_rope.cpp:14]   --->   Operation 4904 'bitcast' 'bitcast_ln14_1517' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 4905 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1517"   --->   Operation 4905 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_691 : Operation 4906 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1517" [kernel_rope.cpp:14]   --->   Operation 4906 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_691 : Operation 4907 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1501 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4907 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1501' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_691 : Operation 4908 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1502 = muxlogic i32 172"   --->   Operation 4908 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1502' <Predicate = true> <Delay = 1.35>
ST_691 : Operation 4909 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1502 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4909 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1502' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 692 <SV = 691> <Delay = 2.50>
ST_692 : Operation 4910 [1/1] (0.00ns)   --->   "%bitcast_ln14_1518 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1501" [kernel_rope.cpp:14]   --->   Operation 4910 'bitcast' 'bitcast_ln14_1518' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 4911 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1518"   --->   Operation 4911 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_692 : Operation 4912 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1518" [kernel_rope.cpp:14]   --->   Operation 4912 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_692 : Operation 4913 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1502 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4913 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1502' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_692 : Operation 4914 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1503 = muxlogic i32 172"   --->   Operation 4914 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1503' <Predicate = true> <Delay = 1.35>
ST_692 : Operation 4915 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1503 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4915 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1503' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 693 <SV = 692> <Delay = 2.50>
ST_693 : Operation 4916 [1/1] (0.00ns)   --->   "%bitcast_ln14_1519 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1502" [kernel_rope.cpp:14]   --->   Operation 4916 'bitcast' 'bitcast_ln14_1519' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 4917 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1519"   --->   Operation 4917 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_693 : Operation 4918 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1519" [kernel_rope.cpp:14]   --->   Operation 4918 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_693 : Operation 4919 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1503 = load i32 172" [kernel_rope.cpp:14]   --->   Operation 4919 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1503' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_693 : Operation 4920 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1504 = muxlogic i32 173"   --->   Operation 4920 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1504' <Predicate = true> <Delay = 1.35>
ST_693 : Operation 4921 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1504 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4921 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1504' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 694 <SV = 693> <Delay = 2.50>
ST_694 : Operation 4922 [1/1] (0.00ns)   --->   "%bitcast_ln14_1520 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1503" [kernel_rope.cpp:14]   --->   Operation 4922 'bitcast' 'bitcast_ln14_1520' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 4923 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1520"   --->   Operation 4923 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_694 : Operation 4924 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1520" [kernel_rope.cpp:14]   --->   Operation 4924 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_694 : Operation 4925 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1504 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4925 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1504' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_694 : Operation 4926 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1505 = muxlogic i32 173"   --->   Operation 4926 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1505' <Predicate = true> <Delay = 1.35>
ST_694 : Operation 4927 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1505 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4927 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1505' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 695 <SV = 694> <Delay = 2.50>
ST_695 : Operation 4928 [1/1] (0.00ns)   --->   "%bitcast_ln14_1521 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1504" [kernel_rope.cpp:14]   --->   Operation 4928 'bitcast' 'bitcast_ln14_1521' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 4929 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1521"   --->   Operation 4929 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_695 : Operation 4930 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1521" [kernel_rope.cpp:14]   --->   Operation 4930 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_695 : Operation 4931 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1505 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4931 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1505' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_695 : Operation 4932 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1506 = muxlogic i32 173"   --->   Operation 4932 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1506' <Predicate = true> <Delay = 1.35>
ST_695 : Operation 4933 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1506 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4933 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1506' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 696 <SV = 695> <Delay = 2.50>
ST_696 : Operation 4934 [1/1] (0.00ns)   --->   "%bitcast_ln14_1522 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1505" [kernel_rope.cpp:14]   --->   Operation 4934 'bitcast' 'bitcast_ln14_1522' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 4935 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1522"   --->   Operation 4935 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_696 : Operation 4936 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1522" [kernel_rope.cpp:14]   --->   Operation 4936 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_696 : Operation 4937 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1506 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4937 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1506' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_696 : Operation 4938 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1507 = muxlogic i32 173"   --->   Operation 4938 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1507' <Predicate = true> <Delay = 1.35>
ST_696 : Operation 4939 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1507 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4939 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1507' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 697 <SV = 696> <Delay = 2.50>
ST_697 : Operation 4940 [1/1] (0.00ns)   --->   "%bitcast_ln14_1523 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1506" [kernel_rope.cpp:14]   --->   Operation 4940 'bitcast' 'bitcast_ln14_1523' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 4941 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1523"   --->   Operation 4941 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_697 : Operation 4942 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1523" [kernel_rope.cpp:14]   --->   Operation 4942 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_697 : Operation 4943 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1507 = load i32 173" [kernel_rope.cpp:14]   --->   Operation 4943 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1507' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_697 : Operation 4944 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1508 = muxlogic i32 174"   --->   Operation 4944 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1508' <Predicate = true> <Delay = 1.35>
ST_697 : Operation 4945 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1508 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4945 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1508' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 698 <SV = 697> <Delay = 2.50>
ST_698 : Operation 4946 [1/1] (0.00ns)   --->   "%bitcast_ln14_1524 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1507" [kernel_rope.cpp:14]   --->   Operation 4946 'bitcast' 'bitcast_ln14_1524' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4947 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1524"   --->   Operation 4947 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_698 : Operation 4948 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1524" [kernel_rope.cpp:14]   --->   Operation 4948 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_698 : Operation 4949 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1508 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4949 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1508' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_698 : Operation 4950 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1509 = muxlogic i32 174"   --->   Operation 4950 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1509' <Predicate = true> <Delay = 1.35>
ST_698 : Operation 4951 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1509 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4951 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1509' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 699 <SV = 698> <Delay = 2.50>
ST_699 : Operation 4952 [1/1] (0.00ns)   --->   "%bitcast_ln14_1525 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1508" [kernel_rope.cpp:14]   --->   Operation 4952 'bitcast' 'bitcast_ln14_1525' <Predicate = true> <Delay = 0.00>
ST_699 : Operation 4953 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1525"   --->   Operation 4953 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_699 : Operation 4954 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1525" [kernel_rope.cpp:14]   --->   Operation 4954 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_699 : Operation 4955 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1509 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4955 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1509' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_699 : Operation 4956 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1510 = muxlogic i32 174"   --->   Operation 4956 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1510' <Predicate = true> <Delay = 1.35>
ST_699 : Operation 4957 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1510 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4957 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1510' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 700 <SV = 699> <Delay = 2.50>
ST_700 : Operation 4958 [1/1] (0.00ns)   --->   "%bitcast_ln14_1526 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1509" [kernel_rope.cpp:14]   --->   Operation 4958 'bitcast' 'bitcast_ln14_1526' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 4959 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1526"   --->   Operation 4959 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_700 : Operation 4960 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1526" [kernel_rope.cpp:14]   --->   Operation 4960 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_700 : Operation 4961 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1510 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4961 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1510' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_700 : Operation 4962 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1511 = muxlogic i32 174"   --->   Operation 4962 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1511' <Predicate = true> <Delay = 1.35>
ST_700 : Operation 4963 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1511 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4963 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1511' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 701 <SV = 700> <Delay = 2.50>
ST_701 : Operation 4964 [1/1] (0.00ns)   --->   "%bitcast_ln14_1527 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1510" [kernel_rope.cpp:14]   --->   Operation 4964 'bitcast' 'bitcast_ln14_1527' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 4965 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1527"   --->   Operation 4965 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_701 : Operation 4966 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1527" [kernel_rope.cpp:14]   --->   Operation 4966 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_701 : Operation 4967 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1511 = load i32 174" [kernel_rope.cpp:14]   --->   Operation 4967 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1511' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_701 : Operation 4968 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1512 = muxlogic i32 175"   --->   Operation 4968 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1512' <Predicate = true> <Delay = 1.35>
ST_701 : Operation 4969 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1512 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4969 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1512' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 702 <SV = 701> <Delay = 2.50>
ST_702 : Operation 4970 [1/1] (0.00ns)   --->   "%bitcast_ln14_1528 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1511" [kernel_rope.cpp:14]   --->   Operation 4970 'bitcast' 'bitcast_ln14_1528' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4971 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1528"   --->   Operation 4971 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_702 : Operation 4972 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1528" [kernel_rope.cpp:14]   --->   Operation 4972 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_702 : Operation 4973 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1512 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4973 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1512' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_702 : Operation 4974 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1513 = muxlogic i32 175"   --->   Operation 4974 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1513' <Predicate = true> <Delay = 1.35>
ST_702 : Operation 4975 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1513 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4975 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1513' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 703 <SV = 702> <Delay = 2.50>
ST_703 : Operation 4976 [1/1] (0.00ns)   --->   "%bitcast_ln14_1529 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1512" [kernel_rope.cpp:14]   --->   Operation 4976 'bitcast' 'bitcast_ln14_1529' <Predicate = true> <Delay = 0.00>
ST_703 : Operation 4977 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1529"   --->   Operation 4977 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_703 : Operation 4978 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1529" [kernel_rope.cpp:14]   --->   Operation 4978 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_703 : Operation 4979 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1513 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4979 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1513' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_703 : Operation 4980 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1514 = muxlogic i32 175"   --->   Operation 4980 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1514' <Predicate = true> <Delay = 1.35>
ST_703 : Operation 4981 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1514 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4981 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1514' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 704 <SV = 703> <Delay = 2.50>
ST_704 : Operation 4982 [1/1] (0.00ns)   --->   "%bitcast_ln14_1530 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1513" [kernel_rope.cpp:14]   --->   Operation 4982 'bitcast' 'bitcast_ln14_1530' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 4983 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1530"   --->   Operation 4983 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_704 : Operation 4984 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1530" [kernel_rope.cpp:14]   --->   Operation 4984 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_704 : Operation 4985 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1514 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4985 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1514' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_704 : Operation 4986 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1515 = muxlogic i32 175"   --->   Operation 4986 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1515' <Predicate = true> <Delay = 1.35>
ST_704 : Operation 4987 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1515 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4987 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1515' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 705 <SV = 704> <Delay = 2.50>
ST_705 : Operation 4988 [1/1] (0.00ns)   --->   "%bitcast_ln14_1531 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1514" [kernel_rope.cpp:14]   --->   Operation 4988 'bitcast' 'bitcast_ln14_1531' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 4989 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1531"   --->   Operation 4989 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_705 : Operation 4990 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1531" [kernel_rope.cpp:14]   --->   Operation 4990 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_705 : Operation 4991 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1515 = load i32 175" [kernel_rope.cpp:14]   --->   Operation 4991 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1515' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_705 : Operation 4992 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1516 = muxlogic i32 176"   --->   Operation 4992 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1516' <Predicate = true> <Delay = 1.35>
ST_705 : Operation 4993 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1516 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 4993 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1516' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 706 <SV = 705> <Delay = 2.50>
ST_706 : Operation 4994 [1/1] (0.00ns)   --->   "%bitcast_ln14_1532 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1515" [kernel_rope.cpp:14]   --->   Operation 4994 'bitcast' 'bitcast_ln14_1532' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4995 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1532"   --->   Operation 4995 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_706 : Operation 4996 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1532" [kernel_rope.cpp:14]   --->   Operation 4996 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_706 : Operation 4997 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1516 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 4997 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1516' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_706 : Operation 4998 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1517 = muxlogic i32 176"   --->   Operation 4998 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1517' <Predicate = true> <Delay = 1.35>
ST_706 : Operation 4999 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1517 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 4999 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1517' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 707 <SV = 706> <Delay = 2.50>
ST_707 : Operation 5000 [1/1] (0.00ns)   --->   "%bitcast_ln14_1533 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1516" [kernel_rope.cpp:14]   --->   Operation 5000 'bitcast' 'bitcast_ln14_1533' <Predicate = true> <Delay = 0.00>
ST_707 : Operation 5001 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1533"   --->   Operation 5001 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_707 : Operation 5002 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1533" [kernel_rope.cpp:14]   --->   Operation 5002 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_707 : Operation 5003 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1517 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 5003 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1517' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_707 : Operation 5004 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1518 = muxlogic i32 176"   --->   Operation 5004 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1518' <Predicate = true> <Delay = 1.35>
ST_707 : Operation 5005 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1518 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 5005 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1518' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 708 <SV = 707> <Delay = 2.50>
ST_708 : Operation 5006 [1/1] (0.00ns)   --->   "%bitcast_ln14_1534 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1517" [kernel_rope.cpp:14]   --->   Operation 5006 'bitcast' 'bitcast_ln14_1534' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 5007 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1534"   --->   Operation 5007 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_708 : Operation 5008 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1534" [kernel_rope.cpp:14]   --->   Operation 5008 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_708 : Operation 5009 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1518 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 5009 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1518' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_708 : Operation 5010 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1519 = muxlogic i32 176"   --->   Operation 5010 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1519' <Predicate = true> <Delay = 1.35>
ST_708 : Operation 5011 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1519 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 5011 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1519' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 709 <SV = 708> <Delay = 2.50>
ST_709 : Operation 5012 [1/1] (0.00ns)   --->   "%bitcast_ln14_1535 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1518" [kernel_rope.cpp:14]   --->   Operation 5012 'bitcast' 'bitcast_ln14_1535' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 5013 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1535"   --->   Operation 5013 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_709 : Operation 5014 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1535" [kernel_rope.cpp:14]   --->   Operation 5014 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_709 : Operation 5015 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1519 = load i32 176" [kernel_rope.cpp:14]   --->   Operation 5015 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1519' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_709 : Operation 5016 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1520 = muxlogic i32 177"   --->   Operation 5016 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1520' <Predicate = true> <Delay = 1.35>
ST_709 : Operation 5017 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1520 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5017 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1520' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 710 <SV = 709> <Delay = 2.50>
ST_710 : Operation 5018 [1/1] (0.00ns)   --->   "%bitcast_ln14_1536 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1519" [kernel_rope.cpp:14]   --->   Operation 5018 'bitcast' 'bitcast_ln14_1536' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 5019 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1536"   --->   Operation 5019 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_710 : Operation 5020 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1536" [kernel_rope.cpp:14]   --->   Operation 5020 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_710 : Operation 5021 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1520 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5021 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1520' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_710 : Operation 5022 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1521 = muxlogic i32 177"   --->   Operation 5022 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1521' <Predicate = true> <Delay = 1.35>
ST_710 : Operation 5023 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1521 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5023 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1521' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 711 <SV = 710> <Delay = 2.50>
ST_711 : Operation 5024 [1/1] (0.00ns)   --->   "%bitcast_ln14_1537 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1520" [kernel_rope.cpp:14]   --->   Operation 5024 'bitcast' 'bitcast_ln14_1537' <Predicate = true> <Delay = 0.00>
ST_711 : Operation 5025 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1537"   --->   Operation 5025 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_711 : Operation 5026 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1537" [kernel_rope.cpp:14]   --->   Operation 5026 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_711 : Operation 5027 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1521 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5027 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1521' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_711 : Operation 5028 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1522 = muxlogic i32 177"   --->   Operation 5028 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1522' <Predicate = true> <Delay = 1.35>
ST_711 : Operation 5029 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1522 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5029 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1522' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 712 <SV = 711> <Delay = 2.50>
ST_712 : Operation 5030 [1/1] (0.00ns)   --->   "%bitcast_ln14_1538 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1521" [kernel_rope.cpp:14]   --->   Operation 5030 'bitcast' 'bitcast_ln14_1538' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 5031 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1538"   --->   Operation 5031 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_712 : Operation 5032 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1538" [kernel_rope.cpp:14]   --->   Operation 5032 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_712 : Operation 5033 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1522 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5033 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1522' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_712 : Operation 5034 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1523 = muxlogic i32 177"   --->   Operation 5034 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1523' <Predicate = true> <Delay = 1.35>
ST_712 : Operation 5035 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1523 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5035 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1523' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 713 <SV = 712> <Delay = 2.50>
ST_713 : Operation 5036 [1/1] (0.00ns)   --->   "%bitcast_ln14_1539 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1522" [kernel_rope.cpp:14]   --->   Operation 5036 'bitcast' 'bitcast_ln14_1539' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 5037 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1539"   --->   Operation 5037 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_713 : Operation 5038 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1539" [kernel_rope.cpp:14]   --->   Operation 5038 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_713 : Operation 5039 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1523 = load i32 177" [kernel_rope.cpp:14]   --->   Operation 5039 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1523' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_713 : Operation 5040 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1524 = muxlogic i32 178"   --->   Operation 5040 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1524' <Predicate = true> <Delay = 1.35>
ST_713 : Operation 5041 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1524 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5041 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1524' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 714 <SV = 713> <Delay = 2.50>
ST_714 : Operation 5042 [1/1] (0.00ns)   --->   "%bitcast_ln14_1540 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1523" [kernel_rope.cpp:14]   --->   Operation 5042 'bitcast' 'bitcast_ln14_1540' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 5043 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1540"   --->   Operation 5043 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_714 : Operation 5044 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1540" [kernel_rope.cpp:14]   --->   Operation 5044 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_714 : Operation 5045 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1524 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5045 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1524' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_714 : Operation 5046 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1525 = muxlogic i32 178"   --->   Operation 5046 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1525' <Predicate = true> <Delay = 1.35>
ST_714 : Operation 5047 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1525 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5047 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1525' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 715 <SV = 714> <Delay = 2.50>
ST_715 : Operation 5048 [1/1] (0.00ns)   --->   "%bitcast_ln14_1541 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1524" [kernel_rope.cpp:14]   --->   Operation 5048 'bitcast' 'bitcast_ln14_1541' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 5049 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1541"   --->   Operation 5049 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_715 : Operation 5050 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1541" [kernel_rope.cpp:14]   --->   Operation 5050 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_715 : Operation 5051 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1525 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5051 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1525' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_715 : Operation 5052 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1526 = muxlogic i32 178"   --->   Operation 5052 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1526' <Predicate = true> <Delay = 1.35>
ST_715 : Operation 5053 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1526 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5053 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1526' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 716 <SV = 715> <Delay = 2.50>
ST_716 : Operation 5054 [1/1] (0.00ns)   --->   "%bitcast_ln14_1542 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1525" [kernel_rope.cpp:14]   --->   Operation 5054 'bitcast' 'bitcast_ln14_1542' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 5055 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1542"   --->   Operation 5055 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_716 : Operation 5056 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1542" [kernel_rope.cpp:14]   --->   Operation 5056 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_716 : Operation 5057 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1526 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5057 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1526' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_716 : Operation 5058 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1527 = muxlogic i32 178"   --->   Operation 5058 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1527' <Predicate = true> <Delay = 1.35>
ST_716 : Operation 5059 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1527 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5059 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1527' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 717 <SV = 716> <Delay = 2.50>
ST_717 : Operation 5060 [1/1] (0.00ns)   --->   "%bitcast_ln14_1543 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1526" [kernel_rope.cpp:14]   --->   Operation 5060 'bitcast' 'bitcast_ln14_1543' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 5061 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1543"   --->   Operation 5061 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_717 : Operation 5062 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1543" [kernel_rope.cpp:14]   --->   Operation 5062 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_717 : Operation 5063 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1527 = load i32 178" [kernel_rope.cpp:14]   --->   Operation 5063 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1527' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_717 : Operation 5064 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1528 = muxlogic i32 179"   --->   Operation 5064 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1528' <Predicate = true> <Delay = 1.35>
ST_717 : Operation 5065 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1528 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5065 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1528' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 718 <SV = 717> <Delay = 2.50>
ST_718 : Operation 5066 [1/1] (0.00ns)   --->   "%bitcast_ln14_1544 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1527" [kernel_rope.cpp:14]   --->   Operation 5066 'bitcast' 'bitcast_ln14_1544' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 5067 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1544"   --->   Operation 5067 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_718 : Operation 5068 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1544" [kernel_rope.cpp:14]   --->   Operation 5068 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_718 : Operation 5069 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1528 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5069 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1528' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_718 : Operation 5070 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1529 = muxlogic i32 179"   --->   Operation 5070 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1529' <Predicate = true> <Delay = 1.35>
ST_718 : Operation 5071 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1529 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5071 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1529' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 719 <SV = 718> <Delay = 2.50>
ST_719 : Operation 5072 [1/1] (0.00ns)   --->   "%bitcast_ln14_1545 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1528" [kernel_rope.cpp:14]   --->   Operation 5072 'bitcast' 'bitcast_ln14_1545' <Predicate = true> <Delay = 0.00>
ST_719 : Operation 5073 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1545"   --->   Operation 5073 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_719 : Operation 5074 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1545" [kernel_rope.cpp:14]   --->   Operation 5074 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_719 : Operation 5075 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1529 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5075 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1529' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_719 : Operation 5076 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1530 = muxlogic i32 179"   --->   Operation 5076 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1530' <Predicate = true> <Delay = 1.35>
ST_719 : Operation 5077 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1530 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5077 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1530' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 720 <SV = 719> <Delay = 2.50>
ST_720 : Operation 5078 [1/1] (0.00ns)   --->   "%bitcast_ln14_1546 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1529" [kernel_rope.cpp:14]   --->   Operation 5078 'bitcast' 'bitcast_ln14_1546' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 5079 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1546"   --->   Operation 5079 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_720 : Operation 5080 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1546" [kernel_rope.cpp:14]   --->   Operation 5080 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_720 : Operation 5081 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1530 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5081 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1530' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_720 : Operation 5082 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1531 = muxlogic i32 179"   --->   Operation 5082 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1531' <Predicate = true> <Delay = 1.35>
ST_720 : Operation 5083 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1531 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5083 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1531' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 721 <SV = 720> <Delay = 2.50>
ST_721 : Operation 5084 [1/1] (0.00ns)   --->   "%bitcast_ln14_1547 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1530" [kernel_rope.cpp:14]   --->   Operation 5084 'bitcast' 'bitcast_ln14_1547' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 5085 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1547"   --->   Operation 5085 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_721 : Operation 5086 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1547" [kernel_rope.cpp:14]   --->   Operation 5086 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_721 : Operation 5087 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1531 = load i32 179" [kernel_rope.cpp:14]   --->   Operation 5087 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1531' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_721 : Operation 5088 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1532 = muxlogic i32 180"   --->   Operation 5088 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1532' <Predicate = true> <Delay = 1.35>
ST_721 : Operation 5089 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1532 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5089 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1532' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 722 <SV = 721> <Delay = 2.50>
ST_722 : Operation 5090 [1/1] (0.00ns)   --->   "%bitcast_ln14_1548 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1531" [kernel_rope.cpp:14]   --->   Operation 5090 'bitcast' 'bitcast_ln14_1548' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 5091 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1548"   --->   Operation 5091 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_722 : Operation 5092 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1548" [kernel_rope.cpp:14]   --->   Operation 5092 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_722 : Operation 5093 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1532 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5093 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1532' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_722 : Operation 5094 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1533 = muxlogic i32 180"   --->   Operation 5094 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1533' <Predicate = true> <Delay = 1.35>
ST_722 : Operation 5095 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1533 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5095 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1533' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 723 <SV = 722> <Delay = 2.50>
ST_723 : Operation 5096 [1/1] (0.00ns)   --->   "%bitcast_ln14_1549 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1532" [kernel_rope.cpp:14]   --->   Operation 5096 'bitcast' 'bitcast_ln14_1549' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 5097 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1549"   --->   Operation 5097 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_723 : Operation 5098 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1549" [kernel_rope.cpp:14]   --->   Operation 5098 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_723 : Operation 5099 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1533 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5099 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1533' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_723 : Operation 5100 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1534 = muxlogic i32 180"   --->   Operation 5100 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1534' <Predicate = true> <Delay = 1.35>
ST_723 : Operation 5101 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1534 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5101 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1534' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 724 <SV = 723> <Delay = 2.50>
ST_724 : Operation 5102 [1/1] (0.00ns)   --->   "%bitcast_ln14_1550 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1533" [kernel_rope.cpp:14]   --->   Operation 5102 'bitcast' 'bitcast_ln14_1550' <Predicate = true> <Delay = 0.00>
ST_724 : Operation 5103 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1550"   --->   Operation 5103 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_724 : Operation 5104 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1550" [kernel_rope.cpp:14]   --->   Operation 5104 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_724 : Operation 5105 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1534 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5105 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1534' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_724 : Operation 5106 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1535 = muxlogic i32 180"   --->   Operation 5106 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1535' <Predicate = true> <Delay = 1.35>
ST_724 : Operation 5107 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1535 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5107 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1535' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 725 <SV = 724> <Delay = 2.50>
ST_725 : Operation 5108 [1/1] (0.00ns)   --->   "%bitcast_ln14_1551 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1534" [kernel_rope.cpp:14]   --->   Operation 5108 'bitcast' 'bitcast_ln14_1551' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 5109 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1551"   --->   Operation 5109 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_725 : Operation 5110 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1551" [kernel_rope.cpp:14]   --->   Operation 5110 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_725 : Operation 5111 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1535 = load i32 180" [kernel_rope.cpp:14]   --->   Operation 5111 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1535' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_725 : Operation 5112 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1536 = muxlogic i32 181"   --->   Operation 5112 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1536' <Predicate = true> <Delay = 1.35>
ST_725 : Operation 5113 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1536 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5113 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1536' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 726 <SV = 725> <Delay = 2.50>
ST_726 : Operation 5114 [1/1] (0.00ns)   --->   "%bitcast_ln14_1552 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1535" [kernel_rope.cpp:14]   --->   Operation 5114 'bitcast' 'bitcast_ln14_1552' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 5115 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1552"   --->   Operation 5115 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_726 : Operation 5116 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1552" [kernel_rope.cpp:14]   --->   Operation 5116 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_726 : Operation 5117 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1536 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5117 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1536' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_726 : Operation 5118 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1537 = muxlogic i32 181"   --->   Operation 5118 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1537' <Predicate = true> <Delay = 1.35>
ST_726 : Operation 5119 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1537 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5119 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1537' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 727 <SV = 726> <Delay = 2.50>
ST_727 : Operation 5120 [1/1] (0.00ns)   --->   "%bitcast_ln14_1553 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1536" [kernel_rope.cpp:14]   --->   Operation 5120 'bitcast' 'bitcast_ln14_1553' <Predicate = true> <Delay = 0.00>
ST_727 : Operation 5121 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1553"   --->   Operation 5121 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_727 : Operation 5122 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1553" [kernel_rope.cpp:14]   --->   Operation 5122 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_727 : Operation 5123 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1537 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5123 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1537' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_727 : Operation 5124 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1538 = muxlogic i32 181"   --->   Operation 5124 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1538' <Predicate = true> <Delay = 1.35>
ST_727 : Operation 5125 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1538 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5125 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1538' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 728 <SV = 727> <Delay = 2.50>
ST_728 : Operation 5126 [1/1] (0.00ns)   --->   "%bitcast_ln14_1554 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1537" [kernel_rope.cpp:14]   --->   Operation 5126 'bitcast' 'bitcast_ln14_1554' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5127 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1554"   --->   Operation 5127 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_728 : Operation 5128 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1554" [kernel_rope.cpp:14]   --->   Operation 5128 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_728 : Operation 5129 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1538 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5129 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1538' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_728 : Operation 5130 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1539 = muxlogic i32 181"   --->   Operation 5130 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1539' <Predicate = true> <Delay = 1.35>
ST_728 : Operation 5131 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1539 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5131 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1539' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 729 <SV = 728> <Delay = 2.50>
ST_729 : Operation 5132 [1/1] (0.00ns)   --->   "%bitcast_ln14_1555 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1538" [kernel_rope.cpp:14]   --->   Operation 5132 'bitcast' 'bitcast_ln14_1555' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 5133 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1555"   --->   Operation 5133 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_729 : Operation 5134 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1555" [kernel_rope.cpp:14]   --->   Operation 5134 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_729 : Operation 5135 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1539 = load i32 181" [kernel_rope.cpp:14]   --->   Operation 5135 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1539' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_729 : Operation 5136 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1540 = muxlogic i32 182"   --->   Operation 5136 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1540' <Predicate = true> <Delay = 1.35>
ST_729 : Operation 5137 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1540 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5137 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1540' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 730 <SV = 729> <Delay = 2.50>
ST_730 : Operation 5138 [1/1] (0.00ns)   --->   "%bitcast_ln14_1556 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1539" [kernel_rope.cpp:14]   --->   Operation 5138 'bitcast' 'bitcast_ln14_1556' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 5139 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1556"   --->   Operation 5139 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_730 : Operation 5140 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1556" [kernel_rope.cpp:14]   --->   Operation 5140 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_730 : Operation 5141 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1540 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5141 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1540' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_730 : Operation 5142 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1541 = muxlogic i32 182"   --->   Operation 5142 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1541' <Predicate = true> <Delay = 1.35>
ST_730 : Operation 5143 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1541 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5143 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1541' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 731 <SV = 730> <Delay = 2.50>
ST_731 : Operation 5144 [1/1] (0.00ns)   --->   "%bitcast_ln14_1557 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1540" [kernel_rope.cpp:14]   --->   Operation 5144 'bitcast' 'bitcast_ln14_1557' <Predicate = true> <Delay = 0.00>
ST_731 : Operation 5145 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1557"   --->   Operation 5145 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_731 : Operation 5146 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1557" [kernel_rope.cpp:14]   --->   Operation 5146 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_731 : Operation 5147 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1541 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5147 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1541' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_731 : Operation 5148 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1542 = muxlogic i32 182"   --->   Operation 5148 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1542' <Predicate = true> <Delay = 1.35>
ST_731 : Operation 5149 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1542 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5149 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1542' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 732 <SV = 731> <Delay = 2.50>
ST_732 : Operation 5150 [1/1] (0.00ns)   --->   "%bitcast_ln14_1558 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1541" [kernel_rope.cpp:14]   --->   Operation 5150 'bitcast' 'bitcast_ln14_1558' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 5151 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1558"   --->   Operation 5151 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_732 : Operation 5152 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1558" [kernel_rope.cpp:14]   --->   Operation 5152 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_732 : Operation 5153 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1542 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5153 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1542' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_732 : Operation 5154 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1543 = muxlogic i32 182"   --->   Operation 5154 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1543' <Predicate = true> <Delay = 1.35>
ST_732 : Operation 5155 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1543 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5155 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1543' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 733 <SV = 732> <Delay = 2.50>
ST_733 : Operation 5156 [1/1] (0.00ns)   --->   "%bitcast_ln14_1559 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1542" [kernel_rope.cpp:14]   --->   Operation 5156 'bitcast' 'bitcast_ln14_1559' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 5157 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1559"   --->   Operation 5157 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_733 : Operation 5158 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1559" [kernel_rope.cpp:14]   --->   Operation 5158 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_733 : Operation 5159 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1543 = load i32 182" [kernel_rope.cpp:14]   --->   Operation 5159 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1543' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_733 : Operation 5160 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1544 = muxlogic i32 183"   --->   Operation 5160 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1544' <Predicate = true> <Delay = 1.35>
ST_733 : Operation 5161 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1544 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5161 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1544' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 734 <SV = 733> <Delay = 2.50>
ST_734 : Operation 5162 [1/1] (0.00ns)   --->   "%bitcast_ln14_1560 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1543" [kernel_rope.cpp:14]   --->   Operation 5162 'bitcast' 'bitcast_ln14_1560' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 5163 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1560"   --->   Operation 5163 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_734 : Operation 5164 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1560" [kernel_rope.cpp:14]   --->   Operation 5164 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_734 : Operation 5165 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1544 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5165 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1544' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_734 : Operation 5166 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1545 = muxlogic i32 183"   --->   Operation 5166 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1545' <Predicate = true> <Delay = 1.35>
ST_734 : Operation 5167 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1545 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5167 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1545' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 735 <SV = 734> <Delay = 2.50>
ST_735 : Operation 5168 [1/1] (0.00ns)   --->   "%bitcast_ln14_1561 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1544" [kernel_rope.cpp:14]   --->   Operation 5168 'bitcast' 'bitcast_ln14_1561' <Predicate = true> <Delay = 0.00>
ST_735 : Operation 5169 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1561"   --->   Operation 5169 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_735 : Operation 5170 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1561" [kernel_rope.cpp:14]   --->   Operation 5170 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_735 : Operation 5171 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1545 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5171 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1545' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_735 : Operation 5172 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1546 = muxlogic i32 183"   --->   Operation 5172 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1546' <Predicate = true> <Delay = 1.35>
ST_735 : Operation 5173 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1546 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5173 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1546' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 736 <SV = 735> <Delay = 2.50>
ST_736 : Operation 5174 [1/1] (0.00ns)   --->   "%bitcast_ln14_1562 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1545" [kernel_rope.cpp:14]   --->   Operation 5174 'bitcast' 'bitcast_ln14_1562' <Predicate = true> <Delay = 0.00>
ST_736 : Operation 5175 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1562"   --->   Operation 5175 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_736 : Operation 5176 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1562" [kernel_rope.cpp:14]   --->   Operation 5176 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_736 : Operation 5177 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1546 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5177 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1546' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_736 : Operation 5178 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1547 = muxlogic i32 183"   --->   Operation 5178 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1547' <Predicate = true> <Delay = 1.35>
ST_736 : Operation 5179 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1547 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5179 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1547' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 737 <SV = 736> <Delay = 2.50>
ST_737 : Operation 5180 [1/1] (0.00ns)   --->   "%bitcast_ln14_1563 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1546" [kernel_rope.cpp:14]   --->   Operation 5180 'bitcast' 'bitcast_ln14_1563' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 5181 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1563"   --->   Operation 5181 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_737 : Operation 5182 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1563" [kernel_rope.cpp:14]   --->   Operation 5182 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_737 : Operation 5183 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1547 = load i32 183" [kernel_rope.cpp:14]   --->   Operation 5183 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1547' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_737 : Operation 5184 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1548 = muxlogic i32 184"   --->   Operation 5184 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1548' <Predicate = true> <Delay = 1.35>
ST_737 : Operation 5185 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1548 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5185 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1548' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 738 <SV = 737> <Delay = 2.50>
ST_738 : Operation 5186 [1/1] (0.00ns)   --->   "%bitcast_ln14_1564 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1547" [kernel_rope.cpp:14]   --->   Operation 5186 'bitcast' 'bitcast_ln14_1564' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 5187 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1564"   --->   Operation 5187 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_738 : Operation 5188 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1564" [kernel_rope.cpp:14]   --->   Operation 5188 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_738 : Operation 5189 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1548 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5189 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1548' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_738 : Operation 5190 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1549 = muxlogic i32 184"   --->   Operation 5190 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1549' <Predicate = true> <Delay = 1.35>
ST_738 : Operation 5191 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1549 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5191 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1549' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 739 <SV = 738> <Delay = 2.50>
ST_739 : Operation 5192 [1/1] (0.00ns)   --->   "%bitcast_ln14_1565 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1548" [kernel_rope.cpp:14]   --->   Operation 5192 'bitcast' 'bitcast_ln14_1565' <Predicate = true> <Delay = 0.00>
ST_739 : Operation 5193 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1565"   --->   Operation 5193 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_739 : Operation 5194 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1565" [kernel_rope.cpp:14]   --->   Operation 5194 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_739 : Operation 5195 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1549 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5195 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1549' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_739 : Operation 5196 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1550 = muxlogic i32 184"   --->   Operation 5196 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1550' <Predicate = true> <Delay = 1.35>
ST_739 : Operation 5197 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1550 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5197 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1550' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 740 <SV = 739> <Delay = 2.50>
ST_740 : Operation 5198 [1/1] (0.00ns)   --->   "%bitcast_ln14_1566 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1549" [kernel_rope.cpp:14]   --->   Operation 5198 'bitcast' 'bitcast_ln14_1566' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 5199 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1566"   --->   Operation 5199 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_740 : Operation 5200 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1566" [kernel_rope.cpp:14]   --->   Operation 5200 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_740 : Operation 5201 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1550 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5201 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1550' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_740 : Operation 5202 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1551 = muxlogic i32 184"   --->   Operation 5202 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1551' <Predicate = true> <Delay = 1.35>
ST_740 : Operation 5203 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1551 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5203 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1551' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 741 <SV = 740> <Delay = 2.50>
ST_741 : Operation 5204 [1/1] (0.00ns)   --->   "%bitcast_ln14_1567 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1550" [kernel_rope.cpp:14]   --->   Operation 5204 'bitcast' 'bitcast_ln14_1567' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 5205 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1567"   --->   Operation 5205 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_741 : Operation 5206 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1567" [kernel_rope.cpp:14]   --->   Operation 5206 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_741 : Operation 5207 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1551 = load i32 184" [kernel_rope.cpp:14]   --->   Operation 5207 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1551' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_741 : Operation 5208 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1552 = muxlogic i32 185"   --->   Operation 5208 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1552' <Predicate = true> <Delay = 1.35>
ST_741 : Operation 5209 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1552 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5209 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1552' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 742 <SV = 741> <Delay = 2.50>
ST_742 : Operation 5210 [1/1] (0.00ns)   --->   "%bitcast_ln14_1568 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1551" [kernel_rope.cpp:14]   --->   Operation 5210 'bitcast' 'bitcast_ln14_1568' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 5211 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1568"   --->   Operation 5211 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_742 : Operation 5212 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1568" [kernel_rope.cpp:14]   --->   Operation 5212 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_742 : Operation 5213 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1552 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5213 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1552' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_742 : Operation 5214 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1553 = muxlogic i32 185"   --->   Operation 5214 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1553' <Predicate = true> <Delay = 1.35>
ST_742 : Operation 5215 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1553 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5215 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1553' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 743 <SV = 742> <Delay = 2.50>
ST_743 : Operation 5216 [1/1] (0.00ns)   --->   "%bitcast_ln14_1569 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1552" [kernel_rope.cpp:14]   --->   Operation 5216 'bitcast' 'bitcast_ln14_1569' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 5217 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1569"   --->   Operation 5217 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_743 : Operation 5218 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1569" [kernel_rope.cpp:14]   --->   Operation 5218 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_743 : Operation 5219 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1553 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5219 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1553' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_743 : Operation 5220 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1554 = muxlogic i32 185"   --->   Operation 5220 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1554' <Predicate = true> <Delay = 1.35>
ST_743 : Operation 5221 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1554 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5221 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1554' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 744 <SV = 743> <Delay = 2.50>
ST_744 : Operation 5222 [1/1] (0.00ns)   --->   "%bitcast_ln14_1570 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1553" [kernel_rope.cpp:14]   --->   Operation 5222 'bitcast' 'bitcast_ln14_1570' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 5223 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1570"   --->   Operation 5223 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_744 : Operation 5224 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1570" [kernel_rope.cpp:14]   --->   Operation 5224 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_744 : Operation 5225 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1554 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5225 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1554' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_744 : Operation 5226 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1555 = muxlogic i32 185"   --->   Operation 5226 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1555' <Predicate = true> <Delay = 1.35>
ST_744 : Operation 5227 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1555 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5227 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1555' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 745 <SV = 744> <Delay = 2.50>
ST_745 : Operation 5228 [1/1] (0.00ns)   --->   "%bitcast_ln14_1571 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1554" [kernel_rope.cpp:14]   --->   Operation 5228 'bitcast' 'bitcast_ln14_1571' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 5229 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1571"   --->   Operation 5229 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_745 : Operation 5230 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1571" [kernel_rope.cpp:14]   --->   Operation 5230 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_745 : Operation 5231 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1555 = load i32 185" [kernel_rope.cpp:14]   --->   Operation 5231 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1555' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_745 : Operation 5232 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1556 = muxlogic i32 186"   --->   Operation 5232 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1556' <Predicate = true> <Delay = 1.35>
ST_745 : Operation 5233 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1556 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5233 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1556' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 746 <SV = 745> <Delay = 2.50>
ST_746 : Operation 5234 [1/1] (0.00ns)   --->   "%bitcast_ln14_1572 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1555" [kernel_rope.cpp:14]   --->   Operation 5234 'bitcast' 'bitcast_ln14_1572' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 5235 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1572"   --->   Operation 5235 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_746 : Operation 5236 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1572" [kernel_rope.cpp:14]   --->   Operation 5236 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_746 : Operation 5237 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1556 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5237 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1556' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_746 : Operation 5238 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1557 = muxlogic i32 186"   --->   Operation 5238 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1557' <Predicate = true> <Delay = 1.35>
ST_746 : Operation 5239 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1557 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5239 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1557' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 747 <SV = 746> <Delay = 2.50>
ST_747 : Operation 5240 [1/1] (0.00ns)   --->   "%bitcast_ln14_1573 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1556" [kernel_rope.cpp:14]   --->   Operation 5240 'bitcast' 'bitcast_ln14_1573' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 5241 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1573"   --->   Operation 5241 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_747 : Operation 5242 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1573" [kernel_rope.cpp:14]   --->   Operation 5242 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_747 : Operation 5243 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1557 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5243 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1557' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_747 : Operation 5244 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1558 = muxlogic i32 186"   --->   Operation 5244 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1558' <Predicate = true> <Delay = 1.35>
ST_747 : Operation 5245 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1558 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5245 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1558' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 748 <SV = 747> <Delay = 2.50>
ST_748 : Operation 5246 [1/1] (0.00ns)   --->   "%bitcast_ln14_1574 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1557" [kernel_rope.cpp:14]   --->   Operation 5246 'bitcast' 'bitcast_ln14_1574' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 5247 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1574"   --->   Operation 5247 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_748 : Operation 5248 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1574" [kernel_rope.cpp:14]   --->   Operation 5248 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_748 : Operation 5249 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1558 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5249 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1558' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_748 : Operation 5250 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1559 = muxlogic i32 186"   --->   Operation 5250 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1559' <Predicate = true> <Delay = 1.35>
ST_748 : Operation 5251 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1559 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5251 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1559' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 749 <SV = 748> <Delay = 2.50>
ST_749 : Operation 5252 [1/1] (0.00ns)   --->   "%bitcast_ln14_1575 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1558" [kernel_rope.cpp:14]   --->   Operation 5252 'bitcast' 'bitcast_ln14_1575' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 5253 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1575"   --->   Operation 5253 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_749 : Operation 5254 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1575" [kernel_rope.cpp:14]   --->   Operation 5254 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_749 : Operation 5255 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1559 = load i32 186" [kernel_rope.cpp:14]   --->   Operation 5255 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1559' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_749 : Operation 5256 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1560 = muxlogic i32 187"   --->   Operation 5256 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1560' <Predicate = true> <Delay = 1.35>
ST_749 : Operation 5257 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1560 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5257 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1560' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 750 <SV = 749> <Delay = 2.50>
ST_750 : Operation 5258 [1/1] (0.00ns)   --->   "%bitcast_ln14_1576 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1559" [kernel_rope.cpp:14]   --->   Operation 5258 'bitcast' 'bitcast_ln14_1576' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 5259 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1576"   --->   Operation 5259 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_750 : Operation 5260 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1576" [kernel_rope.cpp:14]   --->   Operation 5260 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_750 : Operation 5261 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1560 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5261 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1560' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_750 : Operation 5262 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1561 = muxlogic i32 187"   --->   Operation 5262 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1561' <Predicate = true> <Delay = 1.35>
ST_750 : Operation 5263 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1561 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5263 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1561' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 751 <SV = 750> <Delay = 2.50>
ST_751 : Operation 5264 [1/1] (0.00ns)   --->   "%bitcast_ln14_1577 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1560" [kernel_rope.cpp:14]   --->   Operation 5264 'bitcast' 'bitcast_ln14_1577' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 5265 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1577"   --->   Operation 5265 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_751 : Operation 5266 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1577" [kernel_rope.cpp:14]   --->   Operation 5266 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_751 : Operation 5267 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1561 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5267 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1561' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_751 : Operation 5268 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1562 = muxlogic i32 187"   --->   Operation 5268 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1562' <Predicate = true> <Delay = 1.35>
ST_751 : Operation 5269 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1562 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5269 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1562' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 752 <SV = 751> <Delay = 2.50>
ST_752 : Operation 5270 [1/1] (0.00ns)   --->   "%bitcast_ln14_1578 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1561" [kernel_rope.cpp:14]   --->   Operation 5270 'bitcast' 'bitcast_ln14_1578' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 5271 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1578"   --->   Operation 5271 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_752 : Operation 5272 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1578" [kernel_rope.cpp:14]   --->   Operation 5272 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_752 : Operation 5273 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1562 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5273 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1562' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_752 : Operation 5274 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1563 = muxlogic i32 187"   --->   Operation 5274 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1563' <Predicate = true> <Delay = 1.35>
ST_752 : Operation 5275 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1563 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5275 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1563' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 753 <SV = 752> <Delay = 2.50>
ST_753 : Operation 5276 [1/1] (0.00ns)   --->   "%bitcast_ln14_1579 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1562" [kernel_rope.cpp:14]   --->   Operation 5276 'bitcast' 'bitcast_ln14_1579' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 5277 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1579"   --->   Operation 5277 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_753 : Operation 5278 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1579" [kernel_rope.cpp:14]   --->   Operation 5278 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_753 : Operation 5279 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1563 = load i32 187" [kernel_rope.cpp:14]   --->   Operation 5279 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1563' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_753 : Operation 5280 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1564 = muxlogic i32 188"   --->   Operation 5280 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1564' <Predicate = true> <Delay = 1.35>
ST_753 : Operation 5281 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1564 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5281 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1564' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 754 <SV = 753> <Delay = 2.50>
ST_754 : Operation 5282 [1/1] (0.00ns)   --->   "%bitcast_ln14_1580 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1563" [kernel_rope.cpp:14]   --->   Operation 5282 'bitcast' 'bitcast_ln14_1580' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 5283 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1580"   --->   Operation 5283 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_754 : Operation 5284 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1580" [kernel_rope.cpp:14]   --->   Operation 5284 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_754 : Operation 5285 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1564 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5285 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1564' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_754 : Operation 5286 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1565 = muxlogic i32 188"   --->   Operation 5286 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1565' <Predicate = true> <Delay = 1.35>
ST_754 : Operation 5287 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1565 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5287 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1565' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 755 <SV = 754> <Delay = 2.50>
ST_755 : Operation 5288 [1/1] (0.00ns)   --->   "%bitcast_ln14_1581 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1564" [kernel_rope.cpp:14]   --->   Operation 5288 'bitcast' 'bitcast_ln14_1581' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 5289 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1581"   --->   Operation 5289 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_755 : Operation 5290 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1581" [kernel_rope.cpp:14]   --->   Operation 5290 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_755 : Operation 5291 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1565 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5291 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1565' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_755 : Operation 5292 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1566 = muxlogic i32 188"   --->   Operation 5292 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1566' <Predicate = true> <Delay = 1.35>
ST_755 : Operation 5293 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1566 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5293 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1566' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 756 <SV = 755> <Delay = 2.50>
ST_756 : Operation 5294 [1/1] (0.00ns)   --->   "%bitcast_ln14_1582 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1565" [kernel_rope.cpp:14]   --->   Operation 5294 'bitcast' 'bitcast_ln14_1582' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 5295 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1582"   --->   Operation 5295 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_756 : Operation 5296 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1582" [kernel_rope.cpp:14]   --->   Operation 5296 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_756 : Operation 5297 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1566 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5297 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1566' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_756 : Operation 5298 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1567 = muxlogic i32 188"   --->   Operation 5298 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1567' <Predicate = true> <Delay = 1.35>
ST_756 : Operation 5299 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1567 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5299 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1567' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 757 <SV = 756> <Delay = 2.50>
ST_757 : Operation 5300 [1/1] (0.00ns)   --->   "%bitcast_ln14_1583 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1566" [kernel_rope.cpp:14]   --->   Operation 5300 'bitcast' 'bitcast_ln14_1583' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 5301 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1583"   --->   Operation 5301 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_757 : Operation 5302 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1583" [kernel_rope.cpp:14]   --->   Operation 5302 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_757 : Operation 5303 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1567 = load i32 188" [kernel_rope.cpp:14]   --->   Operation 5303 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1567' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_757 : Operation 5304 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1568 = muxlogic i32 189"   --->   Operation 5304 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1568' <Predicate = true> <Delay = 1.35>
ST_757 : Operation 5305 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1568 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5305 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1568' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 758 <SV = 757> <Delay = 2.50>
ST_758 : Operation 5306 [1/1] (0.00ns)   --->   "%bitcast_ln14_1584 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1567" [kernel_rope.cpp:14]   --->   Operation 5306 'bitcast' 'bitcast_ln14_1584' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 5307 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1584"   --->   Operation 5307 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_758 : Operation 5308 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1584" [kernel_rope.cpp:14]   --->   Operation 5308 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_758 : Operation 5309 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1568 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5309 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1568' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_758 : Operation 5310 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1569 = muxlogic i32 189"   --->   Operation 5310 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1569' <Predicate = true> <Delay = 1.35>
ST_758 : Operation 5311 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1569 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5311 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1569' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 759 <SV = 758> <Delay = 2.50>
ST_759 : Operation 5312 [1/1] (0.00ns)   --->   "%bitcast_ln14_1585 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1568" [kernel_rope.cpp:14]   --->   Operation 5312 'bitcast' 'bitcast_ln14_1585' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 5313 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1585"   --->   Operation 5313 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_759 : Operation 5314 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1585" [kernel_rope.cpp:14]   --->   Operation 5314 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_759 : Operation 5315 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1569 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5315 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1569' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_759 : Operation 5316 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1570 = muxlogic i32 189"   --->   Operation 5316 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1570' <Predicate = true> <Delay = 1.35>
ST_759 : Operation 5317 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1570 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5317 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1570' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 760 <SV = 759> <Delay = 2.50>
ST_760 : Operation 5318 [1/1] (0.00ns)   --->   "%bitcast_ln14_1586 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1569" [kernel_rope.cpp:14]   --->   Operation 5318 'bitcast' 'bitcast_ln14_1586' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 5319 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1586"   --->   Operation 5319 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_760 : Operation 5320 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1586" [kernel_rope.cpp:14]   --->   Operation 5320 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_760 : Operation 5321 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1570 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5321 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1570' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_760 : Operation 5322 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1571 = muxlogic i32 189"   --->   Operation 5322 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1571' <Predicate = true> <Delay = 1.35>
ST_760 : Operation 5323 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1571 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5323 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1571' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 761 <SV = 760> <Delay = 2.50>
ST_761 : Operation 5324 [1/1] (0.00ns)   --->   "%bitcast_ln14_1587 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1570" [kernel_rope.cpp:14]   --->   Operation 5324 'bitcast' 'bitcast_ln14_1587' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 5325 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1587"   --->   Operation 5325 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_761 : Operation 5326 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1587" [kernel_rope.cpp:14]   --->   Operation 5326 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_761 : Operation 5327 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1571 = load i32 189" [kernel_rope.cpp:14]   --->   Operation 5327 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1571' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_761 : Operation 5328 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1572 = muxlogic i32 190"   --->   Operation 5328 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1572' <Predicate = true> <Delay = 1.35>
ST_761 : Operation 5329 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1572 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5329 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1572' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 762 <SV = 761> <Delay = 2.50>
ST_762 : Operation 5330 [1/1] (0.00ns)   --->   "%bitcast_ln14_1588 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1571" [kernel_rope.cpp:14]   --->   Operation 5330 'bitcast' 'bitcast_ln14_1588' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 5331 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1588"   --->   Operation 5331 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_762 : Operation 5332 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1588" [kernel_rope.cpp:14]   --->   Operation 5332 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_762 : Operation 5333 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1572 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5333 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1572' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_762 : Operation 5334 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1573 = muxlogic i32 190"   --->   Operation 5334 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1573' <Predicate = true> <Delay = 1.35>
ST_762 : Operation 5335 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1573 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5335 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1573' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 763 <SV = 762> <Delay = 2.50>
ST_763 : Operation 5336 [1/1] (0.00ns)   --->   "%bitcast_ln14_1589 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1572" [kernel_rope.cpp:14]   --->   Operation 5336 'bitcast' 'bitcast_ln14_1589' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 5337 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1589"   --->   Operation 5337 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_763 : Operation 5338 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1589" [kernel_rope.cpp:14]   --->   Operation 5338 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_763 : Operation 5339 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1573 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5339 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1573' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_763 : Operation 5340 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1574 = muxlogic i32 190"   --->   Operation 5340 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1574' <Predicate = true> <Delay = 1.35>
ST_763 : Operation 5341 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1574 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5341 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1574' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 764 <SV = 763> <Delay = 2.50>
ST_764 : Operation 5342 [1/1] (0.00ns)   --->   "%bitcast_ln14_1590 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1573" [kernel_rope.cpp:14]   --->   Operation 5342 'bitcast' 'bitcast_ln14_1590' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 5343 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1590"   --->   Operation 5343 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_764 : Operation 5344 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1590" [kernel_rope.cpp:14]   --->   Operation 5344 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_764 : Operation 5345 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1574 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5345 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1574' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_764 : Operation 5346 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1575 = muxlogic i32 190"   --->   Operation 5346 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1575' <Predicate = true> <Delay = 1.35>
ST_764 : Operation 5347 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1575 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5347 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1575' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 765 <SV = 764> <Delay = 2.50>
ST_765 : Operation 5348 [1/1] (0.00ns)   --->   "%bitcast_ln14_1591 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1574" [kernel_rope.cpp:14]   --->   Operation 5348 'bitcast' 'bitcast_ln14_1591' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5349 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1591"   --->   Operation 5349 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_765 : Operation 5350 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1591" [kernel_rope.cpp:14]   --->   Operation 5350 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_765 : Operation 5351 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1575 = load i32 190" [kernel_rope.cpp:14]   --->   Operation 5351 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1575' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_765 : Operation 5352 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1576 = muxlogic i32 191"   --->   Operation 5352 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1576' <Predicate = true> <Delay = 1.35>
ST_765 : Operation 5353 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1576 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5353 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1576' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 766 <SV = 765> <Delay = 2.50>
ST_766 : Operation 5354 [1/1] (0.00ns)   --->   "%bitcast_ln14_1592 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1575" [kernel_rope.cpp:14]   --->   Operation 5354 'bitcast' 'bitcast_ln14_1592' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5355 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1592"   --->   Operation 5355 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_766 : Operation 5356 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1592" [kernel_rope.cpp:14]   --->   Operation 5356 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_766 : Operation 5357 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1576 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5357 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1576' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_766 : Operation 5358 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1577 = muxlogic i32 191"   --->   Operation 5358 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1577' <Predicate = true> <Delay = 1.35>
ST_766 : Operation 5359 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1577 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5359 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1577' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 767 <SV = 766> <Delay = 2.50>
ST_767 : Operation 5360 [1/1] (0.00ns)   --->   "%bitcast_ln14_1593 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1576" [kernel_rope.cpp:14]   --->   Operation 5360 'bitcast' 'bitcast_ln14_1593' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 5361 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1593"   --->   Operation 5361 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_767 : Operation 5362 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1593" [kernel_rope.cpp:14]   --->   Operation 5362 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_767 : Operation 5363 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1577 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5363 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1577' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_767 : Operation 5364 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1578 = muxlogic i32 191"   --->   Operation 5364 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1578' <Predicate = true> <Delay = 1.35>
ST_767 : Operation 5365 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1578 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5365 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1578' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 768 <SV = 767> <Delay = 2.50>
ST_768 : Operation 5366 [1/1] (0.00ns)   --->   "%bitcast_ln14_1594 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1577" [kernel_rope.cpp:14]   --->   Operation 5366 'bitcast' 'bitcast_ln14_1594' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 5367 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1594"   --->   Operation 5367 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_768 : Operation 5368 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1594" [kernel_rope.cpp:14]   --->   Operation 5368 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_768 : Operation 5369 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1578 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5369 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1578' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_768 : Operation 5370 [1/1] (1.35ns) (share mux size 96)   --->   "%muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1579 = muxlogic i32 191"   --->   Operation 5370 'muxlogic' 'muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_1579' <Predicate = true> <Delay = 1.35>
ST_768 : Operation 5371 [2/2] (0.71ns) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1579 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5371 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1579' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 769 <SV = 768> <Delay = 2.50>
ST_769 : Operation 5372 [1/1] (0.00ns)   --->   "%bitcast_ln14_1595 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1578" [kernel_rope.cpp:14]   --->   Operation 5372 'bitcast' 'bitcast_ln14_1595' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5373 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1595"   --->   Operation 5373 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_769 : Operation 5374 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1595" [kernel_rope.cpp:14]   --->   Operation 5374 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_769 : Operation 5375 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 192)   --->   "%attention_layer_with_cache_kernel_float_float_float_float_float_float_1579 = load i32 191" [kernel_rope.cpp:14]   --->   Operation 5375 'load' 'attention_layer_with_cache_kernel_float_float_float_float_float_float_1579' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 770 <SV = 769> <Delay = 2.50>
ST_770 : Operation 5376 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 5376 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 5377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 5378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 5379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5380 [1/1] (0.00ns)   --->   "%bitcast_ln14_1596 = bitcast i32 %attention_layer_with_cache_kernel_float_float_float_float_float_float_1579" [kernel_rope.cpp:14]   --->   Operation 5380 'bitcast' 'bitcast_ln14_1596' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 5381 [1/1] (1.64ns) (share mux size 768)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1596"   --->   Operation 5381 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 1.64>
ST_770 : Operation 5382 [1/1] ( I:0.86ns O:0.86ns ) (share mux size 768)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_input_stream, i32 %bitcast_ln14_1596" [kernel_rope.cpp:14]   --->   Operation 5382 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_770 : Operation 5383 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5383 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.065ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_812') [6]  (1.350 ns)
	'load' operation 32 bit ('attention_layer_with_cache_kernel_float_float_float_float_float_float_812', kernel_rope.cpp:14) on array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_11' [7]  (0.715 ns)

 <State 2>: 2.065ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_attention_layer_with_cache_kernel_float_float_float_float_float_float_813') [11]  (1.350 ns)
	'load' operation 32 bit ('attention_layer_with_cache_kernel_float_float_float_float_float_float_813', kernel_rope.cpp:14) on array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_10' [12]  (0.715 ns)

 <State 3>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [9]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [10]  (0.860 ns)

 <State 4>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [14]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [15]  (0.860 ns)

 <State 5>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [19]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [20]  (0.860 ns)

 <State 6>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [24]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [25]  (0.860 ns)

 <State 7>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [29]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [30]  (0.860 ns)

 <State 8>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [34]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [35]  (0.860 ns)

 <State 9>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [39]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [40]  (0.860 ns)

 <State 10>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [44]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [45]  (0.860 ns)

 <State 11>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [49]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [50]  (0.860 ns)

 <State 12>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [54]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [55]  (0.860 ns)

 <State 13>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [59]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [60]  (0.860 ns)

 <State 14>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [64]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [65]  (0.860 ns)

 <State 15>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [69]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [70]  (0.860 ns)

 <State 16>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [74]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [75]  (0.860 ns)

 <State 17>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [79]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [80]  (0.860 ns)

 <State 18>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [84]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [85]  (0.860 ns)

 <State 19>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [89]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [90]  (0.860 ns)

 <State 20>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [94]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [95]  (0.860 ns)

 <State 21>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [99]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [100]  (0.860 ns)

 <State 22>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [104]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [105]  (0.860 ns)

 <State 23>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [109]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [110]  (0.860 ns)

 <State 24>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [114]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [115]  (0.860 ns)

 <State 25>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [119]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [120]  (0.860 ns)

 <State 26>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [124]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [125]  (0.860 ns)

 <State 27>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [129]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [130]  (0.860 ns)

 <State 28>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [134]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [135]  (0.860 ns)

 <State 29>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [139]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [140]  (0.860 ns)

 <State 30>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [144]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [145]  (0.860 ns)

 <State 31>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [149]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [150]  (0.860 ns)

 <State 32>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [154]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [155]  (0.860 ns)

 <State 33>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [159]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [160]  (0.860 ns)

 <State 34>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [164]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [165]  (0.860 ns)

 <State 35>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [169]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [170]  (0.860 ns)

 <State 36>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [174]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [175]  (0.860 ns)

 <State 37>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [179]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [180]  (0.860 ns)

 <State 38>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [184]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [185]  (0.860 ns)

 <State 39>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [189]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [190]  (0.860 ns)

 <State 40>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [194]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [195]  (0.860 ns)

 <State 41>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [199]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [200]  (0.860 ns)

 <State 42>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [204]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [205]  (0.860 ns)

 <State 43>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [209]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [210]  (0.860 ns)

 <State 44>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [214]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [215]  (0.860 ns)

 <State 45>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [219]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [220]  (0.860 ns)

 <State 46>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [224]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [225]  (0.860 ns)

 <State 47>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [229]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [230]  (0.860 ns)

 <State 48>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [234]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [235]  (0.860 ns)

 <State 49>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [239]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [240]  (0.860 ns)

 <State 50>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [244]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [245]  (0.860 ns)

 <State 51>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [249]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [250]  (0.860 ns)

 <State 52>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [254]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [255]  (0.860 ns)

 <State 53>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [259]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [260]  (0.860 ns)

 <State 54>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [264]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [265]  (0.860 ns)

 <State 55>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [269]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [270]  (0.860 ns)

 <State 56>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [274]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [275]  (0.860 ns)

 <State 57>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [279]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [280]  (0.860 ns)

 <State 58>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [284]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [285]  (0.860 ns)

 <State 59>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [289]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [290]  (0.860 ns)

 <State 60>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [294]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [295]  (0.860 ns)

 <State 61>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [299]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [300]  (0.860 ns)

 <State 62>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [304]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [305]  (0.860 ns)

 <State 63>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [309]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [310]  (0.860 ns)

 <State 64>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [314]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [315]  (0.860 ns)

 <State 65>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [319]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [320]  (0.860 ns)

 <State 66>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [324]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [325]  (0.860 ns)

 <State 67>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [329]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [330]  (0.860 ns)

 <State 68>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [334]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [335]  (0.860 ns)

 <State 69>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [339]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [340]  (0.860 ns)

 <State 70>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [344]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [345]  (0.860 ns)

 <State 71>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [349]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [350]  (0.860 ns)

 <State 72>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [354]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [355]  (0.860 ns)

 <State 73>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [359]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [360]  (0.860 ns)

 <State 74>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [364]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [365]  (0.860 ns)

 <State 75>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [369]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [370]  (0.860 ns)

 <State 76>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [374]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [375]  (0.860 ns)

 <State 77>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [379]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [380]  (0.860 ns)

 <State 78>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [384]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [385]  (0.860 ns)

 <State 79>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [389]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [390]  (0.860 ns)

 <State 80>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [394]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [395]  (0.860 ns)

 <State 81>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [399]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [400]  (0.860 ns)

 <State 82>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [404]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [405]  (0.860 ns)

 <State 83>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [409]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [410]  (0.860 ns)

 <State 84>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [414]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [415]  (0.860 ns)

 <State 85>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [419]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [420]  (0.860 ns)

 <State 86>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [424]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [425]  (0.860 ns)

 <State 87>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [429]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [430]  (0.860 ns)

 <State 88>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [434]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [435]  (0.860 ns)

 <State 89>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [439]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [440]  (0.860 ns)

 <State 90>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [444]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [445]  (0.860 ns)

 <State 91>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [449]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [450]  (0.860 ns)

 <State 92>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [454]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [455]  (0.860 ns)

 <State 93>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [459]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [460]  (0.860 ns)

 <State 94>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [464]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [465]  (0.860 ns)

 <State 95>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [469]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [470]  (0.860 ns)

 <State 96>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [474]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [475]  (0.860 ns)

 <State 97>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [479]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [480]  (0.860 ns)

 <State 98>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [484]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [485]  (0.860 ns)

 <State 99>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [489]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [490]  (0.860 ns)

 <State 100>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [494]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [495]  (0.860 ns)

 <State 101>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [499]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [500]  (0.860 ns)

 <State 102>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [504]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [505]  (0.860 ns)

 <State 103>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [509]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [510]  (0.860 ns)

 <State 104>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [514]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [515]  (0.860 ns)

 <State 105>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [519]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [520]  (0.860 ns)

 <State 106>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [524]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [525]  (0.860 ns)

 <State 107>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [529]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [530]  (0.860 ns)

 <State 108>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [534]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [535]  (0.860 ns)

 <State 109>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [539]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [540]  (0.860 ns)

 <State 110>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [544]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [545]  (0.860 ns)

 <State 111>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [549]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [550]  (0.860 ns)

 <State 112>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [554]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [555]  (0.860 ns)

 <State 113>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [559]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [560]  (0.860 ns)

 <State 114>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [564]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [565]  (0.860 ns)

 <State 115>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [569]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [570]  (0.860 ns)

 <State 116>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [574]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [575]  (0.860 ns)

 <State 117>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [579]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [580]  (0.860 ns)

 <State 118>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [584]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [585]  (0.860 ns)

 <State 119>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [589]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [590]  (0.860 ns)

 <State 120>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [594]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [595]  (0.860 ns)

 <State 121>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [599]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [600]  (0.860 ns)

 <State 122>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [604]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [605]  (0.860 ns)

 <State 123>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [609]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [610]  (0.860 ns)

 <State 124>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [614]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [615]  (0.860 ns)

 <State 125>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [619]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [620]  (0.860 ns)

 <State 126>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [624]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [625]  (0.860 ns)

 <State 127>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [629]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [630]  (0.860 ns)

 <State 128>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [634]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [635]  (0.860 ns)

 <State 129>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [639]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [640]  (0.860 ns)

 <State 130>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [644]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [645]  (0.860 ns)

 <State 131>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [649]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [650]  (0.860 ns)

 <State 132>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [654]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [655]  (0.860 ns)

 <State 133>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [659]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [660]  (0.860 ns)

 <State 134>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [664]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [665]  (0.860 ns)

 <State 135>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [669]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [670]  (0.860 ns)

 <State 136>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [674]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [675]  (0.860 ns)

 <State 137>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [679]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [680]  (0.860 ns)

 <State 138>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [684]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [685]  (0.860 ns)

 <State 139>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [689]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [690]  (0.860 ns)

 <State 140>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [694]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [695]  (0.860 ns)

 <State 141>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [699]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [700]  (0.860 ns)

 <State 142>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [704]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [705]  (0.860 ns)

 <State 143>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [709]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [710]  (0.860 ns)

 <State 144>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [714]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [715]  (0.860 ns)

 <State 145>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [719]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [720]  (0.860 ns)

 <State 146>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [724]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [725]  (0.860 ns)

 <State 147>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [729]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [730]  (0.860 ns)

 <State 148>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [734]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [735]  (0.860 ns)

 <State 149>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [739]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [740]  (0.860 ns)

 <State 150>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [744]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [745]  (0.860 ns)

 <State 151>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [749]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [750]  (0.860 ns)

 <State 152>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [754]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [755]  (0.860 ns)

 <State 153>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [759]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [760]  (0.860 ns)

 <State 154>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [764]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [765]  (0.860 ns)

 <State 155>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [769]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [770]  (0.860 ns)

 <State 156>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [774]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [775]  (0.860 ns)

 <State 157>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [779]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [780]  (0.860 ns)

 <State 158>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [784]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [785]  (0.860 ns)

 <State 159>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [789]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [790]  (0.860 ns)

 <State 160>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [794]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [795]  (0.860 ns)

 <State 161>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [799]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [800]  (0.860 ns)

 <State 162>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [804]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [805]  (0.860 ns)

 <State 163>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [809]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [810]  (0.860 ns)

 <State 164>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [814]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [815]  (0.860 ns)

 <State 165>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [819]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [820]  (0.860 ns)

 <State 166>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [824]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [825]  (0.860 ns)

 <State 167>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [829]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [830]  (0.860 ns)

 <State 168>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [834]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [835]  (0.860 ns)

 <State 169>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [839]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [840]  (0.860 ns)

 <State 170>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [844]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [845]  (0.860 ns)

 <State 171>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [849]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [850]  (0.860 ns)

 <State 172>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [854]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [855]  (0.860 ns)

 <State 173>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [859]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [860]  (0.860 ns)

 <State 174>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [864]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [865]  (0.860 ns)

 <State 175>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [869]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [870]  (0.860 ns)

 <State 176>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [874]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [875]  (0.860 ns)

 <State 177>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [879]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [880]  (0.860 ns)

 <State 178>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [884]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [885]  (0.860 ns)

 <State 179>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [889]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [890]  (0.860 ns)

 <State 180>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [894]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [895]  (0.860 ns)

 <State 181>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [899]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [900]  (0.860 ns)

 <State 182>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [904]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [905]  (0.860 ns)

 <State 183>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [909]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [910]  (0.860 ns)

 <State 184>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [914]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [915]  (0.860 ns)

 <State 185>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [919]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [920]  (0.860 ns)

 <State 186>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [924]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [925]  (0.860 ns)

 <State 187>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [929]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [930]  (0.860 ns)

 <State 188>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [934]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [935]  (0.860 ns)

 <State 189>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [939]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [940]  (0.860 ns)

 <State 190>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [944]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [945]  (0.860 ns)

 <State 191>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [949]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [950]  (0.860 ns)

 <State 192>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [954]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [955]  (0.860 ns)

 <State 193>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [959]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [960]  (0.860 ns)

 <State 194>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [964]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [965]  (0.860 ns)

 <State 195>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [969]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [970]  (0.860 ns)

 <State 196>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [974]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [975]  (0.860 ns)

 <State 197>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [979]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [980]  (0.860 ns)

 <State 198>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [984]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [985]  (0.860 ns)

 <State 199>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [989]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [990]  (0.860 ns)

 <State 200>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [994]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [995]  (0.860 ns)

 <State 201>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [999]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1000]  (0.860 ns)

 <State 202>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1004]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1005]  (0.860 ns)

 <State 203>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1009]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1010]  (0.860 ns)

 <State 204>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1014]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1015]  (0.860 ns)

 <State 205>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1019]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1020]  (0.860 ns)

 <State 206>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1024]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1025]  (0.860 ns)

 <State 207>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1029]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1030]  (0.860 ns)

 <State 208>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1034]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1035]  (0.860 ns)

 <State 209>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1039]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1040]  (0.860 ns)

 <State 210>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1044]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1045]  (0.860 ns)

 <State 211>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1049]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1050]  (0.860 ns)

 <State 212>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1054]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1055]  (0.860 ns)

 <State 213>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1059]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1060]  (0.860 ns)

 <State 214>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1064]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1065]  (0.860 ns)

 <State 215>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1069]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1070]  (0.860 ns)

 <State 216>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1074]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1075]  (0.860 ns)

 <State 217>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1079]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1080]  (0.860 ns)

 <State 218>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1084]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1085]  (0.860 ns)

 <State 219>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1089]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1090]  (0.860 ns)

 <State 220>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1094]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1095]  (0.860 ns)

 <State 221>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1099]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1100]  (0.860 ns)

 <State 222>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1104]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1105]  (0.860 ns)

 <State 223>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1109]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1110]  (0.860 ns)

 <State 224>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1114]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1115]  (0.860 ns)

 <State 225>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1119]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1120]  (0.860 ns)

 <State 226>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1124]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1125]  (0.860 ns)

 <State 227>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1129]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1130]  (0.860 ns)

 <State 228>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1134]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1135]  (0.860 ns)

 <State 229>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1139]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1140]  (0.860 ns)

 <State 230>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1144]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1145]  (0.860 ns)

 <State 231>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1149]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1150]  (0.860 ns)

 <State 232>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1154]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1155]  (0.860 ns)

 <State 233>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1159]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1160]  (0.860 ns)

 <State 234>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1164]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1165]  (0.860 ns)

 <State 235>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1169]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1170]  (0.860 ns)

 <State 236>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1174]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1175]  (0.860 ns)

 <State 237>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1179]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1180]  (0.860 ns)

 <State 238>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1184]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1185]  (0.860 ns)

 <State 239>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1189]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1190]  (0.860 ns)

 <State 240>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1194]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1195]  (0.860 ns)

 <State 241>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1199]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1200]  (0.860 ns)

 <State 242>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1204]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1205]  (0.860 ns)

 <State 243>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1209]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1210]  (0.860 ns)

 <State 244>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1214]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1215]  (0.860 ns)

 <State 245>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1219]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1220]  (0.860 ns)

 <State 246>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1224]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1225]  (0.860 ns)

 <State 247>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1229]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1230]  (0.860 ns)

 <State 248>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1234]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1235]  (0.860 ns)

 <State 249>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1239]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1240]  (0.860 ns)

 <State 250>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1244]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1245]  (0.860 ns)

 <State 251>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1249]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1250]  (0.860 ns)

 <State 252>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1254]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1255]  (0.860 ns)

 <State 253>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1259]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1260]  (0.860 ns)

 <State 254>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1264]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1265]  (0.860 ns)

 <State 255>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1269]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1270]  (0.860 ns)

 <State 256>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1274]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1275]  (0.860 ns)

 <State 257>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1279]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1280]  (0.860 ns)

 <State 258>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1284]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1285]  (0.860 ns)

 <State 259>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1289]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1290]  (0.860 ns)

 <State 260>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1294]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1295]  (0.860 ns)

 <State 261>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1299]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1300]  (0.860 ns)

 <State 262>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1304]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1305]  (0.860 ns)

 <State 263>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1309]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1310]  (0.860 ns)

 <State 264>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1314]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1315]  (0.860 ns)

 <State 265>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1319]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1320]  (0.860 ns)

 <State 266>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1324]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1325]  (0.860 ns)

 <State 267>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1329]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1330]  (0.860 ns)

 <State 268>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1334]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1335]  (0.860 ns)

 <State 269>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1339]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1340]  (0.860 ns)

 <State 270>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1344]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1345]  (0.860 ns)

 <State 271>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1349]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1350]  (0.860 ns)

 <State 272>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1354]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1355]  (0.860 ns)

 <State 273>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1359]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1360]  (0.860 ns)

 <State 274>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1364]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1365]  (0.860 ns)

 <State 275>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1369]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1370]  (0.860 ns)

 <State 276>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1374]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1375]  (0.860 ns)

 <State 277>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1379]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1380]  (0.860 ns)

 <State 278>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1384]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1385]  (0.860 ns)

 <State 279>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1389]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1390]  (0.860 ns)

 <State 280>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1394]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1395]  (0.860 ns)

 <State 281>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1399]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1400]  (0.860 ns)

 <State 282>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1404]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1405]  (0.860 ns)

 <State 283>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1409]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1410]  (0.860 ns)

 <State 284>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1414]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1415]  (0.860 ns)

 <State 285>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1419]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1420]  (0.860 ns)

 <State 286>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1424]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1425]  (0.860 ns)

 <State 287>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1429]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1430]  (0.860 ns)

 <State 288>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1434]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1435]  (0.860 ns)

 <State 289>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1439]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1440]  (0.860 ns)

 <State 290>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1444]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1445]  (0.860 ns)

 <State 291>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1449]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1450]  (0.860 ns)

 <State 292>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1454]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1455]  (0.860 ns)

 <State 293>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1459]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1460]  (0.860 ns)

 <State 294>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1464]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1465]  (0.860 ns)

 <State 295>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1469]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1470]  (0.860 ns)

 <State 296>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1474]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1475]  (0.860 ns)

 <State 297>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1479]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1480]  (0.860 ns)

 <State 298>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1484]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1485]  (0.860 ns)

 <State 299>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1489]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1490]  (0.860 ns)

 <State 300>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1494]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1495]  (0.860 ns)

 <State 301>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1499]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1500]  (0.860 ns)

 <State 302>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1504]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1505]  (0.860 ns)

 <State 303>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1509]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1510]  (0.860 ns)

 <State 304>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1514]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1515]  (0.860 ns)

 <State 305>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1519]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1520]  (0.860 ns)

 <State 306>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1524]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1525]  (0.860 ns)

 <State 307>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1529]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1530]  (0.860 ns)

 <State 308>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1534]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1535]  (0.860 ns)

 <State 309>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1539]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1540]  (0.860 ns)

 <State 310>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1544]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1545]  (0.860 ns)

 <State 311>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1549]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1550]  (0.860 ns)

 <State 312>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1554]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1555]  (0.860 ns)

 <State 313>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1559]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1560]  (0.860 ns)

 <State 314>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1564]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1565]  (0.860 ns)

 <State 315>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1569]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1570]  (0.860 ns)

 <State 316>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1574]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1575]  (0.860 ns)

 <State 317>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1579]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1580]  (0.860 ns)

 <State 318>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1584]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1585]  (0.860 ns)

 <State 319>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1589]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1590]  (0.860 ns)

 <State 320>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1594]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1595]  (0.860 ns)

 <State 321>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1599]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1600]  (0.860 ns)

 <State 322>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1604]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1605]  (0.860 ns)

 <State 323>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1609]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1610]  (0.860 ns)

 <State 324>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1614]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1615]  (0.860 ns)

 <State 325>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1619]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1620]  (0.860 ns)

 <State 326>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1624]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1625]  (0.860 ns)

 <State 327>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1629]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1630]  (0.860 ns)

 <State 328>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1634]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1635]  (0.860 ns)

 <State 329>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1639]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1640]  (0.860 ns)

 <State 330>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1644]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1645]  (0.860 ns)

 <State 331>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1649]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1650]  (0.860 ns)

 <State 332>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1654]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1655]  (0.860 ns)

 <State 333>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1659]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1660]  (0.860 ns)

 <State 334>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1664]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1665]  (0.860 ns)

 <State 335>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1669]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1670]  (0.860 ns)

 <State 336>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1674]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1675]  (0.860 ns)

 <State 337>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1679]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1680]  (0.860 ns)

 <State 338>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1684]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1685]  (0.860 ns)

 <State 339>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1689]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1690]  (0.860 ns)

 <State 340>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1694]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1695]  (0.860 ns)

 <State 341>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1699]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1700]  (0.860 ns)

 <State 342>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1704]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1705]  (0.860 ns)

 <State 343>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1709]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1710]  (0.860 ns)

 <State 344>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1714]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1715]  (0.860 ns)

 <State 345>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1719]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1720]  (0.860 ns)

 <State 346>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1724]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1725]  (0.860 ns)

 <State 347>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1729]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1730]  (0.860 ns)

 <State 348>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1734]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1735]  (0.860 ns)

 <State 349>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1739]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1740]  (0.860 ns)

 <State 350>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1744]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1745]  (0.860 ns)

 <State 351>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1749]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1750]  (0.860 ns)

 <State 352>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1754]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1755]  (0.860 ns)

 <State 353>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1759]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1760]  (0.860 ns)

 <State 354>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1764]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1765]  (0.860 ns)

 <State 355>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1769]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1770]  (0.860 ns)

 <State 356>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1774]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1775]  (0.860 ns)

 <State 357>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1779]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1780]  (0.860 ns)

 <State 358>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1784]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1785]  (0.860 ns)

 <State 359>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1789]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1790]  (0.860 ns)

 <State 360>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1794]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1795]  (0.860 ns)

 <State 361>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1799]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1800]  (0.860 ns)

 <State 362>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1804]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1805]  (0.860 ns)

 <State 363>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1809]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1810]  (0.860 ns)

 <State 364>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1814]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1815]  (0.860 ns)

 <State 365>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1819]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1820]  (0.860 ns)

 <State 366>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1824]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1825]  (0.860 ns)

 <State 367>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1829]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1830]  (0.860 ns)

 <State 368>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1834]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1835]  (0.860 ns)

 <State 369>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1839]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1840]  (0.860 ns)

 <State 370>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1844]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1845]  (0.860 ns)

 <State 371>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1849]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1850]  (0.860 ns)

 <State 372>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1854]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1855]  (0.860 ns)

 <State 373>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1859]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1860]  (0.860 ns)

 <State 374>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1864]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1865]  (0.860 ns)

 <State 375>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1869]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1870]  (0.860 ns)

 <State 376>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1874]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1875]  (0.860 ns)

 <State 377>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1879]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1880]  (0.860 ns)

 <State 378>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1884]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1885]  (0.860 ns)

 <State 379>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1889]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1890]  (0.860 ns)

 <State 380>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1894]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1895]  (0.860 ns)

 <State 381>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1899]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1900]  (0.860 ns)

 <State 382>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1904]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1905]  (0.860 ns)

 <State 383>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1909]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1910]  (0.860 ns)

 <State 384>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1914]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1915]  (0.860 ns)

 <State 385>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1919]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1920]  (0.860 ns)

 <State 386>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1924]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1925]  (0.860 ns)

 <State 387>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1929]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1930]  (0.860 ns)

 <State 388>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1934]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1935]  (0.860 ns)

 <State 389>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1939]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1940]  (0.860 ns)

 <State 390>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1944]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1945]  (0.860 ns)

 <State 391>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1949]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1950]  (0.860 ns)

 <State 392>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1954]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1955]  (0.860 ns)

 <State 393>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1959]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1960]  (0.860 ns)

 <State 394>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1964]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1965]  (0.860 ns)

 <State 395>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1969]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1970]  (0.860 ns)

 <State 396>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1974]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1975]  (0.860 ns)

 <State 397>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1979]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1980]  (0.860 ns)

 <State 398>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1984]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1985]  (0.860 ns)

 <State 399>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1989]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1990]  (0.860 ns)

 <State 400>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1994]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [1995]  (0.860 ns)

 <State 401>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [1999]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2000]  (0.860 ns)

 <State 402>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2004]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2005]  (0.860 ns)

 <State 403>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2009]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2010]  (0.860 ns)

 <State 404>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2014]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2015]  (0.860 ns)

 <State 405>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2019]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2020]  (0.860 ns)

 <State 406>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2024]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2025]  (0.860 ns)

 <State 407>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2029]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2030]  (0.860 ns)

 <State 408>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2034]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2035]  (0.860 ns)

 <State 409>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2039]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2040]  (0.860 ns)

 <State 410>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2044]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2045]  (0.860 ns)

 <State 411>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2049]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2050]  (0.860 ns)

 <State 412>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2054]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2055]  (0.860 ns)

 <State 413>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2059]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2060]  (0.860 ns)

 <State 414>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2064]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2065]  (0.860 ns)

 <State 415>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2069]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2070]  (0.860 ns)

 <State 416>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2074]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2075]  (0.860 ns)

 <State 417>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2079]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2080]  (0.860 ns)

 <State 418>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2084]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2085]  (0.860 ns)

 <State 419>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2089]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2090]  (0.860 ns)

 <State 420>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2094]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2095]  (0.860 ns)

 <State 421>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2099]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2100]  (0.860 ns)

 <State 422>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2104]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2105]  (0.860 ns)

 <State 423>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2109]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2110]  (0.860 ns)

 <State 424>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2114]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2115]  (0.860 ns)

 <State 425>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2119]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2120]  (0.860 ns)

 <State 426>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2124]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2125]  (0.860 ns)

 <State 427>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2129]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2130]  (0.860 ns)

 <State 428>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2134]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2135]  (0.860 ns)

 <State 429>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2139]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2140]  (0.860 ns)

 <State 430>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2144]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2145]  (0.860 ns)

 <State 431>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2149]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2150]  (0.860 ns)

 <State 432>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2154]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2155]  (0.860 ns)

 <State 433>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2159]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2160]  (0.860 ns)

 <State 434>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2164]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2165]  (0.860 ns)

 <State 435>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2169]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2170]  (0.860 ns)

 <State 436>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2174]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2175]  (0.860 ns)

 <State 437>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2179]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2180]  (0.860 ns)

 <State 438>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2184]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2185]  (0.860 ns)

 <State 439>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2189]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2190]  (0.860 ns)

 <State 440>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2194]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2195]  (0.860 ns)

 <State 441>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2199]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2200]  (0.860 ns)

 <State 442>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2204]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2205]  (0.860 ns)

 <State 443>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2209]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2210]  (0.860 ns)

 <State 444>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2214]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2215]  (0.860 ns)

 <State 445>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2219]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2220]  (0.860 ns)

 <State 446>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2224]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2225]  (0.860 ns)

 <State 447>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2229]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2230]  (0.860 ns)

 <State 448>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2234]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2235]  (0.860 ns)

 <State 449>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2239]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2240]  (0.860 ns)

 <State 450>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2244]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2245]  (0.860 ns)

 <State 451>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2249]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2250]  (0.860 ns)

 <State 452>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2254]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2255]  (0.860 ns)

 <State 453>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2259]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2260]  (0.860 ns)

 <State 454>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2264]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2265]  (0.860 ns)

 <State 455>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2269]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2270]  (0.860 ns)

 <State 456>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2274]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2275]  (0.860 ns)

 <State 457>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2279]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2280]  (0.860 ns)

 <State 458>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2284]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2285]  (0.860 ns)

 <State 459>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2289]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2290]  (0.860 ns)

 <State 460>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2294]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2295]  (0.860 ns)

 <State 461>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2299]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2300]  (0.860 ns)

 <State 462>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2304]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2305]  (0.860 ns)

 <State 463>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2309]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2310]  (0.860 ns)

 <State 464>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2314]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2315]  (0.860 ns)

 <State 465>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2319]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2320]  (0.860 ns)

 <State 466>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2324]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2325]  (0.860 ns)

 <State 467>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2329]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2330]  (0.860 ns)

 <State 468>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2334]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2335]  (0.860 ns)

 <State 469>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2339]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2340]  (0.860 ns)

 <State 470>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2344]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2345]  (0.860 ns)

 <State 471>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2349]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2350]  (0.860 ns)

 <State 472>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2354]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2355]  (0.860 ns)

 <State 473>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2359]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2360]  (0.860 ns)

 <State 474>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2364]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2365]  (0.860 ns)

 <State 475>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2369]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2370]  (0.860 ns)

 <State 476>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2374]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2375]  (0.860 ns)

 <State 477>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2379]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2380]  (0.860 ns)

 <State 478>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2384]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2385]  (0.860 ns)

 <State 479>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2389]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2390]  (0.860 ns)

 <State 480>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2394]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2395]  (0.860 ns)

 <State 481>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2399]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2400]  (0.860 ns)

 <State 482>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2404]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2405]  (0.860 ns)

 <State 483>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2409]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2410]  (0.860 ns)

 <State 484>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2414]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2415]  (0.860 ns)

 <State 485>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2419]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2420]  (0.860 ns)

 <State 486>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2424]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2425]  (0.860 ns)

 <State 487>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2429]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2430]  (0.860 ns)

 <State 488>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2434]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2435]  (0.860 ns)

 <State 489>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2439]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2440]  (0.860 ns)

 <State 490>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2444]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2445]  (0.860 ns)

 <State 491>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2449]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2450]  (0.860 ns)

 <State 492>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2454]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2455]  (0.860 ns)

 <State 493>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2459]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2460]  (0.860 ns)

 <State 494>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2464]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2465]  (0.860 ns)

 <State 495>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2469]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2470]  (0.860 ns)

 <State 496>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2474]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2475]  (0.860 ns)

 <State 497>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2479]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2480]  (0.860 ns)

 <State 498>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2484]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2485]  (0.860 ns)

 <State 499>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2489]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2490]  (0.860 ns)

 <State 500>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2494]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2495]  (0.860 ns)

 <State 501>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2499]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2500]  (0.860 ns)

 <State 502>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2504]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2505]  (0.860 ns)

 <State 503>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2509]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2510]  (0.860 ns)

 <State 504>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2514]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2515]  (0.860 ns)

 <State 505>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2519]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2520]  (0.860 ns)

 <State 506>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2524]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2525]  (0.860 ns)

 <State 507>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2529]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2530]  (0.860 ns)

 <State 508>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2534]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2535]  (0.860 ns)

 <State 509>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2539]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2540]  (0.860 ns)

 <State 510>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2544]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2545]  (0.860 ns)

 <State 511>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2549]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2550]  (0.860 ns)

 <State 512>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2554]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2555]  (0.860 ns)

 <State 513>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2559]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2560]  (0.860 ns)

 <State 514>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2564]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2565]  (0.860 ns)

 <State 515>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2569]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2570]  (0.860 ns)

 <State 516>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2574]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2575]  (0.860 ns)

 <State 517>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2579]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2580]  (0.860 ns)

 <State 518>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2584]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2585]  (0.860 ns)

 <State 519>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2589]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2590]  (0.860 ns)

 <State 520>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2594]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2595]  (0.860 ns)

 <State 521>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2599]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2600]  (0.860 ns)

 <State 522>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2604]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2605]  (0.860 ns)

 <State 523>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2609]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2610]  (0.860 ns)

 <State 524>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2614]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2615]  (0.860 ns)

 <State 525>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2619]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2620]  (0.860 ns)

 <State 526>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2624]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2625]  (0.860 ns)

 <State 527>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2629]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2630]  (0.860 ns)

 <State 528>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2634]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2635]  (0.860 ns)

 <State 529>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2639]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2640]  (0.860 ns)

 <State 530>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2644]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2645]  (0.860 ns)

 <State 531>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2649]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2650]  (0.860 ns)

 <State 532>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2654]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2655]  (0.860 ns)

 <State 533>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2659]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2660]  (0.860 ns)

 <State 534>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2664]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2665]  (0.860 ns)

 <State 535>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2669]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2670]  (0.860 ns)

 <State 536>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2674]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2675]  (0.860 ns)

 <State 537>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2679]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2680]  (0.860 ns)

 <State 538>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2684]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2685]  (0.860 ns)

 <State 539>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2689]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2690]  (0.860 ns)

 <State 540>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2694]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2695]  (0.860 ns)

 <State 541>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2699]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2700]  (0.860 ns)

 <State 542>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2704]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2705]  (0.860 ns)

 <State 543>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2709]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2710]  (0.860 ns)

 <State 544>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2714]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2715]  (0.860 ns)

 <State 545>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2719]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2720]  (0.860 ns)

 <State 546>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2724]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2725]  (0.860 ns)

 <State 547>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2729]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2730]  (0.860 ns)

 <State 548>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2734]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2735]  (0.860 ns)

 <State 549>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2739]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2740]  (0.860 ns)

 <State 550>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2744]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2745]  (0.860 ns)

 <State 551>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2749]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2750]  (0.860 ns)

 <State 552>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2754]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2755]  (0.860 ns)

 <State 553>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2759]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2760]  (0.860 ns)

 <State 554>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2764]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2765]  (0.860 ns)

 <State 555>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2769]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2770]  (0.860 ns)

 <State 556>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2774]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2775]  (0.860 ns)

 <State 557>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2779]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2780]  (0.860 ns)

 <State 558>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2784]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2785]  (0.860 ns)

 <State 559>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2789]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2790]  (0.860 ns)

 <State 560>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2794]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2795]  (0.860 ns)

 <State 561>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2799]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2800]  (0.860 ns)

 <State 562>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2804]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2805]  (0.860 ns)

 <State 563>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2809]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2810]  (0.860 ns)

 <State 564>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2814]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2815]  (0.860 ns)

 <State 565>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2819]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2820]  (0.860 ns)

 <State 566>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2824]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2825]  (0.860 ns)

 <State 567>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2829]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2830]  (0.860 ns)

 <State 568>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2834]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2835]  (0.860 ns)

 <State 569>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2839]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2840]  (0.860 ns)

 <State 570>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2844]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2845]  (0.860 ns)

 <State 571>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2849]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2850]  (0.860 ns)

 <State 572>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2854]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2855]  (0.860 ns)

 <State 573>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2859]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2860]  (0.860 ns)

 <State 574>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2864]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2865]  (0.860 ns)

 <State 575>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2869]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2870]  (0.860 ns)

 <State 576>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2874]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2875]  (0.860 ns)

 <State 577>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2879]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2880]  (0.860 ns)

 <State 578>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2884]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2885]  (0.860 ns)

 <State 579>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2889]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2890]  (0.860 ns)

 <State 580>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2894]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2895]  (0.860 ns)

 <State 581>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2899]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2900]  (0.860 ns)

 <State 582>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2904]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2905]  (0.860 ns)

 <State 583>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2909]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2910]  (0.860 ns)

 <State 584>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2914]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2915]  (0.860 ns)

 <State 585>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2919]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2920]  (0.860 ns)

 <State 586>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2924]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2925]  (0.860 ns)

 <State 587>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2929]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2930]  (0.860 ns)

 <State 588>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2934]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2935]  (0.860 ns)

 <State 589>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2939]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2940]  (0.860 ns)

 <State 590>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2944]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2945]  (0.860 ns)

 <State 591>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2949]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2950]  (0.860 ns)

 <State 592>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2954]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2955]  (0.860 ns)

 <State 593>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2959]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2960]  (0.860 ns)

 <State 594>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2964]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2965]  (0.860 ns)

 <State 595>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2969]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2970]  (0.860 ns)

 <State 596>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2974]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2975]  (0.860 ns)

 <State 597>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2979]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2980]  (0.860 ns)

 <State 598>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2984]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2985]  (0.860 ns)

 <State 599>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2989]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2990]  (0.860 ns)

 <State 600>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2994]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [2995]  (0.860 ns)

 <State 601>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [2999]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3000]  (0.860 ns)

 <State 602>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3004]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3005]  (0.860 ns)

 <State 603>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3009]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3010]  (0.860 ns)

 <State 604>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3014]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3015]  (0.860 ns)

 <State 605>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3019]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3020]  (0.860 ns)

 <State 606>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3024]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3025]  (0.860 ns)

 <State 607>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3029]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3030]  (0.860 ns)

 <State 608>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3034]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3035]  (0.860 ns)

 <State 609>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3039]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3040]  (0.860 ns)

 <State 610>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3044]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3045]  (0.860 ns)

 <State 611>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3049]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3050]  (0.860 ns)

 <State 612>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3054]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3055]  (0.860 ns)

 <State 613>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3059]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3060]  (0.860 ns)

 <State 614>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3064]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3065]  (0.860 ns)

 <State 615>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3069]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3070]  (0.860 ns)

 <State 616>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3074]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3075]  (0.860 ns)

 <State 617>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3079]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3080]  (0.860 ns)

 <State 618>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3084]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3085]  (0.860 ns)

 <State 619>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3089]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3090]  (0.860 ns)

 <State 620>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3094]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3095]  (0.860 ns)

 <State 621>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3099]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3100]  (0.860 ns)

 <State 622>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3104]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3105]  (0.860 ns)

 <State 623>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3109]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3110]  (0.860 ns)

 <State 624>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3114]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3115]  (0.860 ns)

 <State 625>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3119]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3120]  (0.860 ns)

 <State 626>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3124]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3125]  (0.860 ns)

 <State 627>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3129]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3130]  (0.860 ns)

 <State 628>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3134]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3135]  (0.860 ns)

 <State 629>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3139]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3140]  (0.860 ns)

 <State 630>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3144]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3145]  (0.860 ns)

 <State 631>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3149]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3150]  (0.860 ns)

 <State 632>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3154]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3155]  (0.860 ns)

 <State 633>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3159]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3160]  (0.860 ns)

 <State 634>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3164]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3165]  (0.860 ns)

 <State 635>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3169]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3170]  (0.860 ns)

 <State 636>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3174]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3175]  (0.860 ns)

 <State 637>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3179]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3180]  (0.860 ns)

 <State 638>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3184]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3185]  (0.860 ns)

 <State 639>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3189]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3190]  (0.860 ns)

 <State 640>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3194]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3195]  (0.860 ns)

 <State 641>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3199]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3200]  (0.860 ns)

 <State 642>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3204]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3205]  (0.860 ns)

 <State 643>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3209]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3210]  (0.860 ns)

 <State 644>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3214]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3215]  (0.860 ns)

 <State 645>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3219]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3220]  (0.860 ns)

 <State 646>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3224]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3225]  (0.860 ns)

 <State 647>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3229]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3230]  (0.860 ns)

 <State 648>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3234]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3235]  (0.860 ns)

 <State 649>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3239]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3240]  (0.860 ns)

 <State 650>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3244]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3245]  (0.860 ns)

 <State 651>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3249]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3250]  (0.860 ns)

 <State 652>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3254]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3255]  (0.860 ns)

 <State 653>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3259]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3260]  (0.860 ns)

 <State 654>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3264]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3265]  (0.860 ns)

 <State 655>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3269]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3270]  (0.860 ns)

 <State 656>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3274]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3275]  (0.860 ns)

 <State 657>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3279]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3280]  (0.860 ns)

 <State 658>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3284]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3285]  (0.860 ns)

 <State 659>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3289]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3290]  (0.860 ns)

 <State 660>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3294]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3295]  (0.860 ns)

 <State 661>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3299]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3300]  (0.860 ns)

 <State 662>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3304]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3305]  (0.860 ns)

 <State 663>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3309]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3310]  (0.860 ns)

 <State 664>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3314]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3315]  (0.860 ns)

 <State 665>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3319]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3320]  (0.860 ns)

 <State 666>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3324]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3325]  (0.860 ns)

 <State 667>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3329]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3330]  (0.860 ns)

 <State 668>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3334]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3335]  (0.860 ns)

 <State 669>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3339]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3340]  (0.860 ns)

 <State 670>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3344]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3345]  (0.860 ns)

 <State 671>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3349]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3350]  (0.860 ns)

 <State 672>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3354]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3355]  (0.860 ns)

 <State 673>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3359]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3360]  (0.860 ns)

 <State 674>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3364]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3365]  (0.860 ns)

 <State 675>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3369]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3370]  (0.860 ns)

 <State 676>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3374]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3375]  (0.860 ns)

 <State 677>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3379]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3380]  (0.860 ns)

 <State 678>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3384]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3385]  (0.860 ns)

 <State 679>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3389]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3390]  (0.860 ns)

 <State 680>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3394]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3395]  (0.860 ns)

 <State 681>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3399]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3400]  (0.860 ns)

 <State 682>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3404]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3405]  (0.860 ns)

 <State 683>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3409]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3410]  (0.860 ns)

 <State 684>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3414]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3415]  (0.860 ns)

 <State 685>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3419]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3420]  (0.860 ns)

 <State 686>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3424]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3425]  (0.860 ns)

 <State 687>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3429]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3430]  (0.860 ns)

 <State 688>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3434]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3435]  (0.860 ns)

 <State 689>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3439]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3440]  (0.860 ns)

 <State 690>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3444]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3445]  (0.860 ns)

 <State 691>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3449]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3450]  (0.860 ns)

 <State 692>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3454]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3455]  (0.860 ns)

 <State 693>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3459]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3460]  (0.860 ns)

 <State 694>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3464]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3465]  (0.860 ns)

 <State 695>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3469]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3470]  (0.860 ns)

 <State 696>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3474]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3475]  (0.860 ns)

 <State 697>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3479]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3480]  (0.860 ns)

 <State 698>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3484]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3485]  (0.860 ns)

 <State 699>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3489]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3490]  (0.860 ns)

 <State 700>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3494]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3495]  (0.860 ns)

 <State 701>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3499]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3500]  (0.860 ns)

 <State 702>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3504]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3505]  (0.860 ns)

 <State 703>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3509]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3510]  (0.860 ns)

 <State 704>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3514]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3515]  (0.860 ns)

 <State 705>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3519]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3520]  (0.860 ns)

 <State 706>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3524]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3525]  (0.860 ns)

 <State 707>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3529]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3530]  (0.860 ns)

 <State 708>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3534]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3535]  (0.860 ns)

 <State 709>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3539]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3540]  (0.860 ns)

 <State 710>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3544]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3545]  (0.860 ns)

 <State 711>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3549]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3550]  (0.860 ns)

 <State 712>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3554]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3555]  (0.860 ns)

 <State 713>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3559]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3560]  (0.860 ns)

 <State 714>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3564]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3565]  (0.860 ns)

 <State 715>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3569]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3570]  (0.860 ns)

 <State 716>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3574]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3575]  (0.860 ns)

 <State 717>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3579]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3580]  (0.860 ns)

 <State 718>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3584]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3585]  (0.860 ns)

 <State 719>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3589]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3590]  (0.860 ns)

 <State 720>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3594]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3595]  (0.860 ns)

 <State 721>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3599]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3600]  (0.860 ns)

 <State 722>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3604]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3605]  (0.860 ns)

 <State 723>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3609]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3610]  (0.860 ns)

 <State 724>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3614]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3615]  (0.860 ns)

 <State 725>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3619]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3620]  (0.860 ns)

 <State 726>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3624]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3625]  (0.860 ns)

 <State 727>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3629]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3630]  (0.860 ns)

 <State 728>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3634]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3635]  (0.860 ns)

 <State 729>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3639]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3640]  (0.860 ns)

 <State 730>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3644]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3645]  (0.860 ns)

 <State 731>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3649]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3650]  (0.860 ns)

 <State 732>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3654]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3655]  (0.860 ns)

 <State 733>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3659]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3660]  (0.860 ns)

 <State 734>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3664]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3665]  (0.860 ns)

 <State 735>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3669]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3670]  (0.860 ns)

 <State 736>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3674]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3675]  (0.860 ns)

 <State 737>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3679]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3680]  (0.860 ns)

 <State 738>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3684]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3685]  (0.860 ns)

 <State 739>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3689]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3690]  (0.860 ns)

 <State 740>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3694]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3695]  (0.860 ns)

 <State 741>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3699]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3700]  (0.860 ns)

 <State 742>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3704]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3705]  (0.860 ns)

 <State 743>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3709]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3710]  (0.860 ns)

 <State 744>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3714]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3715]  (0.860 ns)

 <State 745>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3719]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3720]  (0.860 ns)

 <State 746>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3724]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3725]  (0.860 ns)

 <State 747>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3729]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3730]  (0.860 ns)

 <State 748>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3734]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3735]  (0.860 ns)

 <State 749>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3739]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3740]  (0.860 ns)

 <State 750>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3744]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3745]  (0.860 ns)

 <State 751>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3749]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3750]  (0.860 ns)

 <State 752>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3754]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3755]  (0.860 ns)

 <State 753>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3759]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3760]  (0.860 ns)

 <State 754>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3764]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3765]  (0.860 ns)

 <State 755>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3769]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3770]  (0.860 ns)

 <State 756>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3774]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3775]  (0.860 ns)

 <State 757>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3779]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3780]  (0.860 ns)

 <State 758>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3784]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3785]  (0.860 ns)

 <State 759>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3789]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3790]  (0.860 ns)

 <State 760>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3794]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3795]  (0.860 ns)

 <State 761>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3799]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3800]  (0.860 ns)

 <State 762>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3804]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3805]  (0.860 ns)

 <State 763>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3809]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3810]  (0.860 ns)

 <State 764>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3814]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3815]  (0.860 ns)

 <State 765>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3819]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3820]  (0.860 ns)

 <State 766>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3824]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3825]  (0.860 ns)

 <State 767>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3829]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3830]  (0.860 ns)

 <State 768>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3834]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3835]  (0.860 ns)

 <State 769>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3839]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3840]  (0.860 ns)

 <State 770>: 2.504ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [3844]  (1.644 ns)
	fifo write operation ('write_ln14', kernel_rope.cpp:14) on port 'q_input_stream' (kernel_rope.cpp:14) [3845]  (0.860 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
