# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/microchip,lan969x-serdes.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Microchip lan969x Serdes controller

maintainers:
  - Daniel Machon <daniel.machon@microchip.com>

description: |
  The lan969x SERDES interfaces share the same basic functionality, but
  support different operating modes and line rates.

  The following list lists the SERDES features:

  * RX Adaptive Decision Feedback Equalizer (DFE)
  * Programmable continuous time linear equalizer (CTLE)
  * Rx variable gain control
  * Rx built-in fault detector (loss-of-lock/loss-of-signal)
  * Adjustable tx de-emphasis (FFE)
  * Tx output amplitude control
  * Supports rx eye monitor
  * Multiple loopback modes
  * Prbs generator and checker
  * Polarity inversion control

  SERDES6G:

  The SERDES6G is a high-speed SERDES interface, which can operate at
  the following data rates:

  * 100 Mbps (100BASE-FX)
  * 1.25 Gbps (SGMII/1000BASE-X/1000BASE-KX)
  * 3.125 Gbps (2.5GBASE-X/2.5GBASE-KX)
  * 5.15625 Gbps (5GBASE-KR/5G-USXGMII)

  SERDES10G

  The SERDES10G is a high-speed SERDES interface, which can operate at
  the following data rates:

  * 100 Mbps (100BASE-FX)
  * 1.25 Gbps (SGMII/1000BASE-X/1000BASE-KX)
  * 3.125 Gbps (2.5GBASE-X/2.5GBASE-KX)
  * 5 Gbps (QSGMII/USGMII)
  * 5.15625 Gbps (5GBASE-KR/5G-USXGMII)
  * 10 Gbps (10G-USGMII)
  * 10.3125 Gbps (10GBASE-R/10GBASE-KR/USXGMII)

properties:
  $nodename:
    pattern: "^serdes@[0-9a-f]+$"

  compatible:
    const: microchip,lan969x-serdes

  reg:
    minItems: 1

  '#phy-cells':
    const: 1
    description: |
      - The main serdes input port

  clocks:
    maxItems: 1

required:
  - compatible
  - reg
  - '#phy-cells'
  - clocks

additionalProperties: false

examples:
  - |
		serdes: serdes@e3410000 {
			compatible = "microchip,lan969x-serdes";
			#phy-cells = <1>;
			clocks = <&fabric_clk>;
			reg = <0xe3410000 0x150000>;
		};

...
