# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/DivisionNBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:58 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/DivisionNBit.sv 
# -- Compiling module DivisionNBit
# 
# Top level modules:
# 	DivisionNBit
# End time: 19:19:58 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftRight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:58 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftRight.sv 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 19:19:58 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftLeft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:58 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/shiftLeft.sv 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 19:19:58 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaXOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:59 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaXOR.sv 
# -- Compiling module CompuertaXOR
# 
# Top level modules:
# 	CompuertaXOR
# End time: 19:19:59 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:59 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaOR.sv 
# -- Compiling module CompuertaOR
# 
# Top level modules:
# 	CompuertaOR
# End time: 19:19:59 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaAND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:59 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/CompuertaAND.sv 
# -- Compiling module CompuertaAND
# 
# Top level modules:
# 	CompuertaAND
# End time: 19:19:59 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:59 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit.sv 
# -- Compiling module Suma1Bit
# 
# Top level modules:
# 	Suma1Bit
# End time: 19:19:59 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Restador1Bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:59 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Restador1Bit.sv 
# -- Compiling module Restador1Bit
# 
# Top level modules:
# 	Restador1Bit
# End time: 19:20:00 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/SumaNBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:00 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/SumaNBit.sv 
# -- Compiling module SumaNBit
# 
# Top level modules:
# 	SumaNBit
# End time: 19:20:00 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:00 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/RestadorNBit.sv 
# -- Compiling module RestadorNBit
# 
# Top level modules:
# 	RestadorNBit
# End time: 19:20:00 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:00 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv 
# -- Compiling module aluModos
# ** Warning: C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/aluModos.sv(122): (vlog-2182) 'digitos' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	aluModos
# End time: 19:20:00 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/decodificador_modos.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:00 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/decodificador_modos.sv 
# -- Compiling module decodificador_modos
# 
# Top level modules:
# 	decodificador_modos
# End time: 19:20:01 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/MulNBit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:01 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/MulNBit.sv 
# -- Compiling module MulNBit
# 
# Top level modules:
# 	MulNBit
# End time: 19:20:01 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3 {C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:01 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3" C:/Users/maxta/Documents/GitHub/mcarranza-digital-design-lab-2023/Laboratorio3/Suma1Bit_tb.sv 
# -- Compiling module Suma1Bit_tb
# 
# Top level modules:
# 	Suma1Bit_tb
# End time: 19:20:01 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Suma1Bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Suma1Bit_tb 
# Start time: 19:20:01 on Sep 29,2023
# Loading sv_std.std
# Loading work.Suma1Bit_tb
# Loading work.Suma1Bit
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: maxta  Hostname: DESKTOP-PSAL98M  ProcessID: 9088
#           Attempting to use alternate WLF file "./wlftr0ri7q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr0ri7q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 19:20:13 on Sep 29,2023, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
