Protel Design System Design Rule Check
PCB File : D:\DTKH.INV\INV.5KW.OG.Design\Hardware\INV.OG5K.MAIN\INV.MAIN.PCB1.PcbDoc
Date     : 6/3/2025
Time     : 2:39:07 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P001
   Polygon named: GND_L02_P000

WARNING: Unplated multi-layer pad(s) detected
   Pad T1-1(205.488mm,122.458mm) on Multi-Layer on Net VS1
   Pad T1-2(205.488mm,147.458mm) on Multi-Layer on Net VS2
   Pad T1-3(160.988mm,154.958mm) on Multi-Layer on Net G_LLC_A
   Pad T1-4(160.988mm,123.958mm) on Multi-Layer on Net NetC65_1

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P001) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L02_P000) on Layer 1 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.3mm) (Max=2mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C174-1(169.667mm,71.839mm) on Multi-Layer And Via (168.467mm,71.889mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C174-1(169.667mm,71.839mm) on Multi-Layer And Via (169.667mm,70.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C174-1(169.667mm,71.839mm) on Multi-Layer And Via (169.667mm,72.989mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C174-2(156.167mm,71.839mm) on Multi-Layer And Via (155.067mm,71.989mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C174-2(156.167mm,71.839mm) on Multi-Layer And Via (155.726mm,72.773mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C175-1(169.667mm,82.761mm) on Multi-Layer And Via (169.667mm,81.611mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C175-1(169.667mm,82.761mm) on Multi-Layer And Via (170.867mm,82.811mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C175-2(156.167mm,82.761mm) on Multi-Layer And Via (155.067mm,82.911mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C176-1(169.667mm,93.624mm) on Multi-Layer And Via (168.467mm,93.674mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C176-1(169.667mm,93.624mm) on Multi-Layer And Via (169.667mm,92.474mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C176-1(169.667mm,93.624mm) on Multi-Layer And Via (169.667mm,94.774mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C176-2(156.167mm,93.624mm) on Multi-Layer And Via (155.726mm,94.558mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C177-1(174.417mm,71.839mm) on Multi-Layer And Via (173.217mm,71.789mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C177-1(174.417mm,71.839mm) on Multi-Layer And Via (174.417mm,70.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C177-1(174.417mm,71.839mm) on Multi-Layer And Via (174.417mm,72.989mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C177-1(174.417mm,71.839mm) on Multi-Layer And Via (175.617mm,71.789mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C177-2(187.917mm,71.839mm) on Multi-Layer And Via (188.358mm,70.905mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C177-2(187.917mm,71.839mm) on Multi-Layer And Via (189.017mm,71.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C178-1(174.417mm,82.634mm) on Multi-Layer And Via (173.217mm,82.584mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C178-1(174.417mm,82.634mm) on Multi-Layer And Via (174.417mm,81.484mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C178-1(174.417mm,82.634mm) on Multi-Layer And Via (174.417mm,83.784mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C178-1(174.417mm,82.634mm) on Multi-Layer And Via (175.617mm,82.584mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C178-2(187.917mm,82.634mm) on Multi-Layer And Via (188.358mm,81.7mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C178-2(187.917mm,82.634mm) on Multi-Layer And Via (189.017mm,82.484mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C179-1(174.455mm,93.556mm) on Multi-Layer And Via (173.255mm,93.506mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C179-1(174.455mm,93.556mm) on Multi-Layer And Via (174.455mm,92.406mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C179-1(174.455mm,93.556mm) on Multi-Layer And Via (174.455mm,94.706mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C179-1(174.455mm,93.556mm) on Multi-Layer And Via (175.655mm,93.506mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C179-2(187.955mm,93.556mm) on Multi-Layer And Via (188.396mm,92.622mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C179-2(187.955mm,93.556mm) on Multi-Layer And Via (189.055mm,93.406mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C180-1(206.243mm,71.839mm) on Multi-Layer And Via (205.043mm,71.889mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C180-1(206.243mm,71.839mm) on Multi-Layer And Via (206.243mm,70.689mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C180-1(206.243mm,71.839mm) on Multi-Layer And Via (206.243mm,72.989mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C180-1(206.243mm,71.839mm) on Multi-Layer And Via (207.443mm,71.889mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C180-2(192.743mm,71.839mm) on Multi-Layer And Via (191.643mm,71.989mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C180-2(192.743mm,71.839mm) on Multi-Layer And Via (192.302mm,72.773mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C181-1(206.243mm,93.556mm) on Multi-Layer And Via (205.043mm,93.606mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C181-1(206.243mm,93.556mm) on Multi-Layer And Via (206.243mm,92.406mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C181-1(206.243mm,93.556mm) on Multi-Layer And Via (206.243mm,94.706mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C181-2(192.743mm,93.556mm) on Multi-Layer And Via (191.643mm,93.706mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C181-2(192.743mm,93.556mm) on Multi-Layer And Via (192.302mm,94.49mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C182-1(206.243mm,61.044mm) on Multi-Layer And Via (205.043mm,61.094mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C182-1(206.243mm,61.044mm) on Multi-Layer And Via (206.243mm,59.894mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C182-1(206.243mm,61.044mm) on Multi-Layer And Via (206.243mm,62.194mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C182-1(206.243mm,61.044mm) on Multi-Layer And Via (207.443mm,61.094mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C182-2(192.743mm,61.044mm) on Multi-Layer And Via (191.643mm,61.194mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C182-2(192.743mm,61.044mm) on Multi-Layer And Via (192.302mm,61.978mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C183-1(206.243mm,82.634mm) on Multi-Layer And Via (205.043mm,82.684mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C183-1(206.243mm,82.634mm) on Multi-Layer And Via (206.243mm,81.484mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.15mm < 0.254mm) Between Pad C183-1(206.243mm,82.634mm) on Multi-Layer And Via (206.243mm,83.784mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.201mm < 0.254mm) Between Pad C183-1(206.243mm,82.634mm) on Multi-Layer And Via (207.443mm,82.684mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.21mm < 0.254mm) Between Pad C183-2(192.743mm,82.634mm) on Multi-Layer And Via (191.643mm,82.784mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.133mm < 0.254mm) Between Pad C183-2(192.743mm,82.634mm) on Multi-Layer And Via (192.302mm,83.568mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.212mm < 0.254mm) Between Pad L6-1(159.138mm,39.327mm) on Multi-Layer And Via (161.25mm,38.15mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.212mm < 0.254mm) Between Pad L6-1(159.138mm,39.327mm) on Multi-Layer And Via (161.25mm,40.304mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.238mm < 0.254mm) Between Pad L6-2(178.138mm,39.327mm) on Multi-Layer And Via (176mm,38.175mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.238mm < 0.254mm) Between Pad L6-2(178.138mm,39.327mm) on Multi-Layer And Via (176mm,40.329mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.237mm < 0.254mm) Between Pad L6-3(178.138mm,57.327mm) on Multi-Layer And Via (180.275mm,56.45mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.237mm < 0.254mm) Between Pad L6-3(178.138mm,57.327mm) on Multi-Layer And Via (180.275mm,58.604mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.238mm < 0.254mm) Between Pad L6-4(159.138mm,57.327mm) on Multi-Layer And Via (157mm,56.3mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.238mm < 0.254mm) Between Pad L6-4(159.138mm,57.327mm) on Multi-Layer And Via (157mm,58.454mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.212mm < 0.254mm) Between Pad L6-4(159.138mm,57.327mm) on Multi-Layer And Via (161.25mm,56.375mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.212mm < 0.254mm) Between Pad L6-4(159.138mm,57.327mm) on Multi-Layer And Via (161.25mm,58.529mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(205.488mm,122.458mm) on Multi-Layer And Pad T1-1(206.488mm,125.458mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad T1-2(205.488mm,147.458mm) on Multi-Layer And Pad T1-2(206.488mm,144.458mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad T1-4(160.988mm,123.958mm) on Multi-Layer And Pad T1-4(161.988mm,128.958mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (294.025mm,314.1mm) from Top Layer to Bottom Layer And Via (294.025mm,314.1mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :67

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Pad C106-2(23.13mm,84.975mm) on Bottom Layer And Via (24.41mm,86.115mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C13-2(20.725mm,57.775mm) on Bottom Layer And Via (21.083mm,56.1mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad C157-2(276.309mm,188.495mm) on Bottom Layer And Via (276.247mm,187.032mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad C164-1(128.862mm,24.525mm) on Bottom Layer And Pad D14-2(127.346mm,24.325mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad C39-2(23.829mm,69.655mm) on Bottom Layer And Via (25.35mm,69.65mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad C56-2(31.475mm,15.3mm) on Bottom Layer And Via (31.475mm,16.875mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad C68-1(140.493mm,101.938mm) on Multi-Layer And Track (140.675mm,104.75mm)(140.675mm,108.65mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad C74-2(283.459mm,120.39mm) on Bottom Layer And Via (283.459mm,122.259mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad C82-1(25.2mm,81.72mm) on Bottom Layer And Via (23.55mm,81.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C89-1(29.275mm,53.6mm) on Bottom Layer And Pad C90-1(29.256mm,51.596mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C89-2(26.875mm,53.6mm) on Bottom Layer And Pad C90-2(26.856mm,51.596mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad C89-2(26.875mm,53.6mm) on Bottom Layer And Via (25.35mm,53.6mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad C92-1(30.627mm,239.777mm) on Bottom Layer And Via (30.575mm,238.1mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad L4-1(170.899mm,287.993mm) on Multi-Layer And Via (171.018mm,292mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm] / [Bottom Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad Q15-1(25.013mm,87.359mm) on Bottom Layer And Via (24.41mm,86.115mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.254mm) Between Pad R140-2(23.13mm,87.254mm) on Bottom Layer And Via (24.41mm,86.115mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad R149-1(14.439mm,254.087mm) on Bottom Layer And Via (15.025mm,255.45mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R179-1(129.675mm,19.125mm) on Bottom Layer And Via (131.25mm,19.15mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R28-2(25.828mm,15.88mm) on Bottom Layer And Via (27.325mm,16.525mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad T1-4(160.988mm,123.958mm) on Multi-Layer And Via (158.5mm,130.254mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U17-4(21.769mm,81.72mm) on Bottom Layer And Via (23.55mm,81.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad U20-7(128.481mm,15.248mm) on Bottom Layer And Via (128.5mm,17.125mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Pad U2-6(21.867mm,71.995mm) on Bottom Layer And Via (22.175mm,70.946mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad V10-2(262.6mm,173.1mm) on Multi-Layer And Via (259.725mm,172.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad V10-2(262.6mm,173.1mm) on Multi-Layer And Via (259.7mm,173.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad V9-2(262.6mm,195.1mm) on Multi-Layer And Via (259.625mm,194.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Via (256.1mm,120.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Via (258.125mm,120.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Via (261.25mm,120.479mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (155.067mm,71.989mm) from Top Layer to Bottom Layer And Via (155.267mm,70.989mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (155.067mm,71.989mm) from Top Layer to Bottom Layer And Via (155.726mm,72.773mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (155.067mm,82.911mm) from Top Layer to Bottom Layer And Via (155.726mm,83.695mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (155.067mm,93.774mm) from Top Layer to Bottom Layer And Via (155.267mm,92.774mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (155.067mm,93.774mm) from Top Layer to Bottom Layer And Via (155.726mm,94.558mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Via (155.267mm,70.989mm) from Top Layer to Bottom Layer And Via (156.267mm,70.689mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm] / [Bottom Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Via (155.267mm,92.774mm) from Top Layer to Bottom Layer And Via (156.267mm,92.474mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm] / [Bottom Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (155.726mm,72.773mm) from Top Layer to Bottom Layer And Via (156.767mm,72.889mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (155.75mm,61.6mm) from Top Layer to Bottom Layer And Via (157.246mm,62.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm] / [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (156.267mm,70.689mm) from Top Layer to Bottom Layer And Via (157.167mm,71.189mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (156.267mm,92.474mm) from Top Layer to Bottom Layer And Via (157.167mm,92.974mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (156.767mm,72.889mm) from Top Layer to Bottom Layer And Via (157.374mm,72.108mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (157.167mm,71.189mm) from Top Layer to Bottom Layer And Via (157.374mm,72.108mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (157.167mm,82.111mm) from Top Layer to Bottom Layer And Via (157.374mm,83.03mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (186.71mm,71.57mm) from Top Layer to Bottom Layer And Via (186.917mm,72.489mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (186.71mm,82.365mm) from Top Layer to Bottom Layer And Via (186.917mm,83.284mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (186.71mm,82.365mm) from Top Layer to Bottom Layer And Via (187.317mm,81.584mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (186.748mm,93.287mm) from Top Layer to Bottom Layer And Via (186.955mm,94.206mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (186.748mm,93.287mm) from Top Layer to Bottom Layer And Via (187.355mm,92.506mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (186.917mm,83.284mm) from Top Layer to Bottom Layer And Via (187.817mm,83.784mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (186.955mm,94.206mm) from Top Layer to Bottom Layer And Via (187.855mm,94.706mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (187.317mm,81.584mm) from Top Layer to Bottom Layer And Via (188.358mm,81.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (187.355mm,92.506mm) from Top Layer to Bottom Layer And Via (188.396mm,92.622mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Via (187.817mm,83.784mm) from Top Layer to Bottom Layer And Via (188.817mm,83.484mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm] / [Bottom Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (188.358mm,70.905mm) from Top Layer to Bottom Layer And Via (189.017mm,71.689mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (188.358mm,81.7mm) from Top Layer to Bottom Layer And Via (189.017mm,82.484mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (188.396mm,92.622mm) from Top Layer to Bottom Layer And Via (189.055mm,93.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (188.817mm,72.689mm) from Top Layer to Bottom Layer And Via (189.017mm,71.689mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (188.855mm,94.406mm) from Top Layer to Bottom Layer And Via (189.055mm,93.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (191.643mm,82.784mm) from Top Layer to Bottom Layer And Via (191.843mm,81.784mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (191.643mm,93.706mm) from Top Layer to Bottom Layer And Via (191.843mm,92.706mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (191.643mm,93.706mm) from Top Layer to Bottom Layer And Via (192.302mm,94.49mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Via (191.843mm,70.989mm) from Top Layer to Bottom Layer And Via (192.843mm,70.689mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm] / [Bottom Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (192.302mm,72.773mm) from Top Layer to Bottom Layer And Via (193.343mm,72.889mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (192.302mm,83.568mm) from Top Layer to Bottom Layer And Via (193.343mm,83.684mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (192.302mm,94.49mm) from Top Layer to Bottom Layer And Via (193.343mm,94.606mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (192.843mm,59.894mm) from Top Layer to Bottom Layer And Via (193.743mm,60.394mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (192.843mm,70.689mm) from Top Layer to Bottom Layer And Via (193.743mm,71.189mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (192.843mm,92.406mm) from Top Layer to Bottom Layer And Via (193.743mm,92.906mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (193.343mm,72.889mm) from Top Layer to Bottom Layer And Via (193.95mm,72.108mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (193.343mm,83.684mm) from Top Layer to Bottom Layer And Via (193.95mm,82.903mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (193.343mm,94.606mm) from Top Layer to Bottom Layer And Via (193.95mm,93.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (193.743mm,60.394mm) from Top Layer to Bottom Layer And Via (193.95mm,61.313mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (193.743mm,71.189mm) from Top Layer to Bottom Layer And Via (193.95mm,72.108mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (193.743mm,81.984mm) from Top Layer to Bottom Layer And Via (193.95mm,82.903mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Via (193.743mm,92.906mm) from Top Layer to Bottom Layer And Via (193.95mm,93.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (198.125mm,124.025mm) from Top Layer to Bottom Layer And Via (198.1mm,125.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (198.1mm,125.65mm) from Top Layer to Bottom Layer And Via (199.575mm,125.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (198.625mm,143.45mm) from Top Layer to Bottom Layer And Via (198.6mm,145.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (198.625mm,143.45mm) from Top Layer to Bottom Layer And Via (200.1mm,143.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (198.6mm,145.075mm) from Top Layer to Bottom Layer And Via (200.075mm,145.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (198.925mm,128.025mm) from Top Layer to Bottom Layer And Via (198.9mm,129.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (198.9mm,129.65mm) from Top Layer to Bottom Layer And Via (200.375mm,129.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (199.025mm,141.725mm) from Top Layer to Bottom Layer And Via (199.05mm,140.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (199.025mm,141.725mm) from Top Layer to Bottom Layer And Via (200.5mm,141.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (199.025mm,148.5mm) from Top Layer to Bottom Layer And Via (200.5mm,148.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (199.05mm,146.875mm) from Top Layer to Bottom Layer And Via (200.525mm,146.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (199.95mm,121.9mm) from Top Layer to Bottom Layer And Via (199.975mm,120.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (199.975mm,120.275mm) from Top Layer to Bottom Layer And Via (201.45mm,120.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (200.075mm,145.075mm) from Top Layer to Bottom Layer And Via (200.1mm,143.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (200.525mm,140.1mm) from Top Layer to Bottom Layer And Via (202mm,139.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (200.525mm,146.875mm) from Top Layer to Bottom Layer And Via (200.5mm,148.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (201.425mm,121.9mm) from Top Layer to Bottom Layer And Via (201.45mm,120.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (201.475mm,151.075mm) from Top Layer to Bottom Layer And Via (201.5mm,149.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (201.475mm,151.075mm) from Top Layer to Bottom Layer And Via (202.95mm,151.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (201.5mm,149.45mm) from Top Layer to Bottom Layer And Via (202.975mm,149.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (202.025mm,137.8mm) from Top Layer to Bottom Layer And Via (202mm,139.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (202.025mm,137.8mm) from Top Layer to Bottom Layer And Via (203.5mm,137.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (202.05mm,132.625mm) from Top Layer to Bottom Layer And Via (202.075mm,131mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (202.05mm,132.625mm) from Top Layer to Bottom Layer And Via (203.525mm,132.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (202.075mm,131mm) from Top Layer to Bottom Layer And Via (203.55mm,131mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (202.95mm,151.075mm) from Top Layer to Bottom Layer And Via (202.975mm,149.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (202mm,139.425mm) from Top Layer to Bottom Layer And Via (203.475mm,139.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (203.475mm,139.425mm) from Top Layer to Bottom Layer And Via (203.5mm,137.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (203.525mm,132.625mm) from Top Layer to Bottom Layer And Via (203.55mm,131mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (205.85mm,138.325mm) from Top Layer to Bottom Layer And Via (205.875mm,136.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (205.85mm,138.325mm) from Top Layer to Bottom Layer And Via (207.325mm,138.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (205.875mm,136.7mm) from Top Layer to Bottom Layer And Via (207.35mm,136.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (206.225mm,133.25mm) from Top Layer to Bottom Layer And Via (206.25mm,131.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (206.25mm,131.625mm) from Top Layer to Bottom Layer And Via (207.725mm,131.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (207.325mm,138.325mm) from Top Layer to Bottom Layer And Via (207.35mm,136.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (207.725mm,131.625mm) from Top Layer to Bottom Layer And Via (207.7mm,133.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (208.15mm,119.75mm) from Top Layer to Bottom Layer And Via (208.175mm,118.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (208.15mm,119.75mm) from Top Layer to Bottom Layer And Via (209.625mm,119.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (208.175mm,118.125mm) from Top Layer to Bottom Layer And Via (209.65mm,118.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (208.225mm,151.975mm) from Top Layer to Bottom Layer And Via (208.25mm,150.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (208.225mm,151.975mm) from Top Layer to Bottom Layer And Via (209.7mm,151.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (208.25mm,150.35mm) from Top Layer to Bottom Layer And Via (209.725mm,150.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (209.625mm,119.75mm) from Top Layer to Bottom Layer And Via (209.65mm,118.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (209.725mm,150.35mm) from Top Layer to Bottom Layer And Via (209.7mm,151.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (209.775mm,139.425mm) from Top Layer to Bottom Layer And Via (209.8mm,137.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (209.8mm,137.8mm) from Top Layer to Bottom Layer And Via (211.275mm,137.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (210.025mm,130.625mm) from Top Layer to Bottom Layer And Via (210mm,132.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (210.025mm,130.625mm) from Top Layer to Bottom Layer And Via (211.5mm,130.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (210mm,132.25mm) from Top Layer to Bottom Layer And Via (211.475mm,132.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (211.25mm,139.425mm) from Top Layer to Bottom Layer And Via (211.275mm,137.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (211.475mm,132.25mm) from Top Layer to Bottom Layer And Via (211.5mm,130.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (211.65mm,149.8mm) from Top Layer to Bottom Layer And Via (211.675mm,148.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (211.65mm,149.8mm) from Top Layer to Bottom Layer And Via (213.125mm,149.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (211.675mm,148.175mm) from Top Layer to Bottom Layer And Via (213.15mm,148.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (211.75mm,121.85mm) from Top Layer to Bottom Layer And Via (211.775mm,120.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (211.75mm,121.85mm) from Top Layer to Bottom Layer And Via (213.225mm,121.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (211.775mm,120.225mm) from Top Layer to Bottom Layer And Via (213.25mm,120.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (212.425mm,127.475mm) from Top Layer to Bottom Layer And Via (212.4mm,129.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (212.45mm,142.4mm) from Top Layer to Bottom Layer And Via (212.475mm,140.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (213.05mm,125.65mm) from Top Layer to Bottom Layer And Via (213.075mm,124.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (213.125mm,149.8mm) from Top Layer to Bottom Layer And Via (213.15mm,148.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (213.225mm,121.85mm) from Top Layer to Bottom Layer And Via (213.25mm,120.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (258.125mm,195.925mm) from Top Layer to Bottom Layer And Via (258.15mm,194.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (258.125mm,195.925mm) from Top Layer to Bottom Layer And Via (259.6mm,195.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (258.15mm,194.3mm) from Top Layer to Bottom Layer And Via (259.625mm,194.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (258.225mm,173.75mm) from Top Layer to Bottom Layer And Via (258.25mm,172.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (258.225mm,173.75mm) from Top Layer to Bottom Layer And Via (259.7mm,173.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (258.25mm,172.125mm) from Top Layer to Bottom Layer And Via (259.725mm,172.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (259.625mm,194.3mm) from Top Layer to Bottom Layer And Via (259.6mm,195.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (259.725mm,172.125mm) from Top Layer to Bottom Layer And Via (259.7mm,173.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (286.675mm,314.1mm) from Top Layer to Bottom Layer And Via (287.675mm,314.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (289.975mm,260.95mm) from Top Layer to Bottom Layer And Via (289.975mm,262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (289.975mm,262.975mm) from Top Layer to Bottom Layer And Via (289.975mm,262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (289.975mm,265.25mm) from Top Layer to Bottom Layer And Via (289.975mm,266.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (289.975mm,266.275mm) from Top Layer to Bottom Layer And Via (289.975mm,267.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (289.975mm,267.275mm) from Top Layer to Bottom Layer And Via (289.975mm,268.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (289.975mm,268.3mm) from Top Layer to Bottom Layer And Via (289.975mm,269.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (289.975mm,272.6mm) from Top Layer to Bottom Layer And Via (289.975mm,273.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (289.975mm,273.625mm) from Top Layer to Bottom Layer And Via (289.975mm,274.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (289.975mm,274.625mm) from Top Layer to Bottom Layer And Via (289.975mm,275.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (289.975mm,276.7mm) from Top Layer to Bottom Layer And Via (289.975mm,277.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (289.975mm,279.95mm) from Top Layer to Bottom Layer And Via (289.975mm,280.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (289.975mm,280.975mm) from Top Layer to Bottom Layer And Via (289.975mm,281.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (290.225mm,175.25mm) from Top Layer to Bottom Layer And Via (290.225mm,176.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (290.225mm,175.25mm) from Top Layer to Bottom Layer And Via (291.225mm,175.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (290.975mm,139.25mm) from Top Layer to Bottom Layer And Via (290.975mm,140.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (290.975mm,140.275mm) from Top Layer to Bottom Layer And Via (290.975mm,141.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (291.225mm,169.925mm) from Top Layer to Bottom Layer And Via (291.225mm,170.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (291.225mm,172.975mm) from Top Layer to Bottom Layer And Via (291.225mm,172mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (291.225mm,176.275mm) from Top Layer to Bottom Layer And Via (291.225mm,177.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (292.15mm,133.875mm) from Top Layer to Bottom Layer And Via (292.15mm,134.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (292.15mm,135.95mm) from Top Layer to Bottom Layer And Via (292.15mm,136.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (292.15mm,139.2mm) from Top Layer to Bottom Layer And Via (292.15mm,140.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (292.15mm,140.225mm) from Top Layer to Bottom Layer And Via (292.15mm,141.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (297.275mm,314.1mm) from Top Layer to Bottom Layer And Via (298.325mm,314.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (298.325mm,314.1mm) from Top Layer to Bottom Layer And Via (299.35mm,314.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (299.375mm,234.3mm) from Top Layer to Bottom Layer And Via (299.375mm,235.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (299.375mm,235.35mm) from Top Layer to Bottom Layer And Via (299.375mm,236.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.375mm,238.6mm) from Top Layer to Bottom Layer And Via (299.375mm,239.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (299.375mm,239.625mm) from Top Layer to Bottom Layer And Via (299.375mm,240.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (299.375mm,241.65mm) from Top Layer to Bottom Layer And Via (299.375mm,242.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (299.375mm,242.7mm) from Top Layer to Bottom Layer And Via (299.375mm,243.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.375mm,247.975mm) from Top Layer to Bottom Layer And Via (299.375mm,249mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.375mm,253.3mm) from Top Layer to Bottom Layer And Via (299.375mm,254.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (299.425mm,310.075mm) from Top Layer to Bottom Layer And Via (300.425mm,310.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (299.725mm,268.25mm) from Top Layer to Bottom Layer And Via (299.725mm,269.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (299.725mm,269.3mm) from Top Layer to Bottom Layer And Via (299.725mm,270.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.725mm,272.55mm) from Top Layer to Bottom Layer And Via (299.725mm,273.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (299.725mm,273.575mm) from Top Layer to Bottom Layer And Via (299.725mm,274.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.725mm,274.575mm) from Top Layer to Bottom Layer And Via (299.725mm,275.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.725mm,279.9mm) from Top Layer to Bottom Layer And Via (299.725mm,280.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (299.725mm,280.925mm) from Top Layer to Bottom Layer And Via (299.725mm,281.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.725mm,281.925mm) from Top Layer to Bottom Layer And Via (299.725mm,282.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (299.725mm,287.25mm) from Top Layer to Bottom Layer And Via (299.725mm,288.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (300.425mm,310.075mm) from Top Layer to Bottom Layer And Via (301.45mm,310.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (300.475mm,308.75mm) from Top Layer to Bottom Layer And Via (301.5mm,308.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (303.775mm,142.45mm) from Top Layer to Bottom Layer And Via (303.775mm,143.475mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (303.775mm,143.475mm) from Top Layer to Bottom Layer And Via (303.775mm,144.525mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (303.775mm,144.525mm) from Top Layer to Bottom Layer And Via (303.775mm,145.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (303.775mm,147.775mm) from Top Layer to Bottom Layer And Via (303.775mm,148.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (303.775mm,308.75mm) from Top Layer to Bottom Layer And Via (304.75mm,308.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (305.025mm,125.525mm) from Top Layer to Bottom Layer And Via (305.025mm,126.525mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (305.025mm,126.525mm) from Top Layer to Bottom Layer And Via (305.025mm,127.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (305.025mm,132.875mm) from Top Layer to Bottom Layer And Via (305.025mm,133.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (305.025mm,138.2mm) from Top Layer to Bottom Layer And Via (305.025mm,139.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (305.025mm,139.225mm) from Top Layer to Bottom Layer And Via (305.025mm,140.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (306.2mm,125.475mm) from Top Layer to Bottom Layer And Via (306.2mm,126.475mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (306.2mm,126.475mm) from Top Layer to Bottom Layer And Via (306.2mm,127.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (306.2mm,132.825mm) from Top Layer to Bottom Layer And Via (306.2mm,133.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (306.2mm,138.15mm) from Top Layer to Bottom Layer And Via (306.2mm,139.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (306.2mm,139.175mm) from Top Layer to Bottom Layer And Via (306.2mm,140.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (313.575mm,317.8mm) from Top Layer to Bottom Layer And Via (314.3mm,317.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Via (34.975mm,287.55mm) from Top Layer to Bottom Layer And Via (36.875mm,287.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm] / [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (36.875mm,287.625mm) from Top Layer to Bottom Layer And Via (38.8mm,287.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
Rule Violations :209

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (273.975mm,122.161mm) on Bottom Overlay And Pad C96-2(273.975mm,122.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (277.315mm,68.744mm) on Bottom Overlay And Pad C47-2(276.425mm,68.775mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (277.569mm,50.87mm) on Bottom Overlay And Pad C97-2(276.69mm,50.87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Arc (288.316mm,185.631mm) on Bottom Overlay And Pad R198-1(289.517mm,185.611mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (69.489mm,272.5mm) on Bottom Overlay And Pad D2-1(68.139mm,272.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Area Fill (121.918mm,300.332mm) (122.293mm,302.832mm) on Bottom Overlay And Pad D13-2(120.471mm,301.582mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Area Fill (133.119mm,288.314mm) (133.494mm,290.214mm) on Bottom Overlay And Pad DZ3-2(133.307mm,287.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Area Fill (133.373mm,274.217mm) (133.748mm,276.117mm) on Bottom Overlay And Pad DZ2-2(133.561mm,273.483mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (292.15mm,38.965mm) (292.525mm,41.465mm) on Bottom Overlay And Pad D10-2(293.971mm,40.216mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (79.298mm,265.661mm) (79.673mm,268.161mm) on Bottom Overlay And Pad D17-2(81.119mm,266.911mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Area Fill (79.549mm,286.616mm) (79.924mm,289.116mm) on Bottom Overlay And Pad D16-2(81.373mm,287.866mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C115-2(117.178mm,168.486mm) on Multi-Layer And Track (118.178mm,165.986mm)(118.178mm,170.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C133-1(279.611mm,34.902mm) on Multi-Layer And Track (280.1mm,9.1mm)(280.1mm,231.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad C164-2(128.862mm,22.125mm) on Bottom Layer And Track (127.026mm,22.275mm)(127.976mm,22.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad C164-2(128.862mm,22.125mm) on Bottom Layer And Track (127.976mm,22.275mm)(127.976mm,23.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C174-1(169.667mm,71.839mm) on Multi-Layer And Track (171.667mm,67.589mm)(171.667mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C174-2(156.167mm,71.839mm) on Multi-Layer And Track (154.167mm,67.589mm)(154.167mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C175-1(169.667mm,82.761mm) on Multi-Layer And Track (171.667mm,78.511mm)(171.667mm,87.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C175-2(156.167mm,82.761mm) on Multi-Layer And Track (154.167mm,78.511mm)(154.167mm,87.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C176-2(156.167mm,93.624mm) on Multi-Layer And Track (154.167mm,89.374mm)(154.167mm,97.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C177-2(187.917mm,71.839mm) on Multi-Layer And Track (189.917mm,67.589mm)(189.917mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C178-1(174.417mm,82.634mm) on Multi-Layer And Track (172.417mm,78.384mm)(172.417mm,86.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C178-2(187.917mm,82.634mm) on Multi-Layer And Track (189.917mm,78.384mm)(189.917mm,86.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C179-1(174.455mm,93.556mm) on Multi-Layer And Track (172.455mm,89.306mm)(172.455mm,97.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C180-1(206.243mm,71.839mm) on Multi-Layer And Track (208.243mm,67.589mm)(208.243mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C180-2(192.743mm,71.839mm) on Multi-Layer And Track (190.743mm,67.589mm)(190.743mm,76.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C181-2(192.743mm,93.556mm) on Multi-Layer And Track (190.743mm,89.306mm)(190.743mm,97.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C182-1(206.243mm,61.044mm) on Multi-Layer And Track (208.243mm,56.794mm)(208.243mm,65.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C182-2(192.743mm,61.044mm) on Multi-Layer And Track (190.743mm,56.794mm)(190.743mm,65.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C183-1(206.243mm,82.634mm) on Multi-Layer And Track (208.243mm,78.384mm)(208.243mm,86.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C49-2(28.915mm,61.231mm) on Bottom Layer And Text "R70" (30.325mm,63.066mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C8-1(127.973mm,168.486mm) on Multi-Layer And Track (126.973mm,165.986mm)(126.973mm,170.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C8-2(135.973mm,168.486mm) on Multi-Layer And Track (136.973mm,165.986mm)(136.973mm,170.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(68.139mm,272.5mm) on Bottom Layer And Track (69.139mm,271.985mm)(70.339mm,271.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(68.139mm,272.5mm) on Bottom Layer And Track (69.139mm,272.985mm)(70.339mm,272.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(75.539mm,274.785mm) on Bottom Layer And Track (76.339mm,271.285mm)(76.339mm,271.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(75.539mm,274.785mm) on Bottom Layer And Track (76.339mm,277.785mm)(76.339mm,278.285mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-3(68.139mm,277.07mm) on Bottom Layer And Track (69.139mm,276.585mm)(70.339mm,276.585mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-3(68.139mm,277.07mm) on Bottom Layer And Track (69.139mm,277.585mm)(70.339mm,277.585mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad D8-1(262.6mm,145.65mm) on Multi-Layer And Track (264.9mm,143.15mm)(264.9mm,159.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad D8-2(262.6mm,156.55mm) on Multi-Layer And Track (264.9mm,143.15mm)(264.9mm,159.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad D8-3(262.6mm,151.1mm) on Multi-Layer And Track (264.9mm,143.15mm)(264.9mm,159.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(61.552mm,277.071mm) on Multi-Layer And Track (59.799mm,277.096mm)(60.561mm,277.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(61.552mm,277.071mm) on Multi-Layer And Track (60.561mm,277.096mm)(60.561mm,278.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad L5-2(241.638mm,239.86mm) on Multi-Layer And Track (221.638mm,236.86mm)(261.638mm,236.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Q11-1(25.013mm,91.423mm) on Bottom Layer And Track (24.383mm,89.373mm)(24.383mm,91.873mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Q16-1(25.605mm,45.725mm) on Bottom Layer And Track (24.975mm,43.675mm)(24.975mm,46.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Q4-1(24.335mm,24.779mm) on Bottom Layer And Track (23.705mm,22.729mm)(23.705mm,25.229mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QH2-2(39.6mm,25.227mm) on Multi-Layer And Track (37.3mm,17.277mm)(37.3mm,33.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QH3-3(39.6mm,79.777mm) on Multi-Layer And Track (37.3mm,77.277mm)(37.3mm,93.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QH4-1(39.6mm,50.677mm) on Multi-Layer And Track (37.3mm,37.277mm)(37.3mm,53.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QH4-2(39.6mm,45.227mm) on Multi-Layer And Track (37.3mm,37.277mm)(37.3mm,53.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QH4-3(39.6mm,39.777mm) on Multi-Layer And Track (37.3mm,37.277mm)(37.3mm,53.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL1-1(262.6mm,81.65mm) on Multi-Layer And Track (264.9mm,79.15mm)(264.9mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL1-2(262.6mm,87.1mm) on Multi-Layer And Track (264.9mm,79.15mm)(264.9mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL1-3(262.6mm,92.55mm) on Multi-Layer And Track (264.9mm,79.15mm)(264.9mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL2-1(262.6mm,59.65mm) on Multi-Layer And Track (264.9mm,57.15mm)(264.9mm,73.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL2-2(262.6mm,65.1mm) on Multi-Layer And Track (264.9mm,57.15mm)(264.9mm,73.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL2-3(262.6mm,70.55mm) on Multi-Layer And Track (264.9mm,57.15mm)(264.9mm,73.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL3-1(262.6mm,37.65mm) on Multi-Layer And Track (264.9mm,35.15mm)(264.9mm,51.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL3-2(262.6mm,43.1mm) on Multi-Layer And Track (264.9mm,35.15mm)(264.9mm,51.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL3-3(262.6mm,48.55mm) on Multi-Layer And Track (264.9mm,35.15mm)(264.9mm,51.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL4-1(262.6mm,103.65mm) on Multi-Layer And Track (264.9mm,101.15mm)(264.9mm,117.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL4-2(262.6mm,109.1mm) on Multi-Layer And Track (264.9mm,101.15mm)(264.9mm,117.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad QL4-3(262.6mm,114.55mm) on Multi-Layer And Track (264.9mm,101.15mm)(264.9mm,117.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R101-1(16.701mm,131.898mm) on Bottom Layer And Track (16.066mm,132.716mm)(16.066mm,133.58mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R101-1(16.701mm,131.898mm) on Bottom Layer And Track (17.336mm,132.716mm)(17.336mm,133.58mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R11-1(176.2mm,231.05mm) on Bottom Layer And Track (174.518mm,230.415mm)(175.382mm,230.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R11-1(176.2mm,231.05mm) on Bottom Layer And Track (174.518mm,231.685mm)(175.382mm,231.685mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R115-1(16.939mm,251.587mm) on Bottom Layer And Track (16.304mm,252.405mm)(16.304mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R115-1(16.939mm,251.587mm) on Bottom Layer And Track (17.574mm,252.405mm)(17.574mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R117-2(315.786mm,53.678mm) on Bottom Layer And Track (314.104mm,53.043mm)(314.968mm,53.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R117-2(315.786mm,53.678mm) on Bottom Layer And Track (314.104mm,54.313mm)(314.968mm,54.313mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R119-1(295.251mm,108.223mm) on Bottom Layer And Track (294.616mm,106.541mm)(294.616mm,107.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R119-1(295.251mm,108.223mm) on Bottom Layer And Track (295.886mm,106.541mm)(295.886mm,107.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R122-2(16.939mm,211.539mm) on Bottom Layer And Track (16.304mm,212.357mm)(16.304mm,213.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R122-2(16.939mm,211.539mm) on Bottom Layer And Track (17.574mm,212.357mm)(17.574mm,213.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R130-1(13.509mm,90.923mm) on Bottom Layer And Track (12.874mm,89.241mm)(12.874mm,90.105mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R130-2(13.509mm,88.423mm) on Bottom Layer And Track (12.874mm,89.241mm)(12.874mm,90.105mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R130-2(13.509mm,88.423mm) on Bottom Layer And Track (14.144mm,89.241mm)(14.144mm,90.105mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R132-1(30.477mm,210.677mm) on Bottom Layer And Track (31.295mm,210.042mm)(32.159mm,210.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R132-1(30.477mm,210.677mm) on Bottom Layer And Track (31.295mm,211.312mm)(32.159mm,211.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R134-1(14.439mm,249.385mm) on Bottom Layer And Track (15.257mm,248.75mm)(16.121mm,248.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R134-1(14.439mm,249.385mm) on Bottom Layer And Track (15.257mm,250.02mm)(16.121mm,250.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R134-2(16.939mm,249.385mm) on Bottom Layer And Track (15.257mm,248.75mm)(16.121mm,248.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R134-2(16.939mm,249.385mm) on Bottom Layer And Track (15.257mm,250.02mm)(16.121mm,250.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R135-1(14.312mm,169.121mm) on Bottom Layer And Track (15.13mm,168.486mm)(15.994mm,168.486mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R135-1(14.312mm,169.121mm) on Bottom Layer And Track (15.13mm,169.756mm)(15.994mm,169.756mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R136-2(30.477mm,170.677mm) on Bottom Layer And Track (31.295mm,170.042mm)(32.159mm,170.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R136-2(30.477mm,170.677mm) on Bottom Layer And Track (31.295mm,171.312mm)(32.159mm,171.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R137-2(32.977mm,244.198mm) on Bottom Layer And Track (32.342mm,245.016mm)(32.342mm,245.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R137-2(32.977mm,244.198mm) on Bottom Layer And Track (33.612mm,245.016mm)(33.612mm,245.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R138-1(30.477mm,250.677mm) on Bottom Layer And Track (31.295mm,250.042mm)(32.159mm,250.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R138-1(30.477mm,250.677mm) on Bottom Layer And Track (31.295mm,251.312mm)(32.159mm,251.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R138-2(32.977mm,250.677mm) on Bottom Layer And Track (31.295mm,251.312mm)(32.159mm,251.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R139-1(32.977mm,164.816mm) on Bottom Layer And Track (32.342mm,165.634mm)(32.342mm,166.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R139-1(32.977mm,164.816mm) on Bottom Layer And Track (33.612mm,165.634mm)(33.612mm,166.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R139-2(32.977mm,167.316mm) on Bottom Layer And Track (32.342mm,165.634mm)(32.342mm,166.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R139-2(32.977mm,167.316mm) on Bottom Layer And Track (33.612mm,165.634mm)(33.612mm,166.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R144-1(313.286mm,51.519mm) on Bottom Layer And Track (314.104mm,50.884mm)(314.968mm,50.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R144-1(313.286mm,51.519mm) on Bottom Layer And Track (314.104mm,52.154mm)(314.968mm,52.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R144-2(315.786mm,51.519mm) on Bottom Layer And Track (314.104mm,50.884mm)(314.968mm,50.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R144-2(315.786mm,51.519mm) on Bottom Layer And Track (314.104mm,52.154mm)(314.968mm,52.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R146-1(14.439mm,211.539mm) on Bottom Layer And Track (13.804mm,212.357mm)(13.804mm,213.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R146-1(14.439mm,211.539mm) on Bottom Layer And Track (15.074mm,212.357mm)(15.074mm,213.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R149-1(14.439mm,254.087mm) on Bottom Layer And Track (13.804mm,252.405mm)(13.804mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R149-1(14.439mm,254.087mm) on Bottom Layer And Track (15.074mm,252.405mm)(15.074mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R149-2(14.439mm,251.587mm) on Bottom Layer And Track (13.804mm,252.405mm)(13.804mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R149-2(14.439mm,251.587mm) on Bottom Layer And Track (15.074mm,252.405mm)(15.074mm,253.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R167-1(137.498mm,255.988mm) on Bottom Layer And Text "C124" (141.8mm,256.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R169-1(137.575mm,18.975mm) on Bottom Layer And Track (135.893mm,18.34mm)(136.757mm,18.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R169-1(137.575mm,18.975mm) on Bottom Layer And Track (135.893mm,19.61mm)(136.757mm,19.61mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R179-1(129.675mm,19.125mm) on Bottom Layer And Track (127.993mm,18.49mm)(128.857mm,18.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R179-2(127.175mm,19.125mm) on Bottom Layer And Track (127.993mm,18.49mm)(128.857mm,18.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R179-2(127.175mm,19.125mm) on Bottom Layer And Track (127.993mm,19.76mm)(128.857mm,19.76mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R182-1(130.874mm,32.977mm) on Bottom Layer And Track (129.192mm,32.342mm)(130.056mm,32.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R182-2(128.374mm,32.977mm) on Bottom Layer And Track (129.192mm,32.342mm)(130.056mm,32.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R182-2(128.374mm,32.977mm) on Bottom Layer And Track (129.192mm,33.612mm)(130.056mm,33.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R183-1(294.069mm,185.611mm) on Bottom Layer And Track (292.387mm,184.976mm)(293.251mm,184.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R183-1(294.069mm,185.611mm) on Bottom Layer And Track (292.387mm,186.246mm)(293.251mm,186.246mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R196-1(271.356mm,195.898mm) on Bottom Layer And Track (270.721mm,194.216mm)(270.721mm,195.08mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R196-1(271.356mm,195.898mm) on Bottom Layer And Track (271.991mm,194.216mm)(271.991mm,195.08mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R198-1(289.517mm,185.611mm) on Bottom Layer And Track (288.882mm,183.929mm)(288.882mm,184.793mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R198-1(289.517mm,185.611mm) on Bottom Layer And Track (290.152mm,183.929mm)(290.152mm,184.793mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R198-2(289.517mm,183.111mm) on Bottom Layer And Track (288.882mm,183.929mm)(288.882mm,184.793mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R198-2(289.517mm,183.111mm) on Bottom Layer And Track (290.152mm,183.929mm)(290.152mm,184.793mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R199-1(271.331mm,165.839mm) on Bottom Layer And Track (270.696mm,166.657mm)(270.696mm,167.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R199-1(271.331mm,165.839mm) on Bottom Layer And Track (271.966mm,166.657mm)(271.966mm,167.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R200-1(274.17mm,165.819mm) on Bottom Layer And Track (274.988mm,165.184mm)(275.852mm,165.184mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R200-1(274.17mm,165.819mm) on Bottom Layer And Track (274.988mm,166.454mm)(275.852mm,166.454mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R200-2(276.67mm,165.819mm) on Bottom Layer And Track (274.988mm,165.184mm)(275.852mm,165.184mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R200-2(276.67mm,165.819mm) on Bottom Layer And Track (274.988mm,166.454mm)(275.852mm,166.454mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R37-1(30.604mm,130.7mm) on Bottom Layer And Track (31.422mm,130.065mm)(32.286mm,130.065mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R38-2(11.207mm,64.876mm) on Bottom Layer And Track (10.572mm,63.194mm)(10.572mm,64.058mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R39-2(16.939mm,234.633mm) on Bottom Layer And Track (16.304mm,232.951mm)(16.304mm,233.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R39-2(16.939mm,234.633mm) on Bottom Layer And Track (17.574mm,232.951mm)(17.574mm,233.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R43-1(11.261mm,21.25mm) on Bottom Layer And Track (10.626mm,22.068mm)(10.626mm,22.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R43-1(11.261mm,21.25mm) on Bottom Layer And Track (11.896mm,22.068mm)(11.896mm,22.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R43-2(11.261mm,23.75mm) on Bottom Layer And Track (10.626mm,22.068mm)(10.626mm,22.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R43-2(11.261mm,23.75mm) on Bottom Layer And Track (11.896mm,22.068mm)(11.896mm,22.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R48-2(315.659mm,63.203mm) on Bottom Layer And Track (313.977mm,62.568mm)(314.841mm,62.568mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R48-2(315.659mm,63.203mm) on Bottom Layer And Track (313.977mm,63.838mm)(314.841mm,63.838mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R51-2(33.104mm,127.572mm) on Bottom Layer And Text "R37" (32.641mm,128.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R51-2(33.104mm,127.572mm) on Bottom Layer And Track (32.469mm,125.89mm)(32.469mm,126.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R51-2(33.104mm,127.572mm) on Bottom Layer And Track (33.739mm,125.89mm)(33.739mm,126.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R53-2(16.939mm,229.954mm) on Bottom Layer And Track (15.257mm,229.319mm)(16.121mm,229.319mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R53-2(16.939mm,229.954mm) on Bottom Layer And Track (15.257mm,230.589mm)(16.121mm,230.589mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R54-1(32.85mm,227.717mm) on Bottom Layer And Track (32.215mm,226.035mm)(32.215mm,226.899mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R54-1(32.85mm,227.717mm) on Bottom Layer And Track (33.485mm,226.035mm)(33.485mm,226.899mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R55-1(32.85mm,230.677mm) on Bottom Layer And Track (31.168mm,230.042mm)(32.032mm,230.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R55-1(32.85mm,230.677mm) on Bottom Layer And Track (31.168mm,231.312mm)(32.032mm,231.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R56-1(14.275mm,149.025mm) on Bottom Layer And Track (15.093mm,148.39mm)(15.957mm,148.39mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R56-1(14.275mm,149.025mm) on Bottom Layer And Track (15.093mm,149.66mm)(15.957mm,149.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R56-2(16.775mm,149.025mm) on Bottom Layer And Track (15.093mm,148.39mm)(15.957mm,148.39mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R56-2(16.775mm,149.025mm) on Bottom Layer And Track (15.093mm,149.66mm)(15.957mm,149.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R58-1(32.977mm,149.275mm) on Bottom Layer And Track (31.295mm,148.64mm)(32.159mm,148.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R58-1(32.977mm,149.275mm) on Bottom Layer And Track (31.295mm,149.91mm)(32.159mm,149.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R60-1(311.107mm,63.31mm) on Bottom Layer And Track (310.472mm,61.628mm)(310.472mm,62.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R60-1(311.107mm,63.31mm) on Bottom Layer And Track (311.742mm,61.628mm)(311.742mm,62.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-2(13.81mm,26.109mm) on Bottom Layer And Track (12.128mm,25.474mm)(12.992mm,25.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-2(13.81mm,26.109mm) on Bottom Layer And Track (12.128mm,26.744mm)(12.992mm,26.744mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R65-1(13.607mm,64.876mm) on Bottom Layer And Track (12.972mm,63.194mm)(12.972mm,64.058mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R65-1(13.607mm,64.876mm) on Bottom Layer And Track (14.242mm,63.194mm)(14.242mm,64.058mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R65-2(13.607mm,62.376mm) on Bottom Layer And Track (12.972mm,63.194mm)(12.972mm,64.058mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R65-2(13.607mm,62.376mm) on Bottom Layer And Track (14.242mm,63.194mm)(14.242mm,64.058mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R67-2(29.1mm,127.572mm) on Bottom Layer And Text "C43" (28.616mm,128.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R70-1(31.453mm,63.437mm) on Bottom Layer And Track (30.818mm,61.755mm)(30.818mm,62.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R70-1(31.453mm,63.437mm) on Bottom Layer And Track (32.088mm,61.755mm)(32.088mm,62.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R70-2(31.453mm,60.937mm) on Bottom Layer And Track (30.818mm,61.755mm)(30.818mm,62.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R70-2(31.453mm,60.937mm) on Bottom Layer And Track (32.088mm,61.755mm)(32.088mm,62.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R79-2(268.075mm,99.075mm) on Bottom Layer And Track (268.893mm,98.44mm)(269.757mm,98.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R79-2(268.075mm,99.075mm) on Bottom Layer And Track (268.893mm,99.71mm)(269.757mm,99.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R80-1(14.37mm,194.374mm) on Bottom Layer And Track (13.735mm,192.692mm)(13.735mm,193.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R80-1(14.37mm,194.374mm) on Bottom Layer And Track (15.005mm,192.692mm)(15.005mm,193.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R81-2(268.525mm,73.25mm) on Bottom Layer And Track (269.343mm,72.615mm)(270.207mm,72.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R81-2(268.525mm,73.25mm) on Bottom Layer And Track (269.343mm,73.885mm)(270.207mm,73.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R83-1(29.8mm,23.6mm) on Bottom Layer And Track (29.165mm,21.918mm)(29.165mm,22.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R83-1(29.8mm,23.6mm) on Bottom Layer And Track (30.435mm,21.918mm)(30.435mm,22.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R85-1(16.812mm,109.177mm) on Bottom Layer And Track (15.13mm,108.542mm)(15.994mm,108.542mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R85-1(16.812mm,109.177mm) on Bottom Layer And Track (15.13mm,109.812mm)(15.994mm,109.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R85-2(14.312mm,109.177mm) on Bottom Layer And Track (15.13mm,108.542mm)(15.994mm,108.542mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R85-2(14.312mm,109.177mm) on Bottom Layer And Track (15.13mm,109.812mm)(15.994mm,109.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R89-2(32.977mm,187.05mm) on Bottom Layer And Track (32.342mm,185.368mm)(32.342mm,186.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R89-2(32.977mm,187.05mm) on Bottom Layer And Track (33.612mm,185.368mm)(33.612mm,186.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R90-1(14.37mm,189.695mm) on Bottom Layer And Track (15.188mm,189.06mm)(16.052mm,189.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R90-1(14.37mm,189.695mm) on Bottom Layer And Track (15.188mm,190.33mm)(16.052mm,190.33mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R92-1(16.87mm,194.374mm) on Bottom Layer And Track (16.235mm,192.692mm)(16.235mm,193.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R92-1(16.87mm,194.374mm) on Bottom Layer And Track (17.505mm,192.692mm)(17.505mm,193.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R93-1(14.312mm,111.356mm) on Bottom Layer And Track (13.677mm,112.174mm)(13.677mm,113.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R93-1(14.312mm,111.356mm) on Bottom Layer And Track (14.947mm,112.174mm)(14.947mm,113.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R93-2(14.312mm,113.856mm) on Bottom Layer And Track (13.677mm,112.174mm)(13.677mm,113.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R93-2(14.312mm,113.856mm) on Bottom Layer And Track (14.947mm,112.174mm)(14.947mm,113.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(206.488mm,125.458mm) on Multi-Layer And Track (214.488mm,117.958mm)(214.488mm,151.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(206.488mm,125.458mm) on Multi-Layer And Track (214.988mm,105.958mm)(214.988mm,163.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-2(206.488mm,144.458mm) on Multi-Layer And Track (214.488mm,117.958mm)(214.488mm,151.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-2(206.488mm,144.458mm) on Multi-Layer And Track (214.988mm,105.958mm)(214.988mm,163.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U1-1(107.145mm,73.744mm) on Multi-Layer And Track (108.285mm,73.261mm)(109.863mm,73.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad U1-1(99.525mm,73.744mm) on Multi-Layer And Track (87.689mm,73.261mm)(98.325mm,73.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U1-2(107.145mm,86.444mm) on Multi-Layer And Track (108.285mm,86.927mm)(109.863mm,86.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad U16-6(25.099mm,203.792mm) on Bottom Layer And Text "C78" (26.772mm,202.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U19-1(135.085mm,15.609mm) on Bottom Layer And Track (134.44mm,14.459mm)(139.54mm,14.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U20-1(129.751mm,10.32mm) on Bottom Layer And Text "*" (130.183mm,9.482mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U20-1(129.751mm,10.32mm) on Bottom Layer And Track (130.335mm,11.412mm)(130.335mm,12.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U20-5(125.941mm,15.248mm) on Bottom Layer And Track (125.357mm,11.412mm)(125.357mm,14.156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad U21-4(109.678mm,13.552mm) on Bottom Layer And Track (111.078mm,9.982mm)(111.078mm,14.582mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad U8-1(182.075mm,226.068mm) on Multi-Layer And Track (183.275mm,225.585mm)(193.911mm,225.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U8-2(174.455mm,238.768mm) on Multi-Layer And Track (171.737mm,239.25mm)(173.315mm,239.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V10-1(262.6mm,167.65mm) on Multi-Layer And Track (264.9mm,165.15mm)(264.9mm,181.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V1-1(39.6mm,130.677mm) on Multi-Layer And Track (37.3mm,117.277mm)(37.3mm,133.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V1-3(39.6mm,119.777mm) on Multi-Layer And Track (37.3mm,117.277mm)(37.3mm,133.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V2-1(39.6mm,230.677mm) on Multi-Layer And Track (37.3mm,217.277mm)(37.3mm,233.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V2-2(39.6mm,225.227mm) on Multi-Layer And Track (37.3mm,217.277mm)(37.3mm,233.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V4-3(39.6mm,99.777mm) on Multi-Layer And Track (37.3mm,97.277mm)(37.3mm,113.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V5-2(39.6mm,185.227mm) on Multi-Layer And Track (37.3mm,177.277mm)(37.3mm,193.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V5-3(39.6mm,179.777mm) on Multi-Layer And Track (37.3mm,177.277mm)(37.3mm,193.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V6-1(39.6mm,210.677mm) on Multi-Layer And Track (37.3mm,197.277mm)(37.3mm,213.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V6-2(39.6mm,205.227mm) on Multi-Layer And Track (37.3mm,197.277mm)(37.3mm,213.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V6-3(39.6mm,199.777mm) on Multi-Layer And Track (37.3mm,197.277mm)(37.3mm,213.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V7-1(39.6mm,250.677mm) on Multi-Layer And Track (37.3mm,237.277mm)(37.3mm,253.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V7-2(39.6mm,245.227mm) on Multi-Layer And Track (37.3mm,237.277mm)(37.3mm,253.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V7-3(39.6mm,239.777mm) on Multi-Layer And Track (37.3mm,237.277mm)(37.3mm,253.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad V8-3(39.6mm,159.777mm) on Multi-Layer And Track (37.3mm,157.277mm)(37.3mm,173.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
Rule Violations :222

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01