
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.47
 Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rom_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:8: parameter 'AlertFatal' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:15: parameter 'PWRMGR_DATA_DEFAULT' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:10: parameter 'NumSaltReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:11: parameter 'NumSwBindingReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:12: parameter 'NumOutReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:13: parameter 'NumKeyVersion' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:14: parameter 'NumAlerts' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:17: parameter 'BlockAw' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:283: parameter 'KEYMGR_INTR_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:284: parameter 'KEYMGR_INTR_ENABLE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:285: parameter 'KEYMGR_INTR_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:286: parameter 'KEYMGR_ALERT_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:287: parameter 'KEYMGR_CFG_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:288: parameter 'KEYMGR_START_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:289: parameter 'KEYMGR_CONTROL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:290: parameter 'KEYMGR_SIDELOAD_CLEAR_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:291: parameter 'KEYMGR_RESEED_INTERVAL_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:292: parameter 'KEYMGR_RESEED_INTERVAL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:293: parameter 'KEYMGR_SW_BINDING_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:294: parameter 'KEYMGR_SEALING_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:295: parameter 'KEYMGR_SEALING_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:296: parameter 'KEYMGR_SEALING_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:297: parameter 'KEYMGR_SEALING_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:298: parameter 'KEYMGR_SEALING_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:299: parameter 'KEYMGR_SEALING_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:300: parameter 'KEYMGR_SEALING_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:301: parameter 'KEYMGR_SEALING_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:302: parameter 'KEYMGR_ATTEST_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:303: parameter 'KEYMGR_ATTEST_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:304: parameter 'KEYMGR_ATTEST_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:305: parameter 'KEYMGR_ATTEST_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:306: parameter 'KEYMGR_ATTEST_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:307: parameter 'KEYMGR_ATTEST_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:308: parameter 'KEYMGR_ATTEST_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:309: parameter 'KEYMGR_ATTEST_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:310: parameter 'KEYMGR_SALT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:311: parameter 'KEYMGR_SALT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:312: parameter 'KEYMGR_SALT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:313: parameter 'KEYMGR_SALT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:314: parameter 'KEYMGR_SALT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:315: parameter 'KEYMGR_SALT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:316: parameter 'KEYMGR_SALT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:317: parameter 'KEYMGR_SALT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:318: parameter 'KEYMGR_KEY_VERSION_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:319: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:320: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:321: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:322: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:323: parameter 'KEYMGR_MAX_OWNER_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:324: parameter 'KEYMGR_MAX_OWNER_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:325: parameter 'KEYMGR_SW_SHARE0_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:326: parameter 'KEYMGR_SW_SHARE0_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:327: parameter 'KEYMGR_SW_SHARE0_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:328: parameter 'KEYMGR_SW_SHARE0_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:329: parameter 'KEYMGR_SW_SHARE0_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:330: parameter 'KEYMGR_SW_SHARE0_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:331: parameter 'KEYMGR_SW_SHARE0_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:332: parameter 'KEYMGR_SW_SHARE0_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:333: parameter 'KEYMGR_SW_SHARE1_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:334: parameter 'KEYMGR_SW_SHARE1_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:335: parameter 'KEYMGR_SW_SHARE1_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:336: parameter 'KEYMGR_SW_SHARE1_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:337: parameter 'KEYMGR_SW_SHARE1_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:338: parameter 'KEYMGR_SW_SHARE1_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:339: parameter 'KEYMGR_SW_SHARE1_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:340: parameter 'KEYMGR_SW_SHARE1_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:341: parameter 'KEYMGR_WORKING_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:342: parameter 'KEYMGR_OP_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:343: parameter 'KEYMGR_ERR_CODE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:344: parameter 'KEYMGR_FAULT_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:347: parameter 'KEYMGR_INTR_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:348: parameter 'KEYMGR_INTR_TEST_OP_DONE_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:349: parameter 'KEYMGR_ALERT_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:350: parameter 'KEYMGR_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:351: parameter 'KEYMGR_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:352: parameter 'KEYMGR_CFG_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:353: parameter 'KEYMGR_CFG_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:354: parameter 'KEYMGR_SW_BINDING_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:355: parameter 'KEYMGR_SW_BINDING_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:424: parameter 'KEYMGR_PERMIT' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:10: parameter 'KeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:11: parameter 'CDIs' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:12: parameter 'CdiWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:13: parameter 'OtbnKeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:14: parameter 'DigestWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:15: parameter 'KmacDataIfWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:16: parameter 'KeyMgrStages' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:17: parameter 'SwBindingWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:18: parameter 'SaltWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:19: parameter 'Shares' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:20: parameter 'EdnWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:23: parameter 'HealthStateWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:24: parameter 'DevIdWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:25: parameter 'MaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:30: parameter 'RndCnstRevisionSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:32: parameter 'RndCnstCreatorIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:34: parameter 'RndCnstOwnerIntIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:36: parameter 'RndCnstOwnerIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:38: parameter 'RndCnstSoftOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:40: parameter 'RndCnstHardOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:45: parameter 'RndCnstNoneSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:47: parameter 'RndCnstAesSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:49: parameter 'RndCnstKmacSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:51: parameter 'RndCnstOtbnSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:57: parameter 'LfsrWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:60: parameter 'RndCnstLfsrSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:61: parameter 'RndCnstLfsrPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:67: parameter 'RandWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:69: parameter 'RndCnstRandPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:75: parameter 'AdvDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:76: parameter 'IdDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:78: parameter 'GenDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:79: parameter 'StageWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:85: parameter 'KDFMaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:224: parameter 'HW_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:229: parameter 'OTBN_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:8: parameter 'MsgWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:9: parameter 'MsgStrbW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:28: parameter 'RegIntfWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:29: parameter 'RegLatency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:30: parameter 'Sha3Latency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:33: parameter 'BufferCycles' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:34: parameter 'BufferSizeBits' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:37: parameter 'MsgFifoDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:38: parameter 'MsgFifoDepthW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:40: parameter 'MsgWindowWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:41: parameter 'MsgWindowDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:46: parameter 'MaxKeyLen' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:50: parameter 'MaxEncodedKeyLenW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:51: parameter 'MaxEncodedKeyLenByte' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:52: parameter 'MaxEncodedKeyLenSize' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:56: parameter 'MaxEncodedKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:83: parameter 'TimerPrescalerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:84: parameter 'EdnWaitTimerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:94: parameter 'EntropyLfsrW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:96: parameter 'RndCnstLfsrPermDefault' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:112: parameter 'NumAppIntf' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:130: parameter 'EncodedStringEmpty' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:131: parameter 'EncodedStringKMAC' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:132: parameter 'NSPrefixW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:150: parameter 'AppCfg' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:191: parameter 'AppDigestW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:192: parameter 'AppKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:214: parameter 'APP_REQ_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:220: parameter 'APP_RSP_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:10: parameter 'NumWordsKey' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:11: parameter 'NumWordsPrefix' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:12: parameter 'HashCntW' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:279: parameter 'KMAC_INTR_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:280: parameter 'KMAC_INTR_ENABLE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:281: parameter 'KMAC_INTR_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:282: parameter 'KMAC_ALERT_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:283: parameter 'KMAC_CFG_REGWEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:284: parameter 'KMAC_CFG_SHADOWED_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:285: parameter 'KMAC_CMD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:286: parameter 'KMAC_STATUS_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:287: parameter 'KMAC_ENTROPY_PERIOD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:288: parameter 'KMAC_ENTROPY_REFRESH_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:289: parameter 'KMAC_ENTROPY_SEED_LOWER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:290: parameter 'KMAC_ENTROPY_SEED_UPPER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:291: parameter 'KMAC_KEY_SHARE0_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:292: parameter 'KMAC_KEY_SHARE0_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:293: parameter 'KMAC_KEY_SHARE0_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:294: parameter 'KMAC_KEY_SHARE0_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:295: parameter 'KMAC_KEY_SHARE0_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:296: parameter 'KMAC_KEY_SHARE0_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:297: parameter 'KMAC_KEY_SHARE0_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:298: parameter 'KMAC_KEY_SHARE0_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:299: parameter 'KMAC_KEY_SHARE0_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:300: parameter 'KMAC_KEY_SHARE0_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:301: parameter 'KMAC_KEY_SHARE0_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:302: parameter 'KMAC_KEY_SHARE0_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:303: parameter 'KMAC_KEY_SHARE0_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:304: parameter 'KMAC_KEY_SHARE0_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:305: parameter 'KMAC_KEY_SHARE0_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:306: parameter 'KMAC_KEY_SHARE0_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:307: parameter 'KMAC_KEY_SHARE1_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:308: parameter 'KMAC_KEY_SHARE1_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:309: parameter 'KMAC_KEY_SHARE1_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:310: parameter 'KMAC_KEY_SHARE1_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:311: parameter 'KMAC_KEY_SHARE1_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:312: parameter 'KMAC_KEY_SHARE1_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:313: parameter 'KMAC_KEY_SHARE1_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:314: parameter 'KMAC_KEY_SHARE1_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:315: parameter 'KMAC_KEY_SHARE1_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:316: parameter 'KMAC_KEY_SHARE1_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:317: parameter 'KMAC_KEY_SHARE1_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:318: parameter 'KMAC_KEY_SHARE1_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:319: parameter 'KMAC_KEY_SHARE1_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:320: parameter 'KMAC_KEY_SHARE1_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:321: parameter 'KMAC_KEY_SHARE1_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:322: parameter 'KMAC_KEY_SHARE1_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:323: parameter 'KMAC_KEY_LEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:324: parameter 'KMAC_PREFIX_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:325: parameter 'KMAC_PREFIX_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:326: parameter 'KMAC_PREFIX_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:327: parameter 'KMAC_PREFIX_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:328: parameter 'KMAC_PREFIX_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:329: parameter 'KMAC_PREFIX_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:330: parameter 'KMAC_PREFIX_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:331: parameter 'KMAC_PREFIX_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:332: parameter 'KMAC_PREFIX_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:333: parameter 'KMAC_PREFIX_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:334: parameter 'KMAC_PREFIX_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:335: parameter 'KMAC_ERR_CODE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:338: parameter 'KMAC_INTR_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:339: parameter 'KMAC_INTR_TEST_KMAC_DONE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:340: parameter 'KMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:341: parameter 'KMAC_INTR_TEST_KMAC_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:342: parameter 'KMAC_ALERT_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:343: parameter 'KMAC_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:344: parameter 'KMAC_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:345: parameter 'KMAC_CFG_REGWEN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:346: parameter 'KMAC_CFG_REGWEN_EN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:347: parameter 'KMAC_CMD_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:348: parameter 'KMAC_STATUS_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:349: parameter 'KMAC_STATUS_SHA3_IDLE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:350: parameter 'KMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:351: parameter 'KMAC_STATUS_ALERT_FATAL_FAULT_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:352: parameter 'KMAC_STATUS_ALERT_RECOV_CTRL_UPDATE_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:353: parameter 'KMAC_KEY_SHARE0_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:354: parameter 'KMAC_KEY_SHARE0_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:355: parameter 'KMAC_KEY_SHARE0_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:356: parameter 'KMAC_KEY_SHARE0_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:357: parameter 'KMAC_KEY_SHARE0_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:358: parameter 'KMAC_KEY_SHARE0_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:359: parameter 'KMAC_KEY_SHARE0_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:360: parameter 'KMAC_KEY_SHARE0_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:361: parameter 'KMAC_KEY_SHARE0_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:362: parameter 'KMAC_KEY_SHARE0_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:363: parameter 'KMAC_KEY_SHARE0_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:364: parameter 'KMAC_KEY_SHARE0_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:365: parameter 'KMAC_KEY_SHARE0_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:366: parameter 'KMAC_KEY_SHARE0_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:367: parameter 'KMAC_KEY_SHARE0_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:368: parameter 'KMAC_KEY_SHARE0_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:369: parameter 'KMAC_KEY_SHARE1_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:370: parameter 'KMAC_KEY_SHARE1_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:371: parameter 'KMAC_KEY_SHARE1_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:372: parameter 'KMAC_KEY_SHARE1_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:373: parameter 'KMAC_KEY_SHARE1_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:374: parameter 'KMAC_KEY_SHARE1_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:375: parameter 'KMAC_KEY_SHARE1_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:376: parameter 'KMAC_KEY_SHARE1_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:377: parameter 'KMAC_KEY_SHARE1_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:378: parameter 'KMAC_KEY_SHARE1_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:379: parameter 'KMAC_KEY_SHARE1_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:380: parameter 'KMAC_KEY_SHARE1_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:381: parameter 'KMAC_KEY_SHARE1_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:382: parameter 'KMAC_KEY_SHARE1_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:383: parameter 'KMAC_KEY_SHARE1_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:384: parameter 'KMAC_KEY_SHARE1_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:387: parameter 'KMAC_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:388: parameter 'KMAC_STATE_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:389: parameter 'KMAC_MSG_FIFO_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:390: parameter 'KMAC_MSG_FIFO_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:454: parameter 'KMAC_PERMIT' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:17: parameter 'OtpTestCtrlWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'OtpTestStatusWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:19: parameter 'OtpTestVectWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:22: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:24: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:26: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:29: parameter 'LfsrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:32: parameter 'LfsrUsageThreshold' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:42: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'DeviceIdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'ManufStateWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:60: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:61: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:62: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:63: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:64: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:65: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:66: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:68: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:85: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:86: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:133: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:180: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:181: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:182: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:183: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:184: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:185: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:186: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:187: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:229: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:245: parameter 'SRAM_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'PlainIntgWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'PlainDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:30: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:31: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:36: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:37: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:40: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:44: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:45: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:49: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:52: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:76: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_2share.sv'
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:288: parameter 'ThetaIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:289: parameter 'ThetaIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:373: parameter 'ChiIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:374: parameter 'ChiIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_round.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_app.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_entropy.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_errchk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_msgfifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_staterd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_dom_and_2share.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_double_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top kmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.57

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top kmac

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] kmac.sv:8: compiling module 'kmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] kmac_core.sv:8: compiling module 'kmac_core(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=552,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=5)'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b0)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] sha3.sv:10: compiling module 'sha3(EnMasking=1'b1,ReuseShare=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] sha3pad.sv:8: compiling module 'sha3pad(EnMasking=1)'
VERIFIC-INFO [VERI-2571] sha3pad.sv:503: extracting RAM for identifier 'funcpad_merged'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=368,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] keccak_round.sv:9: compiling module 'keccak_round(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] keccak_2share.sv:8: compiling module 'keccak_2share(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_dom_and_2share.sv:27: compiling module 'prim_dom_and_2share(DW=320)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] kmac_app.sv:8: compiling module 'kmac_app(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_arbiter_fixed.sv:15: compiling module 'prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] kmac_msgfifo.sv:10: compiling module 'kmac_msgfifo(MsgDepth=10)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer(InW=64,OutW=64,HintByteData=1)'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] kmac_staterd.sv:8: compiling module 'kmac_staterd(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=1600,OutW=32,IndexW=6)'
VERIFIC-INFO [VERI-1018] kmac_errchk.sv:44: compiling module 'kmac_errchk'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_edn_req.sv:15: compiling module 'prim_edn_req(OutWidth=64)'
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:43: compiling module 'prim_packer_fifo(OutW=64)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:96: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] kmac_entropy.sv:8: compiling module 'kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)'
VERIFIC-INFO [VERI-1018] prim_double_lfsr.sv:9: compiling module 'prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b010000010)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b01000000)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] kmac_reg_top.sv:8: compiling module 'kmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=1)'
Importing module kmac.
Importing module kmac_app(EnMasking=1'b1).
Importing module kmac_core(EnMasking=1'b1).
Importing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Importing module kmac_errchk.
Importing module kmac_msgfifo(MsgDepth=10).
Importing module kmac_reg_top.
Importing module kmac_staterd(EnMasking=1'b1).
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_alert_sender(IsFatal=1).
Importing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Importing module prim_buf.
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Importing module prim_buf(Width=5).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Importing module prim_buf(Width=32'b01000000).
Importing module prim_buf(Width=32'b010000010).
Importing module prim_edn_req(OutWidth=64).
Importing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Importing module prim_flop(Width=5,ResetValue=5'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop(Width=5,ResetValue=5'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Importing module prim_packer(InW=64,OutW=64,HintByteData=1).
Importing module prim_packer_fifo(OutW=64).
Importing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Importing module prim_slicer(InW=552,OutW=64,IndexW=5).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Importing module prim_flop(Width=6,ResetValue=6'b01000).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01000).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Importing module prim_flop(Width=5,ResetValue=5'b01100).
Importing module prim_generic_flop(Width=5,ResetValue=5'b01100).
Importing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Importing module prim_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Importing module prim_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Importing module prim_flop(Width=6,ResetValue=6'b01101).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01101).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0100).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Importing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Importing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_sync_reqack.
Importing module prim_flop_2sync(Width=1).
Importing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Importing module keccak_round(EnMasking=1'b1).
Importing module keccak_2share(EnMasking=1'b1).
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Importing module prim_dom_and_2share(DW=320).
Importing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Importing module prim_flop(Width=6,ResetValue=6'b100010).
Importing module prim_generic_flop(Width=6,ResetValue=6'b100010).
Importing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Importing module prim_flop(Width=6,ResetValue=6'b101100).
Importing module prim_generic_flop(Width=6,ResetValue=6'b101100).
Importing module sha3pad(EnMasking=1).
Importing module prim_slicer(InW=368,OutW=64,IndexW=5).
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw

3.3.2. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module prim_slicer(InW=368,OutW=64,IndexW=5).
Optimizing module sha3pad(EnMasking=1).
<suppressed ~13 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b101100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b101100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b100010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b100010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Optimizing module prim_dom_and_2share(DW=320).
<suppressed ~3 debug messages>
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
<suppressed ~4 debug messages>
Optimizing module keccak_2share(EnMasking=1'b1).
Optimizing module keccak_round(EnMasking=1'b1).
<suppressed ~5 debug messages>
Optimizing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
<suppressed ~3 debug messages>
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b0100).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01101).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01101).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1011011010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1101110011).
Optimizing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b01100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=5,ResetValue=5'b01100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01000).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01000).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Optimizing module prim_slicer(InW=552,OutW=64,IndexW=5).
Optimizing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Optimizing module prim_packer_fifo(OutW=64).
<suppressed ~4 debug messages>
Optimizing module prim_packer(InW=64,OutW=64,HintByteData=1).
<suppressed ~7 debug messages>
Optimizing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
<suppressed ~3 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop(Width=5,ResetValue=5'b0).
Optimizing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
<suppressed ~3 debug messages>
Optimizing module prim_edn_req(OutWidth=64).
Optimizing module prim_buf(Width=32'b010000010).
Optimizing module prim_buf(Width=32'b01000000).
Optimizing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
<suppressed ~6 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf(Width=5).
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
<suppressed ~3 debug messages>
Optimizing module prim_buf.
Optimizing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_alert_sender(IsFatal=1).
<suppressed ~7 debug messages>
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module kmac_staterd(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_reg_top.
<suppressed ~4 debug messages>
Optimizing module kmac_msgfifo(MsgDepth=10).
<suppressed ~2 debug messages>
Optimizing module kmac_errchk.
<suppressed ~11 debug messages>
Optimizing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
<suppressed ~21 debug messages>
Optimizing module kmac_core(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_app(EnMasking=1'b1).
<suppressed ~16 debug messages>
Optimizing module kmac.
<suppressed ~10 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module prim_slicer(InW=368,OutW=64,IndexW=5).
Deleting now unused module sha3pad(EnMasking=1).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Deleting now unused module prim_dom_and_2share(DW=320).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Deleting now unused module keccak_2share(EnMasking=1'b1).
Deleting now unused module keccak_round(EnMasking=1'b1).
Deleting now unused module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_sync_reqack.
Deleting now unused module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module prim_subreg_ext(DW=32'b0100).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Deleting now unused module prim_slicer(InW=552,OutW=64,IndexW=5).
Deleting now unused module prim_slicer(InW=1600,OutW=32,IndexW=6).
Deleting now unused module prim_packer_fifo(OutW=64).
Deleting now unused module prim_packer(InW=64,OutW=64,HintByteData=1).
Deleting now unused module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Deleting now unused module prim_edn_req(OutWidth=64).
Deleting now unused module prim_buf(Width=32'b010000010).
Deleting now unused module prim_buf(Width=32'b01000000).
Deleting now unused module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf(Width=5).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Deleting now unused module prim_buf.
Deleting now unused module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Deleting now unused module prim_alert_sender(IsFatal=1).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module kmac_staterd(EnMasking=1'b1).
Deleting now unused module kmac_reg_top.
Deleting now unused module kmac_msgfifo(MsgDepth=10).
Deleting now unused module kmac_errchk.
Deleting now unused module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Deleting now unused module kmac_core(EnMasking=1'b1).
Deleting now unused module kmac_app(EnMasking=1'b1).
<suppressed ~218 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~169 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 512 unused cells and 80397 unused wires.
<suppressed ~6607 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module kmac...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~154 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 } -> { 1'1 \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 }
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i11$prim_sync_reqack.sv:94$46936: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i8$prim_sync_reqack.sv:85$46934: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i21$prim_sync_reqack.sv:124$46945: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i19$prim_sync_reqack.sv:115$46944: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
Removed 4 multiplexer ports.
<suppressed ~290 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_540$kmac_entropy.sv:602$32022: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88463 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 $flatten\gen_entropy.u_entropy.$verific$n4232$31614 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: { $flatten\gen_entropy.u_entropy.$verific$n4229$31611 $flatten\gen_entropy.u_entropy.$verific$n4230$31612 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: { $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4927$27731 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2525$kmac_app.sv:571$28022: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2405$kmac_app.sv:507$27994: { $flatten\u_app_intf.$verific$n4919$27723 $flatten\u_app_intf.$verific$n4920$27724 $flatten\u_app_intf.$verific$n4923$27727 $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2406$kmac_app.sv:507$27995: { $flatten\u_app_intf.$verific$n4921$27725 $flatten\u_app_intf.$verific$n4922$27726 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2526$kmac_app.sv:571$28023: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2528$kmac_app.sv:571$28024: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: { $auto$opt_reduce.cc:134:opt_pmux$88467 $auto$opt_reduce.cc:134:opt_pmux$88465 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] $flatten\u_app_intf.$verific$n19504$27814 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$Select_30$kmac_errchk.sv:194$32140: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88469 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: { \u_errchk.err_swsequence $flatten\u_errchk.$verific$n122$32094 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_76$kmac_errchk.sv:239$32170: { $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n30$32070 }
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[1].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_23$kmac_reg_top.sv:132$34170: { $flatten\u_reg.$verific$n1007$32676 $flatten\u_reg.$verific$n1008$32677 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7434$33001 $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7446$33013 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7455$33022 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7461$33028 $flatten\u_reg.$verific$n7464$33031 $flatten\u_reg.$verific$n7566$33133 $flatten\u_reg.$verific$n7569$33136 $flatten\u_reg.$verific$n7572$33139 $flatten\u_reg.$verific$n7575$33142 $flatten\u_reg.$verific$n7578$33145 $flatten\u_reg.$verific$n7581$33148 $flatten\u_reg.$verific$n7584$33151 $flatten\u_reg.$verific$n7587$33154 $flatten\u_reg.$verific$n7590$33157 $flatten\u_reg.$verific$n7593$33160 $flatten\u_reg.$verific$n7596$33163 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_118$sha3.sv:365$47098: { $flatten\u_sha3.$verific$n3312$46981 $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88471 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_37$sha3_pkg.sv:178$47041: { $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $flatten\u_sha3.$verific$n3235$46976 $flatten\u_sha3.$verific$n3236$46977 $flatten\u_sha3.$verific$n3317$46984 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_64$sha3.sv:284$47072: { $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88473 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_73$sha3.sv:297$47083: $flatten\u_sha3.$verific$n6538$46986
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_keccak.$verific$Select_35$keccak_round.sv:309$52973: { \u_sha3.u_pad.keccak_ready_i $flatten\u_sha3.\u_keccak.$verific$n91$52692 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$Select_131$sha3pad.sv:561$83664: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1611$83034 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_116$sha3pad.sv:548$83656: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1465$83024 $flatten\u_sha3.\u_pad.$verific$n1466$83025 $flatten\u_sha3.\u_pad.$verific$n1467$83026 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753: { $flatten\u_sha3.\u_pad.$verific$n2948$83101 $flatten\u_sha3.\u_pad.$verific$n2949$83102 $flatten\u_sha3.\u_pad.$verific$n2950$83103 $flatten\u_sha3.\u_pad.$verific$n2951$83104 $flatten\u_sha3.\u_pad.$verific$n2952$83105 $flatten\u_sha3.\u_pad.$verific$n2953$83106 $flatten\u_sha3.\u_pad.$verific$n2954$83107 $flatten\u_sha3.\u_pad.$verific$n2955$83108 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$select_5$prim_slicer.sv:26$83761: $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756 [5:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[1].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_550$kmac_entropy.sv:602$32032: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $verific$select_3330$kmac.sv:600$168: { \u_app_intf.error_o.valid $verific$n6176$26 $verific$n6179$29 $verific$n6182$32 }
  Optimizing cells in module \kmac.
Performed a total of 37 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$msgfifo_empty_q_reg$kmac.sv:545$281 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$idle_o_reg$kmac.sv:506$264 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_req_q_reg$prim_sync_reqack.sv:139$46954 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$46953 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_progress_q_reg$kmac_entropy.sv:259$31709 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$46958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$46959 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rvalid_reg$kmac_staterd.sv:93$40867 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$st_reg$sha3pad.sv:241$83170 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$absorbed_o_reg$sha3pad.sv:257$83175 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44248 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44251 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:57$87702 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$qe_reg$prim_subreg.sv:67$46415 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_hash_cnt.$verific$q_reg$prim_subreg.sv:72$46324 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44355 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46779 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44359 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44356 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44357 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$45964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_data_reg$prim_packer.sv:148$45963 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$flush_st_reg$prim_packer.sv:164$45967 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44249 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.$verific$flush_st_reg$kmac_msgfifo.sv:170$32660 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44252 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44250 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$fsm_digest_done_q_reg$kmac_app.sv:337$27936 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 179 unused cells and 439 unused wires.
<suppressed ~279 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~5 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~270 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($adff) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~92 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~270 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: $flatten\gen_entropy.u_entropy.$verific$n4225$31607
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88478 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: $flatten\gen_entropy.u_entropy.$verific$n4229$31611
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: $flatten\u_app_intf.$verific$n4924$27728
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: $auto$opt_reduce.cc:134:opt_pmux$88467
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_172$kmac_errchk.sv:351$32216: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88480 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: \u_errchk.err_swsequence
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
  Optimizing cells in module \kmac.
Performed a total of 9 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($adff) from module kmac.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 52 unused cells and 177 unused wires.
<suppressed ~115 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking kmac.u_app_intf.app_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register kmac.u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o.
Not marking kmac.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o' from module `\kmac'.
  found $adff cell for state register: $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272
  root of input selection tree: \u_errchk.st_d
  found reset state: 6'001101 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$88480
  found ctrl input: $flatten\u_errchk.$verific$n28$32068
  found ctrl input: $flatten\u_errchk.$verific$n27$32067
  found ctrl input: $flatten\u_errchk.$verific$n26$32066
  found ctrl input: $flatten\u_errchk.$verific$n25$32065
  found state code: 6'000000
  found ctrl input: $flatten\u_errchk.$verific$n17$32060
  found ctrl input: $flatten\u_errchk.$verific$n18$32061
  found state code: 6'111100
  found ctrl input: \u_sha3.absorbed_o
  found state code: 6'100010
  found ctrl input: $flatten\u_errchk.$verific$n10$32056
  found state code: 6'010110
  found ctrl input: $flatten\u_errchk.$verific$n226$32103
  found state code: 6'110001
  found ctrl output: $flatten\u_errchk.$verific$n29$32069
  found ctrl output: $flatten\u_errchk.$verific$n28$32068
  found ctrl output: $flatten\u_errchk.$verific$n27$32067
  found ctrl output: $flatten\u_errchk.$verific$n26$32066
  found ctrl output: $flatten\u_errchk.$verific$n25$32065
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$88480 $flatten\u_errchk.$verific$n10$32056 $flatten\u_errchk.$verific$n17$32060 $flatten\u_errchk.$verific$n18$32061 $flatten\u_errchk.$verific$n226$32103 \u_sha3.absorbed_o }
  ctrl outputs: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n29$32069 \u_errchk.st_d }
  transition:   6'000000 6'------ ->   6'000000 11'00000000000
  transition:   6'111100 6'------ ->   6'111100 11'00001111100
  transition:   6'100010 6'--00-- ->   6'100010 11'00010100010
  transition:   6'100010 6'--01-- ->   6'001101 11'00010001101
  transition:   6'100010 6'--1--- ->   6'111100 11'00010111100
  transition:   6'010110 6'-----0 ->   6'010110 11'00100010110
  transition:   6'010110 6'-----1 ->   6'100010 11'00100100010
  transition:   6'110001 6'-0---- ->   6'110001 11'01000110001
  transition:   6'110001 6'-1---- ->   6'010110 11'01000010110
  transition:   6'001101 6'----0- ->   6'001101 11'10000001101
  transition:   6'001101 6'----1- ->   6'110001 11'10000110001

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481' from module `\kmac'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$88480.

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 13 unused cells and 17 unused wires.
<suppressed ~18 debug messages>

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481' from module `\kmac'.

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481' from module `\kmac' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  000000 -> 001
  111100 -> 010
  100010 -> 011
  010110 -> 100
  110001 -> 101
  001101 -> 000

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481' from module `kmac':
-------------------------------------

  Information on FSM $fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481 (\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o):

  Number of input signals:    5
  Number of output signals:  11
  Number of state bits:       3

  Input signals:
    0: \u_sha3.absorbed_o
    1: $flatten\u_errchk.$verific$n226$32103
    2: $flatten\u_errchk.$verific$n18$32061
    3: $flatten\u_errchk.$verific$n17$32060
    4: $flatten\u_errchk.$verific$n10$32056

  Output signals:
    0: \u_errchk.st_d [0]
    1: \u_errchk.st_d [1]
    2: \u_errchk.st_d [2]
    3: \u_errchk.st_d [3]
    4: \u_errchk.st_d [4]
    5: \u_errchk.st_d [5]
    6: $flatten\u_errchk.$verific$n29$32069
    7: $flatten\u_errchk.$verific$n28$32068
    8: $flatten\u_errchk.$verific$n27$32067
    9: $flatten\u_errchk.$verific$n26$32066
   10: $flatten\u_errchk.$verific$n25$32065

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'101
    5:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'-----   ->     0 11'00000000000
      1:     1 5'-----   ->     1 11'00001111100
      2:     2 5'-1---   ->     1 11'00010111100
      3:     2 5'-00--   ->     2 11'00010100010
      4:     2 5'-01--   ->     5 11'00010001101
      5:     3 5'----1   ->     2 11'00100100010
      6:     3 5'----0   ->     3 11'00100010110
      7:     4 5'1----   ->     3 11'01000010110
      8:     4 5'0----   ->     4 11'01000110001
      9:     5 5'---1-   ->     4 11'10000110001
     10:     5 5'---0-   ->     5 11'10000001101

-------------------------------------

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88481' from module `\kmac'.

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~26 debug messages>

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [511:480]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [479:448]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [447:416]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [415:384]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [383:352]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [351:320]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [319:288]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [287:256]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [255:224]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [223:192]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [191:160]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [159:128]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [127:96]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [95:64]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [63:32]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [31:0]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [511:480]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [479:448]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [447:416]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [415:384]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [383:352]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [351:320]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [319:288]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [287:256]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [255:224]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [223:192]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [191:160]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [159:128]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [127:96]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [95:64]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [63:32]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [31:0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$n50$84490, Q = \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$n83$84405, Q = \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter_msgfifo.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n50$84576, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n83$84582, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($dff) from module kmac (D = { \tl_i.a_mask 1'0 }, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n50$84490, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n83$84496, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (D = { \u_staterd.u_tlul_adapter.rdata_tlword 1'0 }, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n50$84399, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n83$84405, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_staterd.u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n50$84576, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n83$84582, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($adff) from module kmac (D = \u_staterd.tlram_rdata_endian, Q = \u_staterd.tlram_rdata).
Adding EN signal on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($adff) from module kmac (D = \kmac_st_d, Q = \u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($adff) from module kmac (D = \u_sha3.st_d, Q = \u_sha3.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n44$83114, Q = \u_sha3.u_pad.sent_message).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n89$83015, Q = \u_sha3.u_pad.process_latched).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2257$83138, Q = \u_sha3.u_pad.msg_strb).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2144$83137, Q = { \u_sha3.u_pad.msg_buf[0] \u_sha3.u_pad.msg_buf[1] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($adff) from module kmac (D = \u_sha3.u_keccak.keccak_st_d, Q = \u_sha3.u_keccak.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($adff) from module kmac (D = $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n112$82826, Q = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.down_cnt).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1663:1600] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [63:0] }, Q = { \u_sha3.u_keccak.storage[0] [63:0] \u_sha3.u_keccak.storage[1] [63:0] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1727:1664] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [127:64] }, Q = { \u_sha3.u_keccak.storage[0] [127:64] \u_sha3.u_keccak.storage[1] [127:64] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1791:1728] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [191:128] }, Q = { \u_sha3.u_keccak.storage[0] [191:128] \u_sha3.u_keccak.storage[1] [191:128] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1855:1792] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [255:192] }, Q = { \u_sha3.u_keccak.storage[0] [255:192] \u_sha3.u_keccak.storage[1] [255:192] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1919:1856] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [319:256] }, Q = { \u_sha3.u_keccak.storage[0] [319:256] \u_sha3.u_keccak.storage[1] [319:256] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1983:1920] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [383:320] }, Q = { \u_sha3.u_keccak.storage[0] [383:320] \u_sha3.u_keccak.storage[1] [383:320] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2047:1984] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [447:384] }, Q = { \u_sha3.u_keccak.storage[0] [447:384] \u_sha3.u_keccak.storage[1] [447:384] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2111:2048] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [511:448] }, Q = { \u_sha3.u_keccak.storage[0] [511:448] \u_sha3.u_keccak.storage[1] [511:448] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2175:2112] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [575:512] }, Q = { \u_sha3.u_keccak.storage[0] [575:512] \u_sha3.u_keccak.storage[1] [575:512] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2239:2176] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [639:576] }, Q = { \u_sha3.u_keccak.storage[0] [639:576] \u_sha3.u_keccak.storage[1] [639:576] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2303:2240] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [703:640] }, Q = { \u_sha3.u_keccak.storage[0] [703:640] \u_sha3.u_keccak.storage[1] [703:640] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2367:2304] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [767:704] }, Q = { \u_sha3.u_keccak.storage[0] [767:704] \u_sha3.u_keccak.storage[1] [767:704] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2431:2368] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [831:768] }, Q = { \u_sha3.u_keccak.storage[0] [831:768] \u_sha3.u_keccak.storage[1] [831:768] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2495:2432] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [895:832] }, Q = { \u_sha3.u_keccak.storage[0] [895:832] \u_sha3.u_keccak.storage[1] [895:832] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2559:2496] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [959:896] }, Q = { \u_sha3.u_keccak.storage[0] [959:896] \u_sha3.u_keccak.storage[1] [959:896] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2623:2560] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1023:960] }, Q = { \u_sha3.u_keccak.storage[0] [1023:960] \u_sha3.u_keccak.storage[1] [1023:960] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2687:2624] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1087:1024] }, Q = { \u_sha3.u_keccak.storage[0] [1087:1024] \u_sha3.u_keccak.storage[1] [1087:1024] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2751:2688] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1151:1088] }, Q = { \u_sha3.u_keccak.storage[0] [1151:1088] \u_sha3.u_keccak.storage[1] [1151:1088] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2815:2752] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1215:1152] }, Q = { \u_sha3.u_keccak.storage[0] [1215:1152] \u_sha3.u_keccak.storage[1] [1215:1152] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2879:2816] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1279:1216] }, Q = { \u_sha3.u_keccak.storage[0] [1279:1216] \u_sha3.u_keccak.storage[1] [1279:1216] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2943:2880] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1343:1280] }, Q = { \u_sha3.u_keccak.storage[0] [1343:1280] \u_sha3.u_keccak.storage[1] [1343:1280] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3007:2944] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1407:1344] }, Q = { \u_sha3.u_keccak.storage[0] [1407:1344] \u_sha3.u_keccak.storage[1] [1407:1344] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3071:3008] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1471:1408] }, Q = { \u_sha3.u_keccak.storage[0] [1471:1408] \u_sha3.u_keccak.storage[1] [1471:1408] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3135:3072] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1535:1472] }, Q = { \u_sha3.u_keccak.storage[0] [1535:1472] \u_sha3.u_keccak.storage[1] [1535:1472] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3199:3136] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1599:1536] }, Q = { \u_sha3.u_keccak.storage[0] [1599:1536] \u_sha3.u_keccak.storage[1] [1599:1536] }).
Adding EN signal on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($adff) from module kmac (D = $flatten\u_sha3.$verific$n27$46975, Q = \u_sha3.processing).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($dff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n28$87650, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.$verific$n267$85935, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($adff) from module kmac (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($adff) from module kmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($adff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$83799, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$83779, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$83781, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($adff) from module kmac (D = \hw2reg[err_code][d], Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($adff) from module kmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n105$45144, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n165$45150, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($adff) from module kmac (D = \u_kmac_core.st_d, Q = \u_kmac_core.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($adff) from module kmac (D = $flatten\u_kmac_core.$verific$n638$28126, Q = \u_kmac_core.process_latched).
Adding EN signal on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($adff) from module kmac (D = \u_errchk.sw_cmd_i, Q = \u_errchk.sw_cmd_o).
Adding EN signal on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($adff) from module kmac (D = \u_app_intf.st_d, Q = \u_app_intf.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19408$27880, Q = \u_app_intf.sha3_mode_o).
Adding EN signal on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19407$27807, Q = \u_app_intf.kmac_en_o).
Adding EN signal on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19411$27881, Q = \u_app_intf.keccak_strength_o).
Adding EN signal on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n4693$27821, Q = \u_app_intf.app_id).
Adding EN signal on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($adff) from module kmac (D = \gen_entropy.u_entropy.st_d, Q = \gen_entropy.u_entropy.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n129$31630, Q = \gen_entropy.u_entropy.timer_value).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n189$31567, Q = \gen_entropy.u_entropy.timer_expired).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($adff) from module kmac (D = 1'0, Q = \gen_entropy.u_entropy.threshold_hit_q).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n2425$31656, Q = \gen_entropy.u_entropy.storage_idx).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n4043$31588, Q = \gen_entropy.u_entropy.rand_valid_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n273$31637, Q = \gen_entropy.u_entropy.prescaler_cnt).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n368$31641, Q = \gen_entropy.u_entropy.hash_cnt_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [319:256]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [255:192]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [191:128]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [127:64]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [63:0]).
Adding EN signal on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($adff) from module kmac (D = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_d, Q = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($adff) from module kmac (D = 1'0, Q = \gen_alert_tx[1].u_prim_alert_sender.alert_set_q).
Adding EN signal on $auto$ff.cc:262:slice$88476 ($adff) from module kmac (D = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.unused_cnt [0], Q = \u_sha3.u_keccak.u_round_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88475 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[1] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[1].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88474 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[0] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89038 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89035 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89032 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89029 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89047 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89041 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89023 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89012 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89006 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88997 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$88997 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($adff) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$88973 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$88962 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$88962 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88951 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_sha3.\u_pad.$verific$absorbed_o_reg$sha3pad.sv:257$83175 ($adff) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$88752 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88735 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88734 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$88733 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88732 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88731 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88730 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88729 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88728 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88727 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88726 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88725 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$88724 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88723 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$88722 ($adffe) from module kmac.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 91 unused cells and 144 unused wires.
<suppressed ~101 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~88 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\gen_entropy.u_entropy.$verific$reduce_or_10$kmac_entropy.sv:219$31681: \gen_entropy.u_entropy.timer_value [14:0]
  Optimizing cells in module \kmac.
Performed a total of 3 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 10 unused cells and 66 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~223 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell kmac.$verific$equal_21$kmac.sv:389$154 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$verific$equal_22$kmac.sv:393$155 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$verific$equal_23$kmac.sv:397$156 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$verific$equal_33$kmac.sv:419$164 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$verific$equal_35$kmac.sv:420$166 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88883 ($ne).
Removed top 2 bits (of 6) from port B of cell kmac.$verific$equal_3283$kmac.sv:664$358 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$verific$equal_3286$kmac.sv:696$361 ($eq).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 3 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 3 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_9$prim_count.sv:93$44447 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_11$prim_count.sv:93$44449 ($mux).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 3 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 3 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_20$prim_count.sv:93$44468 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_22$prim_count.sv:93$44470 ($mux).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 23 bits (of 32) from port Y of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.$verific$equal_3243$kmac_core.sv:417$31554 ($eq).
Removed top 2 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.$verific$mux_3242$kmac_core.sv:414$31553 ($mux).
Removed top 2 bits (of 16) from mux cell kmac.$flatten\u_kmac_core.$verific$mux_57$sha3_pkg.sv:219$30277 ($mux).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_16$kmac_core.sv:191$30240 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_15$kmac_core.sv:181$30239 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88911 ($ne).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_26$keccak_round.sv:263$52962 ($eq).
Removed top 3 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_27$keccak_round.sv:271$52963 ($eq).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_28$keccak_round.sv:284$52964 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_29$keccak_round.sv:300$52965 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_129$keccak_round.sv:347$52994 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_197$keccak_round.sv:347$52998 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_265$keccak_round.sv:347$53002 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_333$keccak_round.sv:347$53006 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_401$keccak_round.sv:347$53010 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_469$keccak_round.sv:347$53014 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_537$keccak_round.sv:347$53018 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_605$keccak_round.sv:347$53022 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_673$keccak_round.sv:347$53026 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_741$keccak_round.sv:347$53030 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_809$keccak_round.sv:347$53034 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_877$keccak_round.sv:347$53038 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_945$keccak_round.sv:347$53042 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1013$keccak_round.sv:347$53046 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1081$keccak_round.sv:347$53050 ($eq).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_keccak.$verific$inv_3586$keccak_round.sv:260$61150 ($not).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 48 bits (of 64) from mux cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$verific$mux_7903$keccak_2share.sv:433$69802 ($mux).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 5 bits (of 6) from port Y of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88820 ($ne).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
Removed top 8 bits (of 128) from mux cell kmac.$flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753 ($pmux).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_111$sha3pad.sv:541$83649 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_112$sha3pad.sv:542$83650 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_113$sha3pad.sv:543$83651 ($eq).
Removed top 1 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_663$sha3pad.sv:656$83748 ($eq).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_pad.$verific$inv_683$sha3pad.sv:437$83741 ($not).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_658$sha3pad.sv:636$83743 ($eq).
Removed top 5 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_659$sha3pad.sv:640$83744 ($eq).
Removed top 4 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_660$sha3pad.sv:644$83745 ($eq).
Removed top 3 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_661$sha3pad.sv:648$83746 ($eq).
Removed top 2 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_662$sha3pad.sv:652$83747 ($eq).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 26 bits (of 32) from port Y of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_35$sha3_pkg.sv:176$47039 ($eq).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_33$sha3_pkg.sv:174$47037 ($eq).
Removed cell kmac.$flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($adff).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88855 ($ne).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$not_equal_20$tlul_adapter_sram.sv:142$84736 ($ne).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$not_equal_20$tlul_adapter_sram.sv:142$84736 ($ne).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$equal_9$tlul_adapter_sram.sv:115$84726 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$equal_9$tlul_adapter_sram.sv:115$84726 ($eq).
Removed top 1 bits (of 2) from mux cell kmac.$flatten\u_app_intf.\u_appid_arb.$verific$mux_20$prim_arbiter_fixed.sv:106$44392 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2627$kmac_app.sv:709$28084 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2624$kmac_app.sv:709$28081 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2621$kmac_app.sv:709$28078 ($mux).
Removed top 265 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2582$kmac_app.sv:674$28056 ($mux).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2581$kmac_app.sv:668$28055 ($eq).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2569$kmac_app.sv:649$28047 ($mux).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$not_equal_2531$kmac_app.sv:578$28027 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2523$kmac_app.sv:558$28018 ($eq).
Removed cell kmac.$flatten\u_app_intf.$verific$i2410$kmac_app.sv:507$27998 ($mux).
Removed cell kmac.$flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997 ($mux).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2399$kmac_app.sv:459$27986 ($eq).
Removed top 2 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2398$kmac_app.sv:447$27985 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2395$kmac_app.sv:417$27982 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2394$kmac_app.sv:400$27981 ($eq).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2354$kmac_app.sv:391$27960 ($eq).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_app_intf.$verific$equal_779$kmac_app.sv:266$27899 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
Removed top 5 bits (of 6) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_152$prim_packer.sv:66$45862 ($mux).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_157$prim_packer.sv:68$45866 ($mux).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_301$prim_packer.sv:99$45942 ($shr).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_302$prim_packer.sv:99$45943 ($shl).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_305$prim_packer.sv:100$45946 ($shr).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_306$prim_packer.sv:100$45947 ($shl).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_311$prim_packer.sv:104$45951 ($or).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_313$prim_packer.sv:105$45953 ($or).
Removed top 1 bits (of 8) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le).
Removed top 63 bits (of 64) from port A of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 14 bits (of 64) from port Y of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$84057 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$84067 ($ne).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88890 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88813 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88904 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88897 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_16$kmac_errchk.sv:179$32127 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_9$kmac_errchk.sv:166$32123 ($eq).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_4$kmac_errchk.sv:159$32120 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_22$prim_packer_fifo.sv:96$46022 ($mux).
Removed top 1 bits (of 2) from port B of cell kmac.$auto$fsm_map.cc:77:implement_pattern_cache$88584 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88862 ($ne).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_534$kmac_entropy.sv:575$32014 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_533$kmac_entropy.sv:566$32013 ($eq).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_530$kmac_entropy.sv:501$32010 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88848 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88841 ($ne).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_293$kmac_entropy.sv:331$31937 ($eq).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_227$kmac_entropy.sv:331$31935 ($eq).
Removed top 2 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_161$kmac_entropy.sv:331$31933 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88834 ($ne).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_42$kmac_entropy.sv:246$31705 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_41$kmac_entropy.sv:246$31704 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_40$kmac_entropy.sv:246$31703 ($mux).
Removed top 1 bits (of 10) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 1 bits (of 10) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 1 bits (of 14) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_596$kmac_entropy.sv:602$32048 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_16$kmac_entropy.sv:221$31687 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_15$kmac_entropy.sv:221$31686 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_14$kmac_entropy.sv:221$31685 ($mux).
Removed top 1 bits (of 16) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 15 bits (of 16) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 16) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$88493 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$88491 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$88492 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89017 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88918 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88925 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88932 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88827 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88806 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88876 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88869 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88939 ($ne).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$83809 ($eq).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 28 bits (of 32) from port Y of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_41$tlul_socket_1n.sv:126$86334 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_85$tlul_socket_1n.sv:157$86370 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$88453 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88799 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88792 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88785 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88778 ($ne).
Removed top 1 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$88771 ($ne).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_158$kmac_reg_top.sv:2133$39996 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_156$kmac_reg_top.sv:2132$39995 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_154$kmac_reg_top.sv:2131$39994 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_152$kmac_reg_top.sv:2130$39993 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_150$kmac_reg_top.sv:2129$39992 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_148$kmac_reg_top.sv:2128$39991 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_146$kmac_reg_top.sv:2127$39990 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_144$kmac_reg_top.sv:2126$39989 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_142$kmac_reg_top.sv:2125$39988 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_140$kmac_reg_top.sv:2124$39987 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_138$kmac_reg_top.sv:2123$39986 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_136$kmac_reg_top.sv:2122$39985 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_134$kmac_reg_top.sv:2121$39984 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_132$kmac_reg_top.sv:2120$39983 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_130$kmac_reg_top.sv:2119$39982 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_128$kmac_reg_top.sv:2118$39981 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_126$kmac_reg_top.sv:2117$39980 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_124$kmac_reg_top.sv:2116$39979 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_122$kmac_reg_top.sv:2115$39978 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_120$kmac_reg_top.sv:2114$39977 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_118$kmac_reg_top.sv:2113$39976 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_116$kmac_reg_top.sv:2112$39975 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_114$kmac_reg_top.sv:2111$39974 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_112$kmac_reg_top.sv:2110$39973 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_110$kmac_reg_top.sv:2109$39972 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_108$kmac_reg_top.sv:2108$39971 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_106$kmac_reg_top.sv:2107$39970 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_104$kmac_reg_top.sv:2106$39969 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_102$kmac_reg_top.sv:2105$39968 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_100$kmac_reg_top.sv:2104$39967 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_98$kmac_reg_top.sv:2103$39966 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_96$kmac_reg_top.sv:2102$39965 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_94$kmac_reg_top.sv:2101$39964 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_92$kmac_reg_top.sv:2100$39963 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_90$kmac_reg_top.sv:2099$39962 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_88$kmac_reg_top.sv:2098$39961 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_86$kmac_reg_top.sv:2097$39960 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_84$kmac_reg_top.sv:2096$39959 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_82$kmac_reg_top.sv:2095$39958 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_80$kmac_reg_top.sv:2094$39957 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_78$kmac_reg_top.sv:2093$39956 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_76$kmac_reg_top.sv:2092$39955 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_74$kmac_reg_top.sv:2091$39954 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_72$kmac_reg_top.sv:2090$39953 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_70$kmac_reg_top.sv:2089$39952 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_68$kmac_reg_top.sv:2088$39951 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_66$kmac_reg_top.sv:2087$39950 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_64$kmac_reg_top.sv:2086$39949 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_62$kmac_reg_top.sv:2085$39948 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_60$kmac_reg_top.sv:2084$39947 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_58$kmac_reg_top.sv:2083$39946 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_56$kmac_reg_top.sv:2082$39945 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_54$kmac_reg_top.sv:2081$39944 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_52$kmac_reg_top.sv:2080$39943 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_50$kmac_reg_top.sv:2079$39942 ($eq).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_48$kmac_reg_top.sv:2078$39941 ($eq).
Removed top 1 bits (of 12) from port B of cell kmac.$flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le).
Removed top 1 bits (of 12) from port A of cell kmac.$flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le).
Removed top 1 bits (of 2) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_9$prim_count.sv:93$44447 ($mux).
Removed top 1 bits (of 2) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_20$prim_count.sv:93$44468 ($mux).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_21$prim_packer_fifo.sv:96$46021 ($mux).
Removed top 1 bits (of 2) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 1 bits (of 2) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 1 bits (of 3) from port Y of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 6) from wire kmac.$auto$fsm_map.cc:238:map_fsm$88497.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$n353$45998.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n112$31629.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n129$31630.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n229$31633.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n251$31635.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n262$31636.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n273$31637.
Removed top 6 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4099$31658.
Removed top 8 bits (of 9) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4161$31662.
Removed top 6 bits (of 8) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4175$31663.
Removed top 265 bits (of 352) from wire kmac.$flatten\u_app_intf.$verific$n17533$27864.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_app_intf.$verific$n19368$27872.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19395$27877.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19403$27879.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19411$27881.
Removed top 9 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4805$27825.
Removed top 2 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n4826$27826.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4856$27829.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4880$27832.
Removed top 8 bits (of 9) from wire kmac.$flatten\u_app_intf.$verific$n4893$27833.
Removed top 7 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5171$27837.
Removed top 6 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5189$27839.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5207$27841.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5225$27843.
Removed top 3 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5243$27845.
Removed top 2 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5261$27847.
Removed top 1 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n5279$27849.
Removed top 1 bits (of 5) from wire kmac.$flatten\u_kmac_core.$verific$n23$30210.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_kmac_core.$verific$n32$30211.
Removed top 23 bits (of 32) from wire kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043.
Removed top 4 bits (of 5) from wire kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$n15$44431.
Removed top 4 bits (of 5) from wire kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$n21$44432.
Removed top 4 bits (of 5) from wire kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$n64$44436.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_msgfifo.$verific$n413$32224.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_msgfifo.$verific$n418$32225.
Removed top 1 bits (of 9) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1106$45618.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4591$33176.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4627$33178.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4635$33179.
Removed top 3 bits (of 5) from wire kmac.$flatten\u_sha3.$verific$n3282$47001.
Removed top 5 bits (of 6) from wire kmac.$flatten\u_sha3.$verific$n3298$47003.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_keccak.$verific$n53$52727.
Removed top 48 bits (of 64) from wire kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$verific$n63904$65458.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_sha3.\u_pad.$verific$n139$83120.
Removed top 26 bits (of 32) from wire kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756.
Removed top 14 bits (of 64) from wire kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035.
Removed top 1 bits (of 6) from wire kmac.$verific$n6244$96.
Removed top 4 bits (of 6) from wire kmac.$verific$n6289$102.
Removed top 1 bits (of 3) from wire kmac.app_keccak_strength.
Removed top 5 bits (of 8) from wire kmac.entropy_err[code].
Removed top 9 bits (of 24) from wire kmac.entropy_err[info].
Removed top 4 bits (of 8) from wire kmac.errchecker_err[code].
Removed top 5 bits (of 24) from wire kmac.errchecker_err[info].
Removed top 1 bits (of 3) from wire kmac.key_len.
Removed top 63 bits (of 1600) from wire kmac.sha3_rand_data.
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[1][d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 66 unused cells and 162 unused wires.
<suppressed ~67 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module kmac:
  creating $macc model for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
  creating $macc model for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163 into $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 into $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162.
  creating $alu model for $macc $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946.
  creating $alu model for $macc $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020.
  creating $macc cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164: $auto$alumacc.cc:365:replace_macc$89917
  creating $macc cell for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858: $auto$alumacc.cc:365:replace_macc$89918
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt): new $alu
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le): merged with $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166 ($le): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157 ($eq): merged with $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152.
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152, $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157: $auto$alumacc.cc:485:replace_alu$89929
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864: $auto$alumacc.cc:485:replace_alu$89936
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843: $auto$alumacc.cc:485:replace_alu$89941
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166: $auto$alumacc.cc:485:replace_alu$89946
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164: $auto$alumacc.cc:485:replace_alu$89959
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163: $auto$alumacc.cc:485:replace_alu$89972
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864: $auto$alumacc.cc:485:replace_alu$89981
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860, $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974: $auto$alumacc.cc:485:replace_alu$89994
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444: $auto$alumacc.cc:485:replace_alu$90009
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465: $auto$alumacc.cc:485:replace_alu$90014
  creating $alu cell for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020: $auto$alumacc.cc:485:replace_alu$90019
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946: $auto$alumacc.cc:485:replace_alu$90022
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715: $auto$alumacc.cc:485:replace_alu$90025
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683: $auto$alumacc.cc:485:replace_alu$90028
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701: $auto$alumacc.cc:485:replace_alu$90031
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467: $auto$alumacc.cc:485:replace_alu$90034
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446: $auto$alumacc.cc:485:replace_alu$90037
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180: $auto$alumacc.cc:485:replace_alu$90040
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188: $auto$alumacc.cc:485:replace_alu$90043
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145: $auto$alumacc.cc:485:replace_alu$90046
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162: $auto$alumacc.cc:485:replace_alu$90049
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872: $auto$alumacc.cc:485:replace_alu$90052
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845: $auto$alumacc.cc:485:replace_alu$90055
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311: $auto$alumacc.cc:485:replace_alu$90058
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309: $auto$alumacc.cc:485:replace_alu$90061
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865: $auto$alumacc.cc:485:replace_alu$90064
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861: $auto$alumacc.cc:485:replace_alu$90067
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866: $auto$alumacc.cc:485:replace_alu$90070
  created 28 $alu and 2 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~45 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~212 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\u_reg.$verific$reduce_nor_22$kmac_reg_top.sv:132$34168: { $flatten\u_reg.$verific$n1006$32675 $auto$rtlil.cc:2369:Not$89956 $auto$rtlil.cc:2372:ReduceAnd$89952 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89663: $auto$wreduce.cc:455:run$89127 [17:12]
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89631: $auto$wreduce.cc:455:run$89127 [5:0]
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89667: $auto$wreduce.cc:455:run$89127 [11:0]
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89739: { $auto$rtlil.cc:2400:Or$89656 $auto$wreduce.cc:455:run$89127 [24:23] $auto$wreduce.cc:455:run$89127 [20:0] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89731: $auto$wreduce.cc:455:run$89127 [43:38]
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89699: $auto$wreduce.cc:455:run$89127 [30:25]
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89735: { $auto$rtlil.cc:2400:Or$89692 $auto$wreduce.cc:455:run$89127 [37:36] $auto$wreduce.cc:455:run$89127 [33:25] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89209: { $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $flatten\gen_entropy.u_entropy.$verific$n4229$31611 $flatten\gen_entropy.u_entropy.$verific$n4230$31612 $auto$rtlil.cc:2400:Or$89196 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$89151: { $auto$fsm_map.cc:194:map_fsm$88490 [1:0] $auto$fsm_map.cc:118:implement_pattern_cache$88509 $auto$fsm_map.cc:118:implement_pattern_cache$88500 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$88625: { $auto$fsm_map.cc:194:map_fsm$88490 [1] $auto$fsm_map.cc:118:implement_pattern_cache$88523 $auto$fsm_map.cc:118:implement_pattern_cache$88527 $auto$fsm_map.cc:118:implement_pattern_cache$88509 $auto$fsm_map.cc:118:implement_pattern_cache$88500 }
    New ctrl vector for $bmux cell $flatten\u_kmac_core.$verific$mux_3245$kmac_core.sv:350$31556: \key_len
    New ctrl vector for $bmux cell $flatten\u_kmac_core.$verific$mux_3247$kmac_core.sv:350$30282: \key_len
    New ctrl vector for $bmux cell $flatten\u_kmac_core.$verific$mux_3249$kmac_core.sv:311$30284: \key_len
  Optimizing cells in module \kmac.
Performed a total of 15 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 66 unused cells and 133 unused wires.
<suppressed ~68 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== kmac ===

   Number of wires:               7141
   Number of wire bits:         238024
   Number of public wires:        5125
   Number of public wire bits:  210094
   Number of memories:               1
   Number of memory bits:          720
   Number of processes:              0
   Number of cells:               2704
     $adff                          62
     $adffe                        127
     $alu                           28
     $and                          296
     $bmux                          51
     $dffe                           5
     $eq                           187
     $logic_not                     17
     $macc                           2
     $memrd                          1
     $memwr                          1
     $mux                          619
     $ne                            34
     $not                          154
     $or                           223
     $reduce_and                    75
     $reduce_bool                   20
     $reduce_or                     74
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing kmac.u_msgfifo.u_msgfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$90073'[0] in module `\kmac': no output FF found.
Checking read port `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': no output FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$90073'[0] in module `\kmac': address FF has async set and/or reset, not supported.
Checking read port address `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== kmac ===

   Number of wires:               7141
   Number of wire bits:         238024
   Number of public wires:        5125
   Number of public wire bits:  210094
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2703
     $adff                          62
     $adffe                        127
     $alu                           28
     $and                          296
     $bmux                          50
     $dffe                           5
     $eq                           187
     $logic_not                     17
     $macc                           2
     $mem_v2                         2
     $mux                          619
     $ne                            34
     $not                          154
     $or                           223
     $reduce_and                    75
     $reduce_bool                   20
     $reduce_or                     74
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> stat

3.24. Printing statistics.

=== kmac ===

   Number of wires:               7141
   Number of wire bits:         238024
   Number of public wires:        5125
   Number of public wire bits:  210094
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2703
     $adff                          62
     $adffe                        127
     $alu                           28
     $and                          296
     $bmux                          50
     $dffe                           5
     $eq                           187
     $logic_not                     17
     $macc                           2
     $mem_v2                         2
     $mux                          619
     $ne                            34
     $not                          154
     $or                           223
     $reduce_and                    75
     $reduce_bool                   20
     $reduce_or                     74
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$91420_Y
    new assignment: { } = { }.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$constmap:fd4280a99bc64007a4c235ef2c5f12cf5c62b29a$paramod$27c2d3c6acfc4df3eb38f2aef850b42e2931b9d3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$constmap:c95b9286473844224769a8544d9151adaff5ed69$paramod$4127cf4962086c601332874d41dec31c3bc9a526\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \u_msgfifo.u_packer.pos [7:3] 3'000 } (8 bits, unsigned)
  add bits { \u_app_intf.kmac_mask_o [1] \u_app_intf.kmac_mask_o [2] \u_app_intf.kmac_mask_o [3] \u_app_intf.kmac_mask_o [4] \u_app_intf.kmac_mask_o [5] \u_app_intf.kmac_mask_o [6] \u_app_intf.kmac_mask_o [7] \u_app_intf.kmac_mask_o [8] \u_app_intf.kmac_mask_o [9] \u_app_intf.kmac_mask_o [10] \u_app_intf.kmac_mask_o [11] \u_app_intf.kmac_mask_o [12] \u_app_intf.kmac_mask_o [13] \u_app_intf.kmac_mask_o [14] \u_app_intf.kmac_mask_o [15] \u_app_intf.kmac_mask_o [16] \u_app_intf.kmac_mask_o [17] \u_app_intf.kmac_mask_o [18] \u_app_intf.kmac_mask_o [19] \u_app_intf.kmac_mask_o [20] \u_app_intf.kmac_mask_o [21] \u_app_intf.kmac_mask_o [22] \u_app_intf.kmac_mask_o [23] \u_app_intf.kmac_mask_o [24] \u_app_intf.kmac_mask_o [25] \u_app_intf.kmac_mask_o [26] \u_app_intf.kmac_mask_o [27] \u_app_intf.kmac_mask_o [28] \u_app_intf.kmac_mask_o [29] \u_app_intf.kmac_mask_o [30] \u_app_intf.kmac_mask_o [31] \u_app_intf.kmac_mask_o [32] \u_app_intf.kmac_mask_o [33] \u_app_intf.kmac_mask_o [34] \u_app_intf.kmac_mask_o [35] \u_app_intf.kmac_mask_o [36] \u_app_intf.kmac_mask_o [37] \u_app_intf.kmac_mask_o [38] \u_app_intf.kmac_mask_o [39] \u_app_intf.kmac_mask_o [40] \u_app_intf.kmac_mask_o [41] \u_app_intf.kmac_mask_o [42] \u_app_intf.kmac_mask_o [43] \u_app_intf.kmac_mask_o [44] \u_app_intf.kmac_mask_o [45] \u_app_intf.kmac_mask_o [46] \u_app_intf.kmac_mask_o [47] \u_app_intf.kmac_mask_o [48] \u_app_intf.kmac_mask_o [49] \u_app_intf.kmac_mask_o [50] \u_app_intf.kmac_mask_o [51] \u_app_intf.kmac_mask_o [52] \u_app_intf.kmac_mask_o [53] \u_app_intf.kmac_mask_o [54] \u_app_intf.kmac_mask_o [55] \u_app_intf.kmac_mask_o [56] \u_app_intf.kmac_mask_o [57] \u_app_intf.kmac_mask_o [58] \u_app_intf.kmac_mask_o [59] \u_app_intf.kmac_mask_o [60] \u_app_intf.kmac_mask_o [61] \u_app_intf.kmac_mask_o [62] \u_app_intf.kmac_mask_o [63] \u_app_intf.kmac_mask_o [0] } (64 bits)
  packed 31 (31) bits / 31 words into adder tree
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_90_alu for cells of type $alu.
Using template $paramod$constmap:43785fb457d3bdbde4fc09e152c4b91267db59eb$paramod$c4d7b04e5a91dff980ad451b5f1170958db4ddf8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2711c9ec584cebb50b34ff302a9da740f3187828$paramod$8a318d55b42b0b1e22ab135d915de7d85fa1d46b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:8e7c20eb5119b6f3fca5671cdfedf5dc9b0827b6$paramod$37a01b4445bc2c7e032615a504ad4fc34cccbec9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
  add \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_wptr [3:0] (4 bits, unsigned)
  sub \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_rptr [3:0] (4 bits, unsigned)
  add 4'1010 (4 bits, unsigned)
Using template $paramod$bfd8bd45a9c0c072107dc68434451a8835814ae0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~12654 debug messages>

yosys> stat

3.26. Printing statistics.

=== kmac ===

   Number of wires:              10467
   Number of wire bits:         305763
   Number of public wires:        5125
   Number of public wire bits:  210094
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              91367
     $_AND_                       7939
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                 7708
     $_DFFE_PN1P_                   27
     $_DFFE_PP_                     68
     $_DFF_PN0_                    327
     $_DFF_PN1_                     16
     $_MUX_                      48742
     $_NOT_                       2178
     $_OR_                        2488
     $_XOR_                      21868
     $mem_v2                         2


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~27041 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~6522 debug messages>
Removed a total of 2174 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$169873 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [127], Q = \u_msgfifo.u_packer.stored_mask [127]).
Adding EN signal on $auto$ff.cc:262:slice$169745 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [127], Q = \u_msgfifo.u_packer.stored_data [127]).
Adding EN signal on $auto$ff.cc:262:slice$153870 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[1].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$154071 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$155304 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628 [7], Q = \u_msgfifo.u_packer.pos [7]).
Adding EN signal on $auto$ff.cc:262:slice$153868 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[1].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$153869 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[1].u_prim_alert_sender.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$154069 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$154070 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$155300 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628 [3], Q = \u_msgfifo.u_packer.pos [3]).
Adding EN signal on $auto$ff.cc:262:slice$155301 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628 [4], Q = \u_msgfifo.u_packer.pos [4]).
Adding EN signal on $auto$ff.cc:262:slice$155302 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628 [5], Q = \u_msgfifo.u_packer.pos [5]).
Adding EN signal on $auto$ff.cc:262:slice$155303 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628 [6], Q = \u_msgfifo.u_packer.pos [6]).
Adding EN signal on $auto$ff.cc:262:slice$169618 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [0], Q = \u_msgfifo.u_packer.stored_data [0]).
Adding EN signal on $auto$ff.cc:262:slice$169619 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [1], Q = \u_msgfifo.u_packer.stored_data [1]).
Adding EN signal on $auto$ff.cc:262:slice$169620 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [2], Q = \u_msgfifo.u_packer.stored_data [2]).
Adding EN signal on $auto$ff.cc:262:slice$169621 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [3], Q = \u_msgfifo.u_packer.stored_data [3]).
Adding EN signal on $auto$ff.cc:262:slice$169622 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [4], Q = \u_msgfifo.u_packer.stored_data [4]).
Adding EN signal on $auto$ff.cc:262:slice$169623 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [5], Q = \u_msgfifo.u_packer.stored_data [5]).
Adding EN signal on $auto$ff.cc:262:slice$169624 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [6], Q = \u_msgfifo.u_packer.stored_data [6]).
Adding EN signal on $auto$ff.cc:262:slice$169625 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [7], Q = \u_msgfifo.u_packer.stored_data [7]).
Adding EN signal on $auto$ff.cc:262:slice$169626 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [8], Q = \u_msgfifo.u_packer.stored_data [8]).
Adding EN signal on $auto$ff.cc:262:slice$169627 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [9], Q = \u_msgfifo.u_packer.stored_data [9]).
Adding EN signal on $auto$ff.cc:262:slice$169628 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [10], Q = \u_msgfifo.u_packer.stored_data [10]).
Adding EN signal on $auto$ff.cc:262:slice$169629 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [11], Q = \u_msgfifo.u_packer.stored_data [11]).
Adding EN signal on $auto$ff.cc:262:slice$169630 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [12], Q = \u_msgfifo.u_packer.stored_data [12]).
Adding EN signal on $auto$ff.cc:262:slice$169631 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [13], Q = \u_msgfifo.u_packer.stored_data [13]).
Adding EN signal on $auto$ff.cc:262:slice$169632 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [14], Q = \u_msgfifo.u_packer.stored_data [14]).
Adding EN signal on $auto$ff.cc:262:slice$169633 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [15], Q = \u_msgfifo.u_packer.stored_data [15]).
Adding EN signal on $auto$ff.cc:262:slice$169634 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [16], Q = \u_msgfifo.u_packer.stored_data [16]).
Adding EN signal on $auto$ff.cc:262:slice$169635 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [17], Q = \u_msgfifo.u_packer.stored_data [17]).
Adding EN signal on $auto$ff.cc:262:slice$169636 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [18], Q = \u_msgfifo.u_packer.stored_data [18]).
Adding EN signal on $auto$ff.cc:262:slice$169637 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [19], Q = \u_msgfifo.u_packer.stored_data [19]).
Adding EN signal on $auto$ff.cc:262:slice$169638 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [20], Q = \u_msgfifo.u_packer.stored_data [20]).
Adding EN signal on $auto$ff.cc:262:slice$169639 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [21], Q = \u_msgfifo.u_packer.stored_data [21]).
Adding EN signal on $auto$ff.cc:262:slice$169640 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [22], Q = \u_msgfifo.u_packer.stored_data [22]).
Adding EN signal on $auto$ff.cc:262:slice$169641 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [23], Q = \u_msgfifo.u_packer.stored_data [23]).
Adding EN signal on $auto$ff.cc:262:slice$169642 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [24], Q = \u_msgfifo.u_packer.stored_data [24]).
Adding EN signal on $auto$ff.cc:262:slice$169643 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [25], Q = \u_msgfifo.u_packer.stored_data [25]).
Adding EN signal on $auto$ff.cc:262:slice$169644 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [26], Q = \u_msgfifo.u_packer.stored_data [26]).
Adding EN signal on $auto$ff.cc:262:slice$169645 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [27], Q = \u_msgfifo.u_packer.stored_data [27]).
Adding EN signal on $auto$ff.cc:262:slice$169646 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [28], Q = \u_msgfifo.u_packer.stored_data [28]).
Adding EN signal on $auto$ff.cc:262:slice$169647 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [29], Q = \u_msgfifo.u_packer.stored_data [29]).
Adding EN signal on $auto$ff.cc:262:slice$169648 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [30], Q = \u_msgfifo.u_packer.stored_data [30]).
Adding EN signal on $auto$ff.cc:262:slice$169649 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [31], Q = \u_msgfifo.u_packer.stored_data [31]).
Adding EN signal on $auto$ff.cc:262:slice$169650 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [32], Q = \u_msgfifo.u_packer.stored_data [32]).
Adding EN signal on $auto$ff.cc:262:slice$169651 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [33], Q = \u_msgfifo.u_packer.stored_data [33]).
Adding EN signal on $auto$ff.cc:262:slice$169652 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [34], Q = \u_msgfifo.u_packer.stored_data [34]).
Adding EN signal on $auto$ff.cc:262:slice$169653 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [35], Q = \u_msgfifo.u_packer.stored_data [35]).
Adding EN signal on $auto$ff.cc:262:slice$169654 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [36], Q = \u_msgfifo.u_packer.stored_data [36]).
Adding EN signal on $auto$ff.cc:262:slice$169655 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [37], Q = \u_msgfifo.u_packer.stored_data [37]).
Adding EN signal on $auto$ff.cc:262:slice$169656 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [38], Q = \u_msgfifo.u_packer.stored_data [38]).
Adding EN signal on $auto$ff.cc:262:slice$169657 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [39], Q = \u_msgfifo.u_packer.stored_data [39]).
Adding EN signal on $auto$ff.cc:262:slice$169658 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [40], Q = \u_msgfifo.u_packer.stored_data [40]).
Adding EN signal on $auto$ff.cc:262:slice$169659 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [41], Q = \u_msgfifo.u_packer.stored_data [41]).
Adding EN signal on $auto$ff.cc:262:slice$169660 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [42], Q = \u_msgfifo.u_packer.stored_data [42]).
Adding EN signal on $auto$ff.cc:262:slice$169661 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [43], Q = \u_msgfifo.u_packer.stored_data [43]).
Adding EN signal on $auto$ff.cc:262:slice$169662 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [44], Q = \u_msgfifo.u_packer.stored_data [44]).
Adding EN signal on $auto$ff.cc:262:slice$169663 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [45], Q = \u_msgfifo.u_packer.stored_data [45]).
Adding EN signal on $auto$ff.cc:262:slice$169664 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [46], Q = \u_msgfifo.u_packer.stored_data [46]).
Adding EN signal on $auto$ff.cc:262:slice$169665 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [47], Q = \u_msgfifo.u_packer.stored_data [47]).
Adding EN signal on $auto$ff.cc:262:slice$169666 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [48], Q = \u_msgfifo.u_packer.stored_data [48]).
Adding EN signal on $auto$ff.cc:262:slice$169667 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [49], Q = \u_msgfifo.u_packer.stored_data [49]).
Adding EN signal on $auto$ff.cc:262:slice$169668 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [50], Q = \u_msgfifo.u_packer.stored_data [50]).
Adding EN signal on $auto$ff.cc:262:slice$169669 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [51], Q = \u_msgfifo.u_packer.stored_data [51]).
Adding EN signal on $auto$ff.cc:262:slice$169670 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [52], Q = \u_msgfifo.u_packer.stored_data [52]).
Adding EN signal on $auto$ff.cc:262:slice$169671 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [53], Q = \u_msgfifo.u_packer.stored_data [53]).
Adding EN signal on $auto$ff.cc:262:slice$169672 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [54], Q = \u_msgfifo.u_packer.stored_data [54]).
Adding EN signal on $auto$ff.cc:262:slice$169673 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [55], Q = \u_msgfifo.u_packer.stored_data [55]).
Adding EN signal on $auto$ff.cc:262:slice$169674 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [56], Q = \u_msgfifo.u_packer.stored_data [56]).
Adding EN signal on $auto$ff.cc:262:slice$169675 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [57], Q = \u_msgfifo.u_packer.stored_data [57]).
Adding EN signal on $auto$ff.cc:262:slice$169676 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [58], Q = \u_msgfifo.u_packer.stored_data [58]).
Adding EN signal on $auto$ff.cc:262:slice$169677 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [59], Q = \u_msgfifo.u_packer.stored_data [59]).
Adding EN signal on $auto$ff.cc:262:slice$169678 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [60], Q = \u_msgfifo.u_packer.stored_data [60]).
Adding EN signal on $auto$ff.cc:262:slice$169679 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [61], Q = \u_msgfifo.u_packer.stored_data [61]).
Adding EN signal on $auto$ff.cc:262:slice$169680 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [62], Q = \u_msgfifo.u_packer.stored_data [62]).
Adding EN signal on $auto$ff.cc:262:slice$169681 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [63], Q = \u_msgfifo.u_packer.stored_data [63]).
Adding EN signal on $auto$ff.cc:262:slice$169682 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [64], Q = \u_msgfifo.u_packer.stored_data [64]).
Adding EN signal on $auto$ff.cc:262:slice$169683 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [65], Q = \u_msgfifo.u_packer.stored_data [65]).
Adding EN signal on $auto$ff.cc:262:slice$169684 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [66], Q = \u_msgfifo.u_packer.stored_data [66]).
Adding EN signal on $auto$ff.cc:262:slice$169685 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [67], Q = \u_msgfifo.u_packer.stored_data [67]).
Adding EN signal on $auto$ff.cc:262:slice$169686 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [68], Q = \u_msgfifo.u_packer.stored_data [68]).
Adding EN signal on $auto$ff.cc:262:slice$169687 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [69], Q = \u_msgfifo.u_packer.stored_data [69]).
Adding EN signal on $auto$ff.cc:262:slice$169688 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [70], Q = \u_msgfifo.u_packer.stored_data [70]).
Adding EN signal on $auto$ff.cc:262:slice$169689 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [71], Q = \u_msgfifo.u_packer.stored_data [71]).
Adding EN signal on $auto$ff.cc:262:slice$169690 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [72], Q = \u_msgfifo.u_packer.stored_data [72]).
Adding EN signal on $auto$ff.cc:262:slice$169691 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [73], Q = \u_msgfifo.u_packer.stored_data [73]).
Adding EN signal on $auto$ff.cc:262:slice$169692 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [74], Q = \u_msgfifo.u_packer.stored_data [74]).
Adding EN signal on $auto$ff.cc:262:slice$169693 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [75], Q = \u_msgfifo.u_packer.stored_data [75]).
Adding EN signal on $auto$ff.cc:262:slice$169694 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [76], Q = \u_msgfifo.u_packer.stored_data [76]).
Adding EN signal on $auto$ff.cc:262:slice$169695 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [77], Q = \u_msgfifo.u_packer.stored_data [77]).
Adding EN signal on $auto$ff.cc:262:slice$169696 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [78], Q = \u_msgfifo.u_packer.stored_data [78]).
Adding EN signal on $auto$ff.cc:262:slice$169697 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [79], Q = \u_msgfifo.u_packer.stored_data [79]).
Adding EN signal on $auto$ff.cc:262:slice$169698 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [80], Q = \u_msgfifo.u_packer.stored_data [80]).
Adding EN signal on $auto$ff.cc:262:slice$169699 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [81], Q = \u_msgfifo.u_packer.stored_data [81]).
Adding EN signal on $auto$ff.cc:262:slice$169700 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [82], Q = \u_msgfifo.u_packer.stored_data [82]).
Adding EN signal on $auto$ff.cc:262:slice$169701 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [83], Q = \u_msgfifo.u_packer.stored_data [83]).
Adding EN signal on $auto$ff.cc:262:slice$169702 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [84], Q = \u_msgfifo.u_packer.stored_data [84]).
Adding EN signal on $auto$ff.cc:262:slice$169703 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [85], Q = \u_msgfifo.u_packer.stored_data [85]).
Adding EN signal on $auto$ff.cc:262:slice$169704 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [86], Q = \u_msgfifo.u_packer.stored_data [86]).
Adding EN signal on $auto$ff.cc:262:slice$169705 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [87], Q = \u_msgfifo.u_packer.stored_data [87]).
Adding EN signal on $auto$ff.cc:262:slice$169706 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [88], Q = \u_msgfifo.u_packer.stored_data [88]).
Adding EN signal on $auto$ff.cc:262:slice$169707 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [89], Q = \u_msgfifo.u_packer.stored_data [89]).
Adding EN signal on $auto$ff.cc:262:slice$169708 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [90], Q = \u_msgfifo.u_packer.stored_data [90]).
Adding EN signal on $auto$ff.cc:262:slice$169709 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [91], Q = \u_msgfifo.u_packer.stored_data [91]).
Adding EN signal on $auto$ff.cc:262:slice$169710 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [92], Q = \u_msgfifo.u_packer.stored_data [92]).
Adding EN signal on $auto$ff.cc:262:slice$169711 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [93], Q = \u_msgfifo.u_packer.stored_data [93]).
Adding EN signal on $auto$ff.cc:262:slice$169712 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [94], Q = \u_msgfifo.u_packer.stored_data [94]).
Adding EN signal on $auto$ff.cc:262:slice$169713 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [95], Q = \u_msgfifo.u_packer.stored_data [95]).
Adding EN signal on $auto$ff.cc:262:slice$169714 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [96], Q = \u_msgfifo.u_packer.stored_data [96]).
Adding EN signal on $auto$ff.cc:262:slice$169715 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [97], Q = \u_msgfifo.u_packer.stored_data [97]).
Adding EN signal on $auto$ff.cc:262:slice$169716 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [98], Q = \u_msgfifo.u_packer.stored_data [98]).
Adding EN signal on $auto$ff.cc:262:slice$169717 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [99], Q = \u_msgfifo.u_packer.stored_data [99]).
Adding EN signal on $auto$ff.cc:262:slice$169718 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [100], Q = \u_msgfifo.u_packer.stored_data [100]).
Adding EN signal on $auto$ff.cc:262:slice$169719 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [101], Q = \u_msgfifo.u_packer.stored_data [101]).
Adding EN signal on $auto$ff.cc:262:slice$169720 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [102], Q = \u_msgfifo.u_packer.stored_data [102]).
Adding EN signal on $auto$ff.cc:262:slice$169721 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [103], Q = \u_msgfifo.u_packer.stored_data [103]).
Adding EN signal on $auto$ff.cc:262:slice$169722 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [104], Q = \u_msgfifo.u_packer.stored_data [104]).
Adding EN signal on $auto$ff.cc:262:slice$169723 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [105], Q = \u_msgfifo.u_packer.stored_data [105]).
Adding EN signal on $auto$ff.cc:262:slice$169724 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [106], Q = \u_msgfifo.u_packer.stored_data [106]).
Adding EN signal on $auto$ff.cc:262:slice$169725 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [107], Q = \u_msgfifo.u_packer.stored_data [107]).
Adding EN signal on $auto$ff.cc:262:slice$169726 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [108], Q = \u_msgfifo.u_packer.stored_data [108]).
Adding EN signal on $auto$ff.cc:262:slice$169727 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [109], Q = \u_msgfifo.u_packer.stored_data [109]).
Adding EN signal on $auto$ff.cc:262:slice$169728 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [110], Q = \u_msgfifo.u_packer.stored_data [110]).
Adding EN signal on $auto$ff.cc:262:slice$169729 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [111], Q = \u_msgfifo.u_packer.stored_data [111]).
Adding EN signal on $auto$ff.cc:262:slice$169730 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [112], Q = \u_msgfifo.u_packer.stored_data [112]).
Adding EN signal on $auto$ff.cc:262:slice$169731 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [113], Q = \u_msgfifo.u_packer.stored_data [113]).
Adding EN signal on $auto$ff.cc:262:slice$169732 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [114], Q = \u_msgfifo.u_packer.stored_data [114]).
Adding EN signal on $auto$ff.cc:262:slice$169733 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [115], Q = \u_msgfifo.u_packer.stored_data [115]).
Adding EN signal on $auto$ff.cc:262:slice$169734 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [116], Q = \u_msgfifo.u_packer.stored_data [116]).
Adding EN signal on $auto$ff.cc:262:slice$169735 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [117], Q = \u_msgfifo.u_packer.stored_data [117]).
Adding EN signal on $auto$ff.cc:262:slice$169736 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [118], Q = \u_msgfifo.u_packer.stored_data [118]).
Adding EN signal on $auto$ff.cc:262:slice$169737 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [119], Q = \u_msgfifo.u_packer.stored_data [119]).
Adding EN signal on $auto$ff.cc:262:slice$169738 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [120], Q = \u_msgfifo.u_packer.stored_data [120]).
Adding EN signal on $auto$ff.cc:262:slice$169739 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [121], Q = \u_msgfifo.u_packer.stored_data [121]).
Adding EN signal on $auto$ff.cc:262:slice$169740 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [122], Q = \u_msgfifo.u_packer.stored_data [122]).
Adding EN signal on $auto$ff.cc:262:slice$169741 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [123], Q = \u_msgfifo.u_packer.stored_data [123]).
Adding EN signal on $auto$ff.cc:262:slice$169742 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [124], Q = \u_msgfifo.u_packer.stored_data [124]).
Adding EN signal on $auto$ff.cc:262:slice$169743 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [125], Q = \u_msgfifo.u_packer.stored_data [125]).
Adding EN signal on $auto$ff.cc:262:slice$169744 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712 [126], Q = \u_msgfifo.u_packer.stored_data [126]).
Adding EN signal on $auto$ff.cc:262:slice$169746 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [0], Q = \u_msgfifo.u_packer.stored_mask [0]).
Adding EN signal on $auto$ff.cc:262:slice$169747 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [1], Q = \u_msgfifo.u_packer.stored_mask [1]).
Adding EN signal on $auto$ff.cc:262:slice$169748 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [2], Q = \u_msgfifo.u_packer.stored_mask [2]).
Adding EN signal on $auto$ff.cc:262:slice$169749 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [3], Q = \u_msgfifo.u_packer.stored_mask [3]).
Adding EN signal on $auto$ff.cc:262:slice$169750 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [4], Q = \u_msgfifo.u_packer.stored_mask [4]).
Adding EN signal on $auto$ff.cc:262:slice$169751 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [5], Q = \u_msgfifo.u_packer.stored_mask [5]).
Adding EN signal on $auto$ff.cc:262:slice$169752 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [6], Q = \u_msgfifo.u_packer.stored_mask [6]).
Adding EN signal on $auto$ff.cc:262:slice$169753 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [7], Q = \u_msgfifo.u_packer.stored_mask [7]).
Adding EN signal on $auto$ff.cc:262:slice$169754 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [8], Q = \u_msgfifo.u_packer.stored_mask [8]).
Adding EN signal on $auto$ff.cc:262:slice$169755 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [9], Q = \u_msgfifo.u_packer.stored_mask [9]).
Adding EN signal on $auto$ff.cc:262:slice$169756 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [10], Q = \u_msgfifo.u_packer.stored_mask [10]).
Adding EN signal on $auto$ff.cc:262:slice$169757 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [11], Q = \u_msgfifo.u_packer.stored_mask [11]).
Adding EN signal on $auto$ff.cc:262:slice$169758 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [12], Q = \u_msgfifo.u_packer.stored_mask [12]).
Adding EN signal on $auto$ff.cc:262:slice$169759 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [13], Q = \u_msgfifo.u_packer.stored_mask [13]).
Adding EN signal on $auto$ff.cc:262:slice$169760 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [14], Q = \u_msgfifo.u_packer.stored_mask [14]).
Adding EN signal on $auto$ff.cc:262:slice$169761 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [15], Q = \u_msgfifo.u_packer.stored_mask [15]).
Adding EN signal on $auto$ff.cc:262:slice$169762 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [16], Q = \u_msgfifo.u_packer.stored_mask [16]).
Adding EN signal on $auto$ff.cc:262:slice$169763 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [17], Q = \u_msgfifo.u_packer.stored_mask [17]).
Adding EN signal on $auto$ff.cc:262:slice$169764 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [18], Q = \u_msgfifo.u_packer.stored_mask [18]).
Adding EN signal on $auto$ff.cc:262:slice$169765 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [19], Q = \u_msgfifo.u_packer.stored_mask [19]).
Adding EN signal on $auto$ff.cc:262:slice$169766 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [20], Q = \u_msgfifo.u_packer.stored_mask [20]).
Adding EN signal on $auto$ff.cc:262:slice$169767 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [21], Q = \u_msgfifo.u_packer.stored_mask [21]).
Adding EN signal on $auto$ff.cc:262:slice$169768 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [22], Q = \u_msgfifo.u_packer.stored_mask [22]).
Adding EN signal on $auto$ff.cc:262:slice$169769 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [23], Q = \u_msgfifo.u_packer.stored_mask [23]).
Adding EN signal on $auto$ff.cc:262:slice$169770 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [24], Q = \u_msgfifo.u_packer.stored_mask [24]).
Adding EN signal on $auto$ff.cc:262:slice$169771 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [25], Q = \u_msgfifo.u_packer.stored_mask [25]).
Adding EN signal on $auto$ff.cc:262:slice$169772 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [26], Q = \u_msgfifo.u_packer.stored_mask [26]).
Adding EN signal on $auto$ff.cc:262:slice$169773 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [27], Q = \u_msgfifo.u_packer.stored_mask [27]).
Adding EN signal on $auto$ff.cc:262:slice$169774 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [28], Q = \u_msgfifo.u_packer.stored_mask [28]).
Adding EN signal on $auto$ff.cc:262:slice$169775 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [29], Q = \u_msgfifo.u_packer.stored_mask [29]).
Adding EN signal on $auto$ff.cc:262:slice$169776 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [30], Q = \u_msgfifo.u_packer.stored_mask [30]).
Adding EN signal on $auto$ff.cc:262:slice$169777 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [31], Q = \u_msgfifo.u_packer.stored_mask [31]).
Adding EN signal on $auto$ff.cc:262:slice$169778 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [32], Q = \u_msgfifo.u_packer.stored_mask [32]).
Adding EN signal on $auto$ff.cc:262:slice$169779 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [33], Q = \u_msgfifo.u_packer.stored_mask [33]).
Adding EN signal on $auto$ff.cc:262:slice$169780 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [34], Q = \u_msgfifo.u_packer.stored_mask [34]).
Adding EN signal on $auto$ff.cc:262:slice$169781 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [35], Q = \u_msgfifo.u_packer.stored_mask [35]).
Adding EN signal on $auto$ff.cc:262:slice$169782 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [36], Q = \u_msgfifo.u_packer.stored_mask [36]).
Adding EN signal on $auto$ff.cc:262:slice$169783 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [37], Q = \u_msgfifo.u_packer.stored_mask [37]).
Adding EN signal on $auto$ff.cc:262:slice$169784 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [38], Q = \u_msgfifo.u_packer.stored_mask [38]).
Adding EN signal on $auto$ff.cc:262:slice$169785 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [39], Q = \u_msgfifo.u_packer.stored_mask [39]).
Adding EN signal on $auto$ff.cc:262:slice$169786 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [40], Q = \u_msgfifo.u_packer.stored_mask [40]).
Adding EN signal on $auto$ff.cc:262:slice$169787 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [41], Q = \u_msgfifo.u_packer.stored_mask [41]).
Adding EN signal on $auto$ff.cc:262:slice$169788 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [42], Q = \u_msgfifo.u_packer.stored_mask [42]).
Adding EN signal on $auto$ff.cc:262:slice$169789 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [43], Q = \u_msgfifo.u_packer.stored_mask [43]).
Adding EN signal on $auto$ff.cc:262:slice$169790 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [44], Q = \u_msgfifo.u_packer.stored_mask [44]).
Adding EN signal on $auto$ff.cc:262:slice$169791 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [45], Q = \u_msgfifo.u_packer.stored_mask [45]).
Adding EN signal on $auto$ff.cc:262:slice$169792 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [46], Q = \u_msgfifo.u_packer.stored_mask [46]).
Adding EN signal on $auto$ff.cc:262:slice$169793 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [47], Q = \u_msgfifo.u_packer.stored_mask [47]).
Adding EN signal on $auto$ff.cc:262:slice$169794 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [48], Q = \u_msgfifo.u_packer.stored_mask [48]).
Adding EN signal on $auto$ff.cc:262:slice$169795 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [49], Q = \u_msgfifo.u_packer.stored_mask [49]).
Adding EN signal on $auto$ff.cc:262:slice$169796 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [50], Q = \u_msgfifo.u_packer.stored_mask [50]).
Adding EN signal on $auto$ff.cc:262:slice$169797 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [51], Q = \u_msgfifo.u_packer.stored_mask [51]).
Adding EN signal on $auto$ff.cc:262:slice$169798 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [52], Q = \u_msgfifo.u_packer.stored_mask [52]).
Adding EN signal on $auto$ff.cc:262:slice$169799 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [53], Q = \u_msgfifo.u_packer.stored_mask [53]).
Adding EN signal on $auto$ff.cc:262:slice$169800 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [54], Q = \u_msgfifo.u_packer.stored_mask [54]).
Adding EN signal on $auto$ff.cc:262:slice$169801 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [55], Q = \u_msgfifo.u_packer.stored_mask [55]).
Adding EN signal on $auto$ff.cc:262:slice$169802 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [56], Q = \u_msgfifo.u_packer.stored_mask [56]).
Adding EN signal on $auto$ff.cc:262:slice$169803 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [57], Q = \u_msgfifo.u_packer.stored_mask [57]).
Adding EN signal on $auto$ff.cc:262:slice$169804 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [58], Q = \u_msgfifo.u_packer.stored_mask [58]).
Adding EN signal on $auto$ff.cc:262:slice$169805 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [59], Q = \u_msgfifo.u_packer.stored_mask [59]).
Adding EN signal on $auto$ff.cc:262:slice$169806 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [60], Q = \u_msgfifo.u_packer.stored_mask [60]).
Adding EN signal on $auto$ff.cc:262:slice$169807 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [61], Q = \u_msgfifo.u_packer.stored_mask [61]).
Adding EN signal on $auto$ff.cc:262:slice$169808 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [62], Q = \u_msgfifo.u_packer.stored_mask [62]).
Adding EN signal on $auto$ff.cc:262:slice$169809 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [63], Q = \u_msgfifo.u_packer.stored_mask [63]).
Adding EN signal on $auto$ff.cc:262:slice$169810 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [64], Q = \u_msgfifo.u_packer.stored_mask [64]).
Adding EN signal on $auto$ff.cc:262:slice$169811 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [65], Q = \u_msgfifo.u_packer.stored_mask [65]).
Adding EN signal on $auto$ff.cc:262:slice$169812 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [66], Q = \u_msgfifo.u_packer.stored_mask [66]).
Adding EN signal on $auto$ff.cc:262:slice$169813 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [67], Q = \u_msgfifo.u_packer.stored_mask [67]).
Adding EN signal on $auto$ff.cc:262:slice$169814 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [68], Q = \u_msgfifo.u_packer.stored_mask [68]).
Adding EN signal on $auto$ff.cc:262:slice$169815 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [69], Q = \u_msgfifo.u_packer.stored_mask [69]).
Adding EN signal on $auto$ff.cc:262:slice$169816 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [70], Q = \u_msgfifo.u_packer.stored_mask [70]).
Adding EN signal on $auto$ff.cc:262:slice$169817 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [71], Q = \u_msgfifo.u_packer.stored_mask [71]).
Adding EN signal on $auto$ff.cc:262:slice$169818 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [72], Q = \u_msgfifo.u_packer.stored_mask [72]).
Adding EN signal on $auto$ff.cc:262:slice$169819 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [73], Q = \u_msgfifo.u_packer.stored_mask [73]).
Adding EN signal on $auto$ff.cc:262:slice$169820 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [74], Q = \u_msgfifo.u_packer.stored_mask [74]).
Adding EN signal on $auto$ff.cc:262:slice$169821 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [75], Q = \u_msgfifo.u_packer.stored_mask [75]).
Adding EN signal on $auto$ff.cc:262:slice$169822 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [76], Q = \u_msgfifo.u_packer.stored_mask [76]).
Adding EN signal on $auto$ff.cc:262:slice$169823 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [77], Q = \u_msgfifo.u_packer.stored_mask [77]).
Adding EN signal on $auto$ff.cc:262:slice$169824 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [78], Q = \u_msgfifo.u_packer.stored_mask [78]).
Adding EN signal on $auto$ff.cc:262:slice$169825 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [79], Q = \u_msgfifo.u_packer.stored_mask [79]).
Adding EN signal on $auto$ff.cc:262:slice$169826 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [80], Q = \u_msgfifo.u_packer.stored_mask [80]).
Adding EN signal on $auto$ff.cc:262:slice$169827 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [81], Q = \u_msgfifo.u_packer.stored_mask [81]).
Adding EN signal on $auto$ff.cc:262:slice$169828 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [82], Q = \u_msgfifo.u_packer.stored_mask [82]).
Adding EN signal on $auto$ff.cc:262:slice$169829 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [83], Q = \u_msgfifo.u_packer.stored_mask [83]).
Adding EN signal on $auto$ff.cc:262:slice$169830 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [84], Q = \u_msgfifo.u_packer.stored_mask [84]).
Adding EN signal on $auto$ff.cc:262:slice$169831 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [85], Q = \u_msgfifo.u_packer.stored_mask [85]).
Adding EN signal on $auto$ff.cc:262:slice$169832 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [86], Q = \u_msgfifo.u_packer.stored_mask [86]).
Adding EN signal on $auto$ff.cc:262:slice$169833 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [87], Q = \u_msgfifo.u_packer.stored_mask [87]).
Adding EN signal on $auto$ff.cc:262:slice$169834 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [88], Q = \u_msgfifo.u_packer.stored_mask [88]).
Adding EN signal on $auto$ff.cc:262:slice$169835 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [89], Q = \u_msgfifo.u_packer.stored_mask [89]).
Adding EN signal on $auto$ff.cc:262:slice$169836 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [90], Q = \u_msgfifo.u_packer.stored_mask [90]).
Adding EN signal on $auto$ff.cc:262:slice$169837 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [91], Q = \u_msgfifo.u_packer.stored_mask [91]).
Adding EN signal on $auto$ff.cc:262:slice$169838 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [92], Q = \u_msgfifo.u_packer.stored_mask [92]).
Adding EN signal on $auto$ff.cc:262:slice$169839 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [93], Q = \u_msgfifo.u_packer.stored_mask [93]).
Adding EN signal on $auto$ff.cc:262:slice$169840 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [94], Q = \u_msgfifo.u_packer.stored_mask [94]).
Adding EN signal on $auto$ff.cc:262:slice$169841 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [95], Q = \u_msgfifo.u_packer.stored_mask [95]).
Adding EN signal on $auto$ff.cc:262:slice$169842 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [96], Q = \u_msgfifo.u_packer.stored_mask [96]).
Adding EN signal on $auto$ff.cc:262:slice$169843 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [97], Q = \u_msgfifo.u_packer.stored_mask [97]).
Adding EN signal on $auto$ff.cc:262:slice$169844 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [98], Q = \u_msgfifo.u_packer.stored_mask [98]).
Adding EN signal on $auto$ff.cc:262:slice$169845 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [99], Q = \u_msgfifo.u_packer.stored_mask [99]).
Adding EN signal on $auto$ff.cc:262:slice$169846 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [100], Q = \u_msgfifo.u_packer.stored_mask [100]).
Adding EN signal on $auto$ff.cc:262:slice$169847 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [101], Q = \u_msgfifo.u_packer.stored_mask [101]).
Adding EN signal on $auto$ff.cc:262:slice$169848 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [102], Q = \u_msgfifo.u_packer.stored_mask [102]).
Adding EN signal on $auto$ff.cc:262:slice$169849 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [103], Q = \u_msgfifo.u_packer.stored_mask [103]).
Adding EN signal on $auto$ff.cc:262:slice$169850 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [104], Q = \u_msgfifo.u_packer.stored_mask [104]).
Adding EN signal on $auto$ff.cc:262:slice$169851 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [105], Q = \u_msgfifo.u_packer.stored_mask [105]).
Adding EN signal on $auto$ff.cc:262:slice$169852 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [106], Q = \u_msgfifo.u_packer.stored_mask [106]).
Adding EN signal on $auto$ff.cc:262:slice$169853 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [107], Q = \u_msgfifo.u_packer.stored_mask [107]).
Adding EN signal on $auto$ff.cc:262:slice$169854 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [108], Q = \u_msgfifo.u_packer.stored_mask [108]).
Adding EN signal on $auto$ff.cc:262:slice$169855 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [109], Q = \u_msgfifo.u_packer.stored_mask [109]).
Adding EN signal on $auto$ff.cc:262:slice$169856 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [110], Q = \u_msgfifo.u_packer.stored_mask [110]).
Adding EN signal on $auto$ff.cc:262:slice$169857 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [111], Q = \u_msgfifo.u_packer.stored_mask [111]).
Adding EN signal on $auto$ff.cc:262:slice$169858 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [112], Q = \u_msgfifo.u_packer.stored_mask [112]).
Adding EN signal on $auto$ff.cc:262:slice$169859 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [113], Q = \u_msgfifo.u_packer.stored_mask [113]).
Adding EN signal on $auto$ff.cc:262:slice$169860 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [114], Q = \u_msgfifo.u_packer.stored_mask [114]).
Adding EN signal on $auto$ff.cc:262:slice$169861 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [115], Q = \u_msgfifo.u_packer.stored_mask [115]).
Adding EN signal on $auto$ff.cc:262:slice$169862 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [116], Q = \u_msgfifo.u_packer.stored_mask [116]).
Adding EN signal on $auto$ff.cc:262:slice$169863 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [117], Q = \u_msgfifo.u_packer.stored_mask [117]).
Adding EN signal on $auto$ff.cc:262:slice$169864 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [118], Q = \u_msgfifo.u_packer.stored_mask [118]).
Adding EN signal on $auto$ff.cc:262:slice$169865 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [119], Q = \u_msgfifo.u_packer.stored_mask [119]).
Adding EN signal on $auto$ff.cc:262:slice$169866 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [120], Q = \u_msgfifo.u_packer.stored_mask [120]).
Adding EN signal on $auto$ff.cc:262:slice$169867 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [121], Q = \u_msgfifo.u_packer.stored_mask [121]).
Adding EN signal on $auto$ff.cc:262:slice$169868 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [122], Q = \u_msgfifo.u_packer.stored_mask [122]).
Adding EN signal on $auto$ff.cc:262:slice$169869 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [123], Q = \u_msgfifo.u_packer.stored_mask [123]).
Adding EN signal on $auto$ff.cc:262:slice$169870 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [124], Q = \u_msgfifo.u_packer.stored_mask [124]).
Adding EN signal on $auto$ff.cc:262:slice$169871 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [125], Q = \u_msgfifo.u_packer.stored_mask [125]).
Adding EN signal on $auto$ff.cc:262:slice$169872 ($_DFF_PN0_) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713 [126], Q = \u_msgfifo.u_packer.stored_mask [126]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 2338 unused cells and 3351 unused wires.
<suppressed ~2351 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~937 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~2148 debug messages>
Removed a total of 716 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$154058 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$154057 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$154004 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$154003 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$153857 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$153856 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$153803 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$153802 ($_DFF_PN0_) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 925 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~64 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~13786 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 2 unused cells and 105 unused wires.
<suppressed ~3 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$90073 in module \kmac:
  created 16 $dff cells and 0 static cells of width 3.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \u_msgfifo.u_msgfifo.gen_normal_fifo.storage in module \kmac:
  created 10 $dff cells and 0 static cells of width 72.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 10 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~268 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$181168 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$186239
        $auto$simplemap.cc:86:simplemap_bitop$186110

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$90679 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$150214
        $auto$simplemap.cc:278:simplemap_mux$150249

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$90680 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$150215
        $auto$simplemap.cc:278:simplemap_mux$150250

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$90681 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$150216
        $auto$simplemap.cc:278:simplemap_mux$150251

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$90682 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$150217
        $auto$simplemap.cc:278:simplemap_mux$150252

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$153841 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$153825
        $auto$simplemap.cc:278:simplemap_mux$153821

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$153846 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$153826
        $auto$simplemap.cc:278:simplemap_mux$153822

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$154042 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$154026
        $auto$simplemap.cc:278:simplemap_mux$154022

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$154047 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$154027
        $auto$simplemap.cc:278:simplemap_mux$154023


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[0]$193489 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[1]$193491 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[2]$193493 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[3]$193495 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[4]$193497 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[5]$193499 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[6]$193501 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[7]$193503 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[8]$193505 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[9]$193507 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[10]$193509 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[11]$193511 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[12]$193513 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[13]$193515 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[14]$193517 ($dff) from module kmac (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$90073[15]$193519 ($dff) from module kmac (removing D path).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 93 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~18 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][3][0]$193542:
      Old ports: A=3'000, B=3'010, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531 [1]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531 [2] $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][3][1]$193545:
      Old ports: A=3'010, B=3'001, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$b$193532
      New ports: A=2'10, B=2'01, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$b$193532 [1:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$b$193532 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][3][2]$193548:
      Old ports: A=3'000, B=3'011, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534 [2:1] = { 1'0 $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][3][3]$193551:
      Old ports: A=3'000, B=3'100, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$b$193535
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$b$193535 [2]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$b$193535 [1:0] = 2'00
  Optimizing cells in module \kmac.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$193530:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531, B=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$b$193532, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$a$193525
      New ports: A={ $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$a$193531 [1] 1'0 }, B=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][0]$b$193532 [1:0], Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$a$193525 [1:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$a$193525 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$193533:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534, B=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$b$193535, Y=$memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$b$193526
      New ports: A={ 1'0 $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$a$193534 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][2][1]$b$193535 [2] 1'0 }, Y={ $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$b$193526 [2] $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$b$193526 [0] }
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$b$193526 [1] = $memory$auto$memory_bmux2rom.cc:63:execute$90073$rdmux[0][1][0]$b$193526 [0]
  Optimizing cells in module \kmac.
Performed a total of 6 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[9]$193584 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[8]$193582 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[7]$193580 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6]$193578 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[5]$193576 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4]$193574 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[3]$193572 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[2]$193570 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[1]$193568 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage[0]$193566 ($dff) from module kmac (D = { \u_msgfifo.u_packer.stored_data [63:0] \u_msgfifo.u_packer.stored_mask [56] \u_msgfifo.u_packer.stored_mask [48] \u_msgfifo.u_packer.stored_mask [40] \u_msgfifo.u_packer.stored_mask [32] \u_msgfifo.u_packer.stored_mask [24] \u_msgfifo.u_packer.stored_mask [16] \u_msgfifo.u_packer.stored_mask [8] \u_msgfifo.u_packer.stored_mask [0] }, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 10 unused cells and 28 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~1 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~132 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  1416 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88914, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=!\u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88985, arst=!\rst_ni, srst={ }
  334 cells in clk=\clk_i, en=\u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88741, arst=!\rst_ni, srst={ }
  1928 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88865, arst=!\rst_ni, srst={ }
  1925 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88886, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88823, arst=!\rst_ni, srst={ }
  147 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666, arst={ }, srst={ }
  147 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$193379, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$193299, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$193219, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$193139, arst=!\rst_ni, srst={ }
  2106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$189694, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$189479, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$189421, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$189496, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$189438, arst=!\rst_ni, srst={ }
  2903 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$189361, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88976, arst=!\rst_ni, srst={ }
  1925 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88781, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88788, arst=!\rst_ni, srst={ }
  2437 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88795, arst=!\rst_ni, srst={ }
  1289 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88802, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88959, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  101 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88967, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  824 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88872, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88942, arst=!\rst_ni, srst={ }
  1288 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88830, arst=!\rst_ni, srst={ }
  1289 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88879, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88809, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88816, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88935, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88921, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88928, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88672, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88714, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89030, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89033, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89036, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88717, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89024, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89010, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89007, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89027, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88837, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89018, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89045, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89021, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88844, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88858, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88851, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88666, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89042, arst=!\rst_ni, srst={ }
  157 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88989, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88900, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88907, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88893, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88669, arst=!\rst_ni, srst={ }
  59 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88738, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6637 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  88 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88720, arst=!\rst_ni, srst={ }
  343 cells in clk=\clk_i, en=\intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88982, arst=!\rst_ni, srst={ }
  330 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88979, arst=!\rst_ni, srst={ }
  86 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89004, arst=!\rst_ni, srst={ }
  180 cells in clk=\clk_i, en=\u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88992, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89039, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88948, arst={ }, srst={ }
  48 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88744, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88756, arst=!\rst_ni, srst={ }
  385 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  454 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88750, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$88747, arst=!\rst_ni, srst={ }
  2090 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$88774, arst=!\rst_ni, srst={ }
  14325 cells in clk=\clk_i, en=\gen_entropy.u_entropy.rand_valid_o, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_kmac_core.process_o, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88914, asynchronously reset by !\rst_ni
Extracted 1416 gates and 2066 wires to a netlist network with 649 inputs and 515 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 73 gates and 113 wires to a netlist network with 39 inputs and 41 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88985, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 334 gates and 537 wires to a netlist network with 201 inputs and 134 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88741, asynchronously reset by !\rst_ni
Extracted 58 gates and 71 wires to a netlist network with 11 inputs and 19 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88865, asynchronously reset by !\rst_ni
Extracted 1928 gates and 2965 wires to a netlist network with 1036 inputs and 643 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88886, asynchronously reset by !\rst_ni
Extracted 1925 gates and 2959 wires to a netlist network with 1033 inputs and 641 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88823, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 521 inputs and 385 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674
Extracted 147 gates and 296 wires to a netlist network with 149 inputs and 74 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646
Extracted 147 gates and 296 wires to a netlist network with 149 inputs and 74 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 73 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 73 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 73 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$193379, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$193299, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 4 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$193219, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$193139, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 4 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$189694, asynchronously reset by !\rst_ni
Extracted 2106 gates and 2235 wires to a netlist network with 128 inputs and 283 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$189479, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$189421, asynchronously reset by !\rst_ni
Extracted 25 gates and 38 wires to a netlist network with 11 inputs and 17 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$189496, asynchronously reset by !\rst_ni
Extracted 39 gates and 60 wires to a netlist network with 19 inputs and 12 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$189438, asynchronously reset by !\rst_ni
Extracted 37 gates and 57 wires to a netlist network with 18 inputs and 11 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$189361, asynchronously reset by !\rst_ni
Extracted 2903 gates and 3268 wires to a netlist network with 363 inputs and 161 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88976, asynchronously reset by !\rst_ni
Extracted 56 gates and 69 wires to a netlist network with 13 inputs and 26 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88781, asynchronously reset by !\rst_ni
Extracted 1925 gates and 3087 wires to a netlist network with 1161 inputs and 641 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88788, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 521 inputs and 385 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88795, asynchronously reset by !\rst_ni
Extracted 2437 gates and 4111 wires to a netlist network with 1673 inputs and 769 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88802, asynchronously reset by !\rst_ni
Extracted 1289 gates and 1814 wires to a netlist network with 524 inputs and 389 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88959, asynchronously reset by !\rst_ni
Extracted 92 gates and 95 wires to a netlist network with 3 inputs and 2 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 101 gates and 126 wires to a netlist network with 24 inputs and 15 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88967, asynchronously reset by !\rst_ni
Extracted 44 gates and 86 wires to a netlist network with 42 inputs and 38 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219527$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 824 gates and 1047 wires to a netlist network with 221 inputs and 129 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 19 gates and 35 wires to a netlist network with 15 inputs and 11 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88872, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1811 wires to a netlist network with 523 inputs and 386 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88942, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 521 inputs and 385 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88830, asynchronously reset by !\rst_ni
Extracted 1288 gates and 1812 wires to a netlist network with 523 inputs and 388 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88879, asynchronously reset by !\rst_ni
Extracted 1289 gates and 1813 wires to a netlist network with 523 inputs and 388 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88809, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 521 inputs and 385 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88816, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 521 inputs and 385 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88935, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 386 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88921, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 386 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88928, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 386 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88672, asynchronously reset by !\rst_ni
Extracted 73 gates and 147 wires to a netlist network with 74 inputs and 36 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88714, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 36 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89030, asynchronously reset by !\rst_ni
Extracted 29 gates and 43 wires to a netlist network with 13 inputs and 16 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89033, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89036, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88717, asynchronously reset by !\rst_ni
Extracted 73 gates and 147 wires to a netlist network with 74 inputs and 37 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89024, asynchronously reset by !\rst_ni
Extracted 84 gates and 88 wires to a netlist network with 3 inputs and 4 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89010, asynchronously reset by !\rst_ni
Extracted 67 gates and 106 wires to a netlist network with 38 inputs and 22 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, asynchronously reset by !\rst_ni
Extracted 106 gates and 139 wires to a netlist network with 32 inputs and 55 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89027, asynchronously reset by !\rst_ni
Extracted 46 gates and 51 wires to a netlist network with 4 inputs and 12 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88837, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 385 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89018, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 10 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89045, asynchronously reset by !\rst_ni
Extracted 11 gates and 12 wires to a netlist network with 1 inputs and 3 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89021, asynchronously reset by !\rst_ni
Extracted 29 gates and 55 wires to a netlist network with 24 inputs and 13 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88844, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 385 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88858, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 385 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88851, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 385 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88666, asynchronously reset by !\rst_ni
Extracted 70 gates and 141 wires to a netlist network with 71 inputs and 34 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 8 gates and 11 wires to a netlist network with 2 inputs and 2 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89042, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88989, asynchronously reset by !\rst_ni
Extracted 157 gates and 186 wires to a netlist network with 27 inputs and 48 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88900, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1811 wires to a netlist network with 523 inputs and 387 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88907, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1809 wires to a netlist network with 522 inputs and 386 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88893, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1810 wires to a netlist network with 522 inputs and 387 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88669, asynchronously reset by !\rst_ni
Extracted 70 gates and 141 wires to a netlist network with 71 inputs and 34 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88738, asynchronously reset by !\rst_ni
Extracted 59 gates and 68 wires to a netlist network with 8 inputs and 7 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 112 wires to a netlist network with 38 inputs and 36 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 98 gates and 136 wires to a netlist network with 38 inputs and 33 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 6637 gates and 9847 wires to a netlist network with 3209 inputs and 32 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 78 gates and 106 wires to a netlist network with 26 inputs and 18 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88720, asynchronously reset by !\rst_ni
Extracted 88 gates and 171 wires to a netlist network with 82 inputs and 44 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 343 gates and 478 wires to a netlist network with 133 inputs and 48 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88982, asynchronously reset by !\rst_ni
Extracted 42 gates and 50 wires to a netlist network with 6 inputs and 6 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88979, asynchronously reset by !\rst_ni
Extracted 330 gates and 701 wires to a netlist network with 370 inputs and 89 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89004, asynchronously reset by !\rst_ni
Extracted 86 gates and 108 wires to a netlist network with 20 inputs and 27 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 180 gates and 415 wires to a netlist network with 234 inputs and 91 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88992, asynchronously reset by !\rst_ni
Extracted 36 gates and 53 wires to a netlist network with 16 inputs and 18 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89039, asynchronously reset by !\rst_ni
Extracted 29 gates and 44 wires to a netlist network with 13 inputs and 17 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 19 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 5 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 3 inputs and 2 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 9 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88948
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 9 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88744, asynchronously reset by !\rst_ni
Extracted 48 gates and 61 wires to a netlist network with 12 inputs and 15 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88756, asynchronously reset by !\rst_ni
Extracted 60 gates and 77 wires to a netlist network with 15 inputs and 17 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 385 gates and 550 wires to a netlist network with 163 inputs and 122 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88750, asynchronously reset by !\rst_ni
Extracted 454 gates and 580 wires to a netlist network with 125 inputs and 133 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$88747, asynchronously reset by !\rst_ni
Extracted 16 gates and 31 wires to a netlist network with 14 inputs and 9 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88774, asynchronously reset by !\rst_ni
Extracted 2090 gates and 2596 wires to a netlist network with 504 inputs and 526 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234129$lo0, asynchronously reset by !\rst_ni
Extracted 14325 gates and 17600 wires to a netlist network with 3275 inputs and 3200 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 37 gates and 39 wires to a netlist network with 2 inputs and 7 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249652$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 1 inputs and 2 outputs.

3.33.112.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  23 cells in clk=\clk_i, en=$abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$219476$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$220331$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$219575$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  1853 cells in clk=\clk_i, en=$abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, arst=!\rst_ni, srst={ }
  1471 cells in clk=\clk_i, en=$abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$231927$u_reg.intg_err, arst=!\rst_ni, srst={ }
  1487 cells in clk=\clk_i, en=$abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, arst=!\rst_ni, srst={ }
  1355 cells in clk=\clk_i, en=$abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, arst=!\rst_ni, srst={ }
  1389 cells in clk=\clk_i, en=$abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, arst=!\rst_ni, srst={ }
  1350 cells in clk=\clk_i, en=$abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684, arst={ }, srst={ }
  127 cells in clk=\clk_i, en=$abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690, arst={ }, srst={ }
  123 cells in clk=\clk_i, en=$abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712, arst={ }, srst={ }
  97 cells in clk=\clk_i, en=$abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718, arst={ }, srst={ }
  115 cells in clk=\clk_i, en=$abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$219521$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$219458$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  2321 cells in clk=\clk_i, en=$abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, arst=!\rst_ni, srst={ }
  1624 cells in clk=\clk_i, en=$abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, arst=!\rst_ni, srst={ }
  2054 cells in clk=\clk_i, en=$abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, arst=!\rst_ni, srst={ }
  258 cells in clk=\clk_i, en=$abc$197258$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=!$abc$197180$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646, arst={ }, srst={ }
  113 cells in clk=\clk_i, en=$abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674, arst={ }, srst={ }
  2309 cells in clk=\clk_i, en=$abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, arst=!\rst_ni, srst={ }
  2055 cells in clk=\clk_i, en=$abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=$abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, arst=!\rst_ni, srst={ }
  1284 cells in clk=\clk_i, en=$abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, arst=!\rst_ni, srst={ }
  1463 cells in clk=\clk_i, en=$abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, arst=!\rst_ni, srst={ }
  155 cells in clk=\clk_i, en=$abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, arst=!\rst_ni, srst={ }
  1798 cells in clk=\clk_i, en=$abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$abc$248767$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  110 cells in clk=\clk_i, en=$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  63 cells in clk=\clk_i, en=$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  50 cells in clk=\clk_i, en=$abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$249797$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, arst=!\rst_ni, srst={ }
  6038 cells in clk=\clk_i, en=$abc$249969$u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, arst=!\rst_ni, srst={ }
  454 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  182 cells in clk=\clk_i, en=$abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, arst=!\rst_ni, srst={ }
  1446 cells in clk=\clk_i, en=$abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, arst=!\rst_ni, srst={ }
  1391 cells in clk=\clk_i, en=$abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, arst=!\rst_ni, srst={ }
  1372 cells in clk=\clk_i, en=$abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, arst=!\rst_ni, srst={ }
  1434 cells in clk=\clk_i, en=$abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$249473$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1547 cells in clk=\clk_i, en=$abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, arst=!\rst_ni, srst={ }
  1328 cells in clk=\clk_i, en=$abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, arst=!\rst_ni, srst={ }
  1517 cells in clk=\clk_i, en=$abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, arst=!\rst_ni, srst={ }
  1102 cells in clk=\clk_i, en=$abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696, arst={ }, srst={ }
  491 cells in clk=\clk_i, en=$abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$249815$auto$opt_dff.cc:219:make_patterns_logic$88948, arst={ }, srst={ }
  2407 cells in clk=\clk_i, en=$abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, arst=!\rst_ni, srst={ }
  2454 cells in clk=\clk_i, en=$abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, arst=!\rst_ni, srst={ }
  668 cells in clk=\clk_i, en=$abc$219527$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  12777 cells in clk=\clk_i, en=$abc$234129$lo0, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$249652$u_kmac_core.process_o, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, asynchronously reset by !\rst_ni
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 10 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219476$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 37 gates and 55 wires to a netlist network with 17 inputs and 10 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, asynchronously reset by !\rst_ni
Extracted 40 gates and 55 wires to a netlist network with 15 inputs and 14 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, asynchronously reset by !\rst_ni
Extracted 40 gates and 44 wires to a netlist network with 4 inputs and 11 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, asynchronously reset by !\rst_ni
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 19 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$220331$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219575$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, asynchronously reset by !\rst_ni
Extracted 1853 gates and 2943 wires to a netlist network with 1090 inputs and 576 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, asynchronously reset by !\rst_ni
Extracted 1471 gates and 2179 wires to a netlist network with 708 inputs and 449 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1810 wires to a netlist network with 523 inputs and 386 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, asynchronously reset by !\rst_ni
Extracted 70 gates and 142 wires to a netlist network with 72 inputs and 35 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$231927$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, asynchronously reset by !\rst_ni
Extracted 1487 gates and 2211 wires to a netlist network with 724 inputs and 489 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1807 wires to a netlist network with 522 inputs and 386 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, asynchronously reset by !\rst_ni
Extracted 1355 gates and 1918 wires to a netlist network with 563 inputs and 418 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, asynchronously reset by !\rst_ni
Extracted 1389 gates and 2015 wires to a netlist network with 626 inputs and 445 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, asynchronously reset by !\rst_ni
Extracted 1350 gates and 1923 wires to a netlist network with 573 inputs and 409 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 4 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 4 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684
Extracted 119 gates and 240 wires to a netlist network with 121 inputs and 73 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702
Extracted 127 gates and 256 wires to a netlist network with 129 inputs and 73 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690
Extracted 101 gates and 204 wires to a netlist network with 103 inputs and 73 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712
Extracted 123 gates and 248 wires to a netlist network with 125 inputs and 73 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718
Extracted 97 gates and 196 wires to a netlist network with 99 inputs and 73 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656
Extracted 115 gates and 232 wires to a netlist network with 117 inputs and 74 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219521$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219458$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 7 inputs and 3 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, asynchronously reset by !\rst_ni
Extracted 2321 gates and 2855 wires to a netlist network with 534 inputs and 398 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, asynchronously reset by !\rst_ni
Extracted 1624 gates and 2485 wires to a netlist network with 861 inputs and 524 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, asynchronously reset by !\rst_ni
Extracted 2054 gates and 2577 wires to a netlist network with 523 inputs and 387 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, asynchronously reset by !\rst_ni
Extracted 45 gates and 58 wires to a netlist network with 13 inputs and 25 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, asynchronously reset by !\rst_ni
Extracted 40 gates and 54 wires to a netlist network with 14 inputs and 16 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, asynchronously reset by !\rst_ni
Extracted 20 gates and 33 wires to a netlist network with 12 inputs and 13 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, asynchronously reset by !\rst_ni
Extracted 24 gates and 41 wires to a netlist network with 16 inputs and 14 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, asynchronously reset by !\rst_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, asynchronously reset by !\rst_ni
Extracted 21 gates and 26 wires to a netlist network with 5 inputs and 8 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197258$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 258 gates and 409 wires to a netlist network with 151 inputs and 135 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$197180$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 56 gates and 89 wires to a netlist network with 33 inputs and 29 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646
Extracted 107 gates and 216 wires to a netlist network with 109 inputs and 74 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666
Extracted 113 gates and 228 wires to a netlist network with 115 inputs and 73 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674
Extracted 107 gates and 216 wires to a netlist network with 109 inputs and 73 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, asynchronously reset by !\rst_ni
Extracted 2309 gates and 2831 wires to a netlist network with 522 inputs and 386 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, asynchronously reset by !\rst_ni
Extracted 2055 gates and 2578 wires to a netlist network with 523 inputs and 386 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, asynchronously reset by !\rst_ni
Extracted 55 gates and 64 wires to a netlist network with 9 inputs and 15 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 522 inputs and 386 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, asynchronously reset by !\rst_ni
Extracted 73 gates and 146 wires to a netlist network with 73 inputs and 38 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, asynchronously reset by !\rst_ni
Extracted 1284 gates and 1805 wires to a netlist network with 521 inputs and 385 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, asynchronously reset by !\rst_ni
Extracted 1463 gates and 2079 wires to a netlist network with 616 inputs and 474 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 4 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, asynchronously reset by !\rst_ni
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 39 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, asynchronously reset by !\rst_ni
Extracted 123 gates and 156 wires to a netlist network with 33 inputs and 52 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, asynchronously reset by !\rst_ni
Extracted 155 gates and 196 wires to a netlist network with 41 inputs and 36 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, asynchronously reset by !\rst_ni
Extracted 1798 gates and 2320 wires to a netlist network with 522 inputs and 387 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 9 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, asynchronously reset by !\rst_ni
Extracted 42 gates and 50 wires to a netlist network with 8 inputs and 6 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, asynchronously reset by !\rst_ni
Extracted 133 gates and 156 wires to a netlist network with 23 inputs and 41 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248767$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 186 gates and 266 wires to a netlist network with 80 inputs and 33 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, asynchronously reset by !\rst_ni
Extracted 61 gates and 74 wires to a netlist network with 13 inputs and 14 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 3 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 110 gates and 148 wires to a netlist network with 38 inputs and 33 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, asynchronously reset by !\rst_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 56 gates and 85 wires to a netlist network with 29 inputs and 21 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 63 gates and 97 wires to a netlist network with 34 inputs and 24 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, asynchronously reset by !\rst_ni
Extracted 50 gates and 68 wires to a netlist network with 18 inputs and 17 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, asynchronously reset by !\rst_ni
Extracted 33 gates and 39 wires to a netlist network with 6 inputs and 6 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249797$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 10 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, asynchronously reset by !\rst_ni
Extracted 73 gates and 147 wires to a netlist network with 74 inputs and 37 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249969$u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 6038 gates and 9254 wires to a netlist network with 3216 inputs and 35 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 13 inputs and 12 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, asynchronously reset by !\rst_ni
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 14 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 454 gates and 655 wires to a netlist network with 201 inputs and 161 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, asynchronously reset by !\rst_ni
Extracted 182 gates and 479 wires to a netlist network with 297 inputs and 161 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, asynchronously reset by !\rst_ni
Extracted 1446 gates and 2096 wires to a netlist network with 650 inputs and 450 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, asynchronously reset by !\rst_ni
Extracted 1391 gates and 1956 wires to a netlist network with 565 inputs and 428 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, asynchronously reset by !\rst_ni
Extracted 1372 gates and 1935 wires to a netlist network with 563 inputs and 410 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, asynchronously reset by !\rst_ni
Extracted 1434 gates and 2020 wires to a netlist network with 586 inputs and 436 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249473$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 98 gates and 259 wires to a netlist network with 161 inputs and 87 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 38 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, asynchronously reset by !\rst_ni
Extracted 1547 gates and 2184 wires to a netlist network with 637 inputs and 444 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, asynchronously reset by !\rst_ni
Extracted 88 gates and 106 wires to a netlist network with 18 inputs and 23 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, asynchronously reset by !\rst_ni
Extracted 1328 gates and 1880 wires to a netlist network with 552 inputs and 405 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, asynchronously reset by !\rst_ni
Extracted 1517 gates and 2268 wires to a netlist network with 751 inputs and 484 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, asynchronously reset by !\rst_ni
Extracted 1102 gates and 1298 wires to a netlist network with 196 inputs and 218 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696
Extracted 93 gates and 188 wires to a netlist network with 95 inputs and 73 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, asynchronously reset by !\rst_ni
Extracted 491 gates and 654 wires to a netlist network with 163 inputs and 132 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249815$auto$opt_dff.cc:219:make_patterns_logic$88948
Extracted 17 gates and 28 wires to a netlist network with 10 inputs and 9 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, asynchronously reset by !\rst_ni
Extracted 2407 gates and 2855 wires to a netlist network with 448 inputs and 158 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, asynchronously reset by !\rst_ni
Extracted 2454 gates and 4013 wires to a netlist network with 1559 inputs and 775 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, asynchronously reset by !\rst_ni
Extracted 76 gates and 151 wires to a netlist network with 75 inputs and 39 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$219527$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 668 gates and 911 wires to a netlist network with 243 inputs and 112 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265358$lo0, asynchronously reset by !\rst_ni
Extracted 12777 gates and 16027 wires to a netlist network with 3250 inputs and 3200 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249652$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.34.112.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  24 cells in clk=\clk_i, en=$abc$265358$abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$265383$abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$265407$abc$219476$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$265444$abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$265483$abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_i, en=$abc$265566$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$265605$abc$220331$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$265614$abc$219575$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  2295 cells in clk=\clk_i, en=$abc$265620$abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, arst=!\rst_ni, srst={ }
  1540 cells in clk=\clk_i, en=$abc$267850$abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$270745$abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$270753$abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$270881$abc$231927$u_reg.intg_err, arst=!\rst_ni, srst={ }
  1689 cells in clk=\clk_i, en=$abc$271107$abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, arst=!\rst_ni, srst={ }
  1431 cells in clk=\clk_i, en=$abc$272760$abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, arst=!\rst_ni, srst={ }
  1452 cells in clk=\clk_i, en=$abc$274046$abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, arst=!\rst_ni, srst={ }
  1590 cells in clk=\clk_i, en=$abc$275397$abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$278271$abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$278286$abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$278304$abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$abc$278319$abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684, arst={ }, srst={ }
  145 cells in clk=\clk_i, en=$abc$278538$abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$278757$abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690, arst={ }, srst={ }
  125 cells in clk=\clk_i, en=$abc$278976$abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712, arst={ }, srst={ }
  96 cells in clk=\clk_i, en=$abc$279195$abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718, arst={ }, srst={ }
  48 cells in clk=\clk_i, en=$abc$265507$abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$279634$abc$219521$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  1393 cells in clk=\clk_i, en=$abc$279655$abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, arst=!\rst_ni, srst={ }
  1906 cells in clk=\clk_i, en=$abc$281005$abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$284342$abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$284362$abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$284252$abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$284385$abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$284403$abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$284412$abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, arst=!\rst_ni, srst={ }
  259 cells in clk=\clk_i, en=$abc$284434$abc$197258$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$284695$abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=!$abc$284702$abc$197180$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$abc$284761$abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646, arst={ }, srst={ }
  140 cells in clk=\clk_i, en=$abc$284981$abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666, arst={ }, srst={ }
  80 cells in clk=\clk_i, en=$abc$285200$abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674, arst={ }, srst={ }
  1326 cells in clk=\clk_i, en=$abc$285419$abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, arst=!\rst_ni, srst={ }
  113 cells in clk=\clk_i, en=$abc$279414$abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656, arst={ }, srst={ }
  56 cells in clk=\clk_i, en=$abc$287992$abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$284298$abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$289337$abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, arst=!\rst_ni, srst={ }
  1373 cells in clk=\clk_i, en=$abc$289443$abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$292124$abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$292164$abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, arst=!\rst_ni, srst={ }
  1398 cells in clk=\clk_i, en=$abc$290728$abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$334508$abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  100 cells in clk=\clk_i, en=$abc$292271$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=$abc$292383$abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$294067$abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$294110$abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$294234$abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$294573$abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$294596$abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$294608$abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$294620$abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$294629$abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$294516$abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$294774$abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$294789$abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$294966$abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$295015$abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$295049$abc$249797$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  185 cells in clk=\clk_i, en=$abc$294336$abc$248767$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$295066$abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, arst=!\rst_ni, srst={ }
  6890 cells in clk=\clk_i, en=$abc$295172$abc$249969$u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$302066$abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$302090$abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, arst=!\rst_ni, srst={ }
  398 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  181 cells in clk=\clk_i, en=$abc$302585$abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, arst=!\rst_ni, srst={ }
  1561 cells in clk=\clk_i, en=$abc$302773$abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, arst=!\rst_ni, srst={ }
  1370 cells in clk=\clk_i, en=$abc$304476$abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, arst=!\rst_ni, srst={ }
  1365 cells in clk=\clk_i, en=$abc$305914$abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$abc$308801$abc$249473$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  1394 cells in clk=\clk_i, en=$abc$288047$abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$308900$abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=$abc$310614$abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, arst=!\rst_ni, srst={ }
  750 cells in clk=\clk_i, en=$abc$321028$abc$219527$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  1640 cells in clk=\clk_i, en=$abc$310695$abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, arst=!\rst_ni, srst={ }
  1816 cells in clk=\clk_i, en=$abc$312053$abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, arst=!\rst_ni, srst={ }
  1069 cells in clk=\clk_i, en=$abc$313791$abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, arst=!\rst_ni, srst={ }
  1562 cells in clk=\clk_i, en=$abc$292509$abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, arst=!\rst_ni, srst={ }
  1427 cells in clk=\clk_i, en=$abc$308943$abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, arst=!\rst_ni, srst={ }
  1306 cells in clk=\clk_i, en=$abc$286705$abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, arst=!\rst_ni, srst={ }
  1388 cells in clk=\clk_i, en=$abc$276862$abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, arst=!\rst_ni, srst={ }
  494 cells in clk=\clk_i, en=$abc$315165$abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$270778$abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, arst=!\rst_ni, srst={ }
  1657 cells in clk=\clk_i, en=$abc$282965$abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=1'0, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$314946$abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696, arst={ }, srst={ }
  2274 cells in clk=\clk_i, en=$abc$315686$abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, arst=!\rst_ni, srst={ }
  1568 cells in clk=\clk_i, en=$abc$307325$abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, arst=!\rst_ni, srst={ }
  1840 cells in clk=\clk_i, en=$abc$317949$abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, arst=!\rst_ni, srst={ }
  1429 cells in clk=\clk_i, en=$abc$269458$abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$320920$abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, arst=!\rst_ni, srst={ }
  12750 cells in clk=\clk_i, en=$abc$265358$lo0, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$334533$abc$249652$u_kmac_core.process_o, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265358$abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, asynchronously reset by !\rst_ni
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 11 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265383$abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265407$abc$219476$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 37 gates and 52 wires to a netlist network with 15 inputs and 8 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265444$abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, asynchronously reset by !\rst_ni
Extracted 35 gates and 49 wires to a netlist network with 14 inputs and 13 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265483$abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265566$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, asynchronously reset by !\rst_ni
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 22 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265605$abc$220331$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265614$abc$219575$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265620$abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, asynchronously reset by !\rst_ni
Extracted 2295 gates and 3413 wires to a netlist network with 1118 inputs and 601 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267850$abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, asynchronously reset by !\rst_ni
Extracted 1540 gates and 2179 wires to a netlist network with 639 inputs and 428 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$270745$abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$270753$abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$270881$abc$231927$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$271107$abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, asynchronously reset by !\rst_ni
Extracted 1689 gates and 2483 wires to a netlist network with 794 inputs and 490 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$272760$abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, asynchronously reset by !\rst_ni
Extracted 1431 gates and 2099 wires to a netlist network with 668 inputs and 439 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$274046$abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, asynchronously reset by !\rst_ni
Extracted 1452 gates and 2079 wires to a netlist network with 627 inputs and 443 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$275397$abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, asynchronously reset by !\rst_ni
Extracted 1590 gates and 2357 wires to a netlist network with 767 inputs and 472 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278271$abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278286$abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278304$abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, asynchronously reset by !\rst_ni
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 4 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278319$abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684
Extracted 119 gates and 240 wires to a netlist network with 121 inputs and 73 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278538$abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702
Extracted 145 gates and 292 wires to a netlist network with 147 inputs and 73 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278757$abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690
Extracted 101 gates and 204 wires to a netlist network with 103 inputs and 73 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278976$abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712
Extracted 125 gates and 252 wires to a netlist network with 127 inputs and 74 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279195$abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718
Extracted 96 gates and 194 wires to a netlist network with 98 inputs and 73 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265507$abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, asynchronously reset by !\rst_ni
Extracted 48 gates and 52 wires to a netlist network with 4 inputs and 11 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279634$abc$219521$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279655$abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, asynchronously reset by !\rst_ni
Extracted 1393 gates and 1971 wires to a netlist network with 578 inputs and 412 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$281005$abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, asynchronously reset by !\rst_ni
Extracted 1906 gates and 2781 wires to a netlist network with 875 inputs and 505 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284342$abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 11 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284362$abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, asynchronously reset by !\rst_ni
Extracted 20 gates and 36 wires to a netlist network with 15 inputs and 14 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284252$abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, asynchronously reset by !\rst_ni
Extracted 46 gates and 58 wires to a netlist network with 12 inputs and 26 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284385$abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284403$abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284412$abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, asynchronously reset by !\rst_ni
Extracted 20 gates and 25 wires to a netlist network with 5 inputs and 8 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284434$abc$197258$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 259 gates and 411 wires to a netlist network with 152 inputs and 133 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284695$abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$284702$abc$197180$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 53 gates and 86 wires to a netlist network with 32 inputs and 22 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284761$abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646
Extracted 108 gates and 218 wires to a netlist network with 110 inputs and 73 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284981$abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666
Extracted 140 gates and 282 wires to a netlist network with 142 inputs and 73 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$285200$abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674
Extracted 80 gates and 162 wires to a netlist network with 82 inputs and 73 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$285419$abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, asynchronously reset by !\rst_ni
Extracted 1326 gates and 1885 wires to a netlist network with 559 inputs and 400 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279414$abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656
Extracted 113 gates and 228 wires to a netlist network with 115 inputs and 74 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$287992$abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, asynchronously reset by !\rst_ni
Extracted 56 gates and 65 wires to a netlist network with 9 inputs and 16 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284298$abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, asynchronously reset by !\rst_ni
Extracted 38 gates and 51 wires to a netlist network with 13 inputs and 17 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$289337$abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, asynchronously reset by !\rst_ni
Extracted 74 gates and 148 wires to a netlist network with 74 inputs and 39 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$289443$abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, asynchronously reset by !\rst_ni
Extracted 1373 gates and 1983 wires to a netlist network with 610 inputs and 465 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$292124$abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 3 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$292164$abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, asynchronously reset by !\rst_ni
Extracted 73 gates and 148 wires to a netlist network with 75 inputs and 38 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$290728$abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, asynchronously reset by !\rst_ni
Extracted 1398 gates and 1977 wires to a netlist network with 579 inputs and 437 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334508$abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$292271$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, asynchronously reset by !\rst_ni
Extracted 100 gates and 126 wires to a netlist network with 26 inputs and 43 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$292383$abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, asynchronously reset by !\rst_ni
Extracted 60 gates and 68 wires to a netlist network with 8 inputs and 4 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294067$abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, asynchronously reset by !\rst_ni
Extracted 34 gates and 39 wires to a netlist network with 5 inputs and 3 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294110$abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, asynchronously reset by !\rst_ni
Extracted 118 gates and 140 wires to a netlist network with 22 inputs and 35 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294234$abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294573$abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 3 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294596$abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356241$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294608$abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294620$abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294629$abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294516$abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, asynchronously reset by !\rst_ni
Extracted 58 gates and 70 wires to a netlist network with 12 inputs and 15 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294774$abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294789$abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 61 gates and 95 wires to a netlist network with 34 inputs and 23 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 64 gates and 98 wires to a netlist network with 34 inputs and 22 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294966$abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, asynchronously reset by !\rst_ni
Extracted 48 gates and 67 wires to a netlist network with 19 inputs and 16 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$295015$abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, asynchronously reset by !\rst_ni
Extracted 34 gates and 39 wires to a netlist network with 5 inputs and 3 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$295049$abc$249797$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 9 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294336$abc$248767$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 185 gates and 261 wires to a netlist network with 74 inputs and 32 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$295066$abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, asynchronously reset by !\rst_ni
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 36 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$295172$abc$249969$u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 6890 gates and 10111 wires to a netlist network with 3221 inputs and 39 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$302066$abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 12 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$302090$abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, asynchronously reset by !\rst_ni
Extracted 30 gates and 50 wires to a netlist network with 20 inputs and 18 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 398 gates and 574 wires to a netlist network with 175 inputs and 142 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$302585$abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, asynchronously reset by !\rst_ni
Extracted 181 gates and 478 wires to a netlist network with 297 inputs and 160 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$302773$abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, asynchronously reset by !\rst_ni
Extracted 1561 gates and 2099 wires to a netlist network with 538 inputs and 396 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$304476$abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, asynchronously reset by !\rst_ni
Extracted 1370 gates and 1912 wires to a netlist network with 542 inputs and 397 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$305914$abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, asynchronously reset by !\rst_ni
Extracted 1365 gates and 1913 wires to a netlist network with 548 inputs and 398 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$363992$abc$308801$abc$249473$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 92 gates and 249 wires to a netlist network with 157 inputs and 84 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288047$abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, asynchronously reset by !\rst_ni
Extracted 1394 gates and 1991 wires to a netlist network with 597 inputs and 425 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308900$abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 78 wires to a netlist network with 38 inputs and 37 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310614$abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, asynchronously reset by !\rst_ni
Extracted 81 gates and 99 wires to a netlist network with 18 inputs and 23 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321028$abc$219527$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 750 gates and 957 wires to a netlist network with 207 inputs and 76 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 107 gates and 146 wires to a netlist network with 39 inputs and 33 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310695$abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, asynchronously reset by !\rst_ni
Extracted 1640 gates and 2453 wires to a netlist network with 813 inputs and 497 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312053$abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, asynchronously reset by !\rst_ni
Extracted 1816 gates and 2693 wires to a netlist network with 877 inputs and 511 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313791$abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, asynchronously reset by !\rst_ni
Extracted 1069 gates and 1264 wires to a netlist network with 195 inputs and 191 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$292509$abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, asynchronously reset by !\rst_ni
Extracted 1562 gates and 2100 wires to a netlist network with 538 inputs and 391 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308943$abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, asynchronously reset by !\rst_ni
Extracted 1427 gates and 1958 wires to a netlist network with 531 inputs and 391 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$286705$abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, asynchronously reset by !\rst_ni
Extracted 1306 gates and 1839 wires to a netlist network with 533 inputs and 396 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$276862$abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, asynchronously reset by !\rst_ni
Extracted 1388 gates and 1928 wires to a netlist network with 540 inputs and 400 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315165$abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, asynchronously reset by !\rst_ni
Extracted 494 gates and 656 wires to a netlist network with 162 inputs and 131 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$270778$abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 37 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$282965$abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, asynchronously reset by !\rst_ni
Extracted 1657 gates and 2390 wires to a netlist network with 733 inputs and 501 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 8 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314946$abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 73 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315686$abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, asynchronously reset by !\rst_ni
Extracted 2274 gates and 2691 wires to a netlist network with 417 inputs and 154 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$307325$abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, asynchronously reset by !\rst_ni
Extracted 1568 gates and 2273 wires to a netlist network with 705 inputs and 466 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$317949$abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, asynchronously reset by !\rst_ni
Extracted 1840 gates and 2271 wires to a netlist network with 431 inputs and 398 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269458$abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, asynchronously reset by !\rst_ni
Extracted 1429 gates and 2051 wires to a netlist network with 622 inputs and 450 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320920$abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, asynchronously reset by !\rst_ni
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 37 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334542$lo0, asynchronously reset by !\rst_ni
Extracted 12750 gates and 16000 wires to a netlist network with 3250 inputs and 3200 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334533$abc$249652$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.35.112.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  25 cells in clk=\clk_i, en=$abc$334542$abc$265358$abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$334568$abc$265383$abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$334592$abc$265407$abc$219476$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$334613$abc$265444$abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$334649$abc$265483$abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$334674$abc$265566$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$334726$abc$265605$abc$220331$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$334735$abc$265614$abc$219575$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  2494 cells in clk=\clk_i, en=$abc$334741$abc$265620$abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$338710$abc$270745$abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$338720$abc$270753$abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, arst=!\rst_ni, srst={ }
  229 cells in clk=\clk_i, en=$abc$338745$abc$270881$abc$231927$u_reg.intg_err, arst=!\rst_ni, srst={ }
  1712 cells in clk=\clk_i, en=$abc$338975$abc$271107$abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, arst=!\rst_ni, srst={ }
  1598 cells in clk=\clk_i, en=$abc$340786$abc$272760$abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, arst=!\rst_ni, srst={ }
  1734 cells in clk=\clk_i, en=$abc$342343$abc$274046$abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$345528$abc$278271$abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$345542$abc$278286$abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$345559$abc$278304$abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$abc$345574$abc$278319$abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$abc$345793$abc$278538$abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$346012$abc$278757$abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690, arst={ }, srst={ }
  110 cells in clk=\clk_i, en=$abc$346231$abc$278976$abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$346729$abc$279634$abc$219521$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  1479 cells in clk=\clk_i, en=$abc$346748$abc$279655$abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$350016$abc$284342$abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$350036$abc$284362$abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$350104$abc$284385$abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$350121$abc$284403$abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, arst=!\rst_ni, srst={ }
  259 cells in clk=\clk_i, en=$abc$350155$abc$284434$abc$197258$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$350415$abc$284695$abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=!$abc$350421$abc$284702$abc$197180$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  146 cells in clk=\clk_i, en=$abc$350468$abc$284761$abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$abc$350687$abc$284981$abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$350906$abc$285200$abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674, arst={ }, srst={ }
  45 cells in clk=\clk_i, en=$abc$350057$abc$284252$abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=$abc$352701$abc$287992$abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$352752$abc$284298$abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, arst=!\rst_ni, srst={ }
  1384 cells in clk=\clk_i, en=$abc$351125$abc$285419$abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$352790$abc$289337$abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, arst=!\rst_ni, srst={ }
  111 cells in clk=\clk_i, en=$abc$346451$abc$279195$abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718, arst={ }, srst={ }
  1461 cells in clk=\clk_i, en=$abc$352897$abc$289443$abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$354286$abc$292124$abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$354326$abc$292164$abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$355791$abc$334508$abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  134 cells in clk=\clk_i, en=$abc$355816$abc$292271$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$356401$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$355980$abc$294067$abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$371066$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$356018$abc$294110$abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$356235$abc$294573$abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$abc$355913$abc$292383$abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$352481$abc$279414$abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$356258$abc$294596$abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$356241$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$356271$abc$294608$abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$356283$abc$294620$abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$356293$abc$294629$abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$356473$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$356362$abc$294774$abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$356376$abc$294789$abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$356401$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  61 cells in clk=\clk_i, en=$abc$356473$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$356556$abc$294966$abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$356606$abc$295015$abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$356633$abc$295049$abc$249797$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  240 cells in clk=\clk_i, en=$abc$356648$abc$294336$abc$248767$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$356820$abc$295066$abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$363967$abc$302066$abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$363992$abc$302090$abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, arst=!\rst_ni, srst={ }
  180 cells in clk=\clk_i, en=$abc$364455$abc$302585$abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, arst=!\rst_ni, srst={ }
  1366 cells in clk=\clk_i, en=$abc$364642$abc$302773$abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, arst=!\rst_ni, srst={ }
  1318 cells in clk=\clk_i, en=$abc$366016$abc$304476$abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=$abc$363992$abc$308801$abc$249473$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$370205$abc$308900$abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$356241$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  81 cells in clk=\clk_i, en=$abc$370247$abc$310614$abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$350134$abc$284412$abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, arst=!\rst_ni, srst={ }
  695 cells in clk=\clk_i, en=$abc$370329$abc$321028$abc$219527$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=$abc$356306$abc$294516$abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$371066$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  1807 cells in clk=\clk_i, en=$abc$371197$abc$310695$abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, arst=!\rst_ni, srst={ }
  1669 cells in clk=\clk_i, en=$abc$343814$abc$275397$abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, arst=!\rst_ni, srst={ }
  1033 cells in clk=\clk_i, en=$abc$374964$abc$313791$abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, arst=!\rst_ni, srst={ }
  1540 cells in clk=\clk_i, en=$abc$376028$abc$292509$abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$356133$abc$294234$abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, arst=!\rst_ni, srst={ }
  1422 cells in clk=\clk_i, en=$abc$377591$abc$308943$abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, arst=!\rst_ni, srst={ }
  1350 cells in clk=\clk_i, en=$abc$378932$abc$286705$abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$346670$abc$265507$abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, arst=!\rst_ni, srst={ }
  1362 cells in clk=\clk_i, en=$abc$367344$abc$305914$abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$391280$abc$320920$abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, arst=!\rst_ni, srst={ }
  1622 cells in clk=\clk_i, en=$abc$348134$abc$281005$abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, arst=!\rst_ni, srst={ }
  1415 cells in clk=\clk_i, en=$abc$354432$abc$290728$abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, arst=!\rst_ni, srst={ }
  493 cells in clk=\clk_i, en=$abc$381582$abc$315165$abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$382076$abc$270778$abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, arst=!\rst_ni, srst={ }
  1522 cells in clk=\clk_i, en=$abc$382181$abc$282965$abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=1'0, arst={ }, srst={ }
  1567 cells in clk=\clk_i, en=$abc$337213$abc$267850$abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, arst=!\rst_ni, srst={ }
  335 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1404 cells in clk=\clk_i, en=$abc$380269$abc$276862$abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, arst=!\rst_ni, srst={ }
  1929 cells in clk=\clk_i, en=$abc$372989$abc$312053$abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$384068$abc$314946$abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696, arst={ }, srst={ }
  2155 cells in clk=\clk_i, en=$abc$384287$abc$315686$abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, arst=!\rst_ni, srst={ }
  1597 cells in clk=\clk_i, en=$abc$386488$abc$307325$abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, arst=!\rst_ni, srst={ }
  1626 cells in clk=\clk_i, en=$abc$388159$abc$317949$abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, arst=!\rst_ni, srst={ }
  1499 cells in clk=\clk_i, en=$abc$389754$abc$269458$abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, arst=!\rst_ni, srst={ }
  1438 cells in clk=\clk_i, en=$abc$368778$abc$288047$abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, arst=!\rst_ni, srst={ }
  7014 cells in clk=\clk_i, en=$abc$356925$abc$295172$abc$249969$u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  12752 cells in clk=\clk_i, en=$abc$334542$lo0, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$404187$abc$334533$abc$249652$u_kmac_core.process_o, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334542$abc$265358$abc$234129$auto$opt_dff.cc:194:make_patterns_logic$89021, asynchronously reset by !\rst_ni
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 11 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334568$abc$265383$abc$232393$auto$opt_dff.cc:219:make_patterns_logic$89033, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334592$abc$265407$abc$219476$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 8 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334613$abc$265444$abc$208197$auto$opt_dff.cc:219:make_patterns_logic$189496, asynchronously reset by !\rst_ni
Extracted 33 gates and 47 wires to a netlist network with 14 inputs and 14 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334649$abc$265483$abc$232422$auto$opt_dff.cc:219:make_patterns_logic$89036, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334674$abc$265566$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89010, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 8 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334726$abc$265605$abc$220331$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334735$abc$265614$abc$219575$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$334741$abc$265620$abc$222922$auto$opt_dff.cc:219:make_patterns_logic$88830, asynchronously reset by !\rst_ni
Extracted 2494 gates and 3634 wires to a netlist network with 1140 inputs and 596 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338710$abc$270745$abc$219527$auto$opt_dff.cc:194:make_patterns_logic$88967, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338720$abc$270753$abc$232363$auto$opt_dff.cc:219:make_patterns_logic$89030, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338745$abc$270881$abc$231927$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 229 gates and 321 wires to a netlist network with 91 inputs and 3 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338975$abc$271107$abc$229355$auto$opt_dff.cc:219:make_patterns_logic$88921, asynchronously reset by !\rst_ni
Extracted 1712 gates and 2424 wires to a netlist network with 712 inputs and 465 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$340786$abc$272760$abc$228069$auto$opt_dff.cc:219:make_patterns_logic$88935, asynchronously reset by !\rst_ni
Extracted 1598 gates and 2309 wires to a netlist network with 711 inputs and 458 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$342343$abc$274046$abc$226784$auto$opt_dff.cc:219:make_patterns_logic$88816, asynchronously reset by !\rst_ni
Extracted 1734 gates and 2622 wires to a netlist network with 888 inputs and 524 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$345528$abc$278271$abc$206975$auto$opt_dff.cc:219:make_patterns_logic$193219, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$345542$abc$278286$abc$206955$auto$opt_dff.cc:219:make_patterns_logic$193299, asynchronously reset by !\rst_ni
Extracted 14 gates and 17 wires to a netlist network with 3 inputs and 5 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$345559$abc$278304$abc$206940$auto$opt_dff.cc:219:make_patterns_logic$193379, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$345574$abc$278319$abc$206502$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[4][0][0]$y$193684
Extracted 119 gates and 240 wires to a netlist network with 121 inputs and 73 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$345793$abc$278538$abc$206283$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[7][0][0]$y$193702
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 73 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346012$abc$278757$abc$206064$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[5][0][0]$y$193690
Extracted 101 gates and 204 wires to a netlist network with 103 inputs and 73 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346231$abc$278976$abc$205845$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[8][0][0]$y$193712
Extracted 110 gates and 222 wires to a netlist network with 112 inputs and 74 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346729$abc$279634$abc$219521$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346748$abc$279655$abc$214655$auto$opt_dff.cc:219:make_patterns_logic$88795, asynchronously reset by !\rst_ni
Extracted 1479 gates and 2151 wires to a netlist network with 672 inputs and 446 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350016$abc$284342$abc$208175$auto$opt_dff.cc:194:make_patterns_logic$189421, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 10 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350036$abc$284362$abc$208152$auto$opt_dff.cc:194:make_patterns_logic$189479, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 14 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350104$abc$284385$abc$206990$auto$opt_dff.cc:219:make_patterns_logic$193139, asynchronously reset by !\rst_ni
Extracted 14 gates and 17 wires to a netlist network with 3 inputs and 5 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350121$abc$284403$abc$234121$auto$opt_dff.cc:194:make_patterns_logic$89045, asynchronously reset by !\rst_ni
Extracted 5 gates and 6 wires to a netlist network with 1 inputs and 3 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350155$abc$284434$abc$197258$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 259 gates and 411 wires to a netlist network with 152 inputs and 133 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350415$abc$284695$abc$197252$auto$opt_dff.cc:194:make_patterns_logic$88985, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$350421$abc$284702$abc$197180$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 20 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350468$abc$284761$abc$205187$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[0][0][0]$y$193646
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 74 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350687$abc$284981$abc$204968$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[2][0][0]$y$193666
Extracted 138 gates and 278 wires to a netlist network with 140 inputs and 73 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350906$abc$285200$abc$204748$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[3][0][0]$y$193674
Extracted 82 gates and 166 wires to a netlist network with 84 inputs and 73 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350057$abc$284252$abc$210498$auto$opt_dff.cc:194:make_patterns_logic$88976, asynchronously reset by !\rst_ni
Extracted 45 gates and 57 wires to a netlist network with 12 inputs and 25 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352701$abc$287992$abc$197762$auto$opt_dff.cc:194:make_patterns_logic$88741, asynchronously reset by !\rst_ni
Extracted 50 gates and 58 wires to a netlist network with 8 inputs and 12 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352752$abc$284298$abc$208236$auto$opt_dff.cc:219:make_patterns_logic$189438, asynchronously reset by !\rst_ni
Extracted 38 gates and 50 wires to a netlist network with 12 inputs and 17 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$351125$abc$285419$abc$200514$auto$opt_dff.cc:219:make_patterns_logic$88886, asynchronously reset by !\rst_ni
Extracted 1384 gates and 1970 wires to a netlist network with 586 inputs and 420 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352790$abc$289337$abc$232259$auto$opt_dff.cc:219:make_patterns_logic$88714, asynchronously reset by !\rst_ni
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 36 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346451$abc$279195$abc$205626$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[9][0][0]$y$193718
Extracted 111 gates and 224 wires to a netlist network with 113 inputs and 73 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352897$abc$289443$abc$203463$auto$opt_dff.cc:219:make_patterns_logic$88823, asynchronously reset by !\rst_ni
Extracted 1461 gates and 2132 wires to a netlist network with 671 inputs and 460 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$354286$abc$292124$abc$232556$auto$opt_dff.cc:194:make_patterns_logic$89024, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 3 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$354326$abc$292164$abc$232451$auto$opt_dff.cc:219:make_patterns_logic$88717, asynchronously reset by !\rst_ni
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 39 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355791$abc$334508$abc$265328$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355816$abc$292271$abc$232596$auto$opt_dff.cc:194:make_patterns_logic$89007, asynchronously reset by !\rst_ni
Extracted 134 gates and 148 wires to a netlist network with 14 inputs and 22 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356401$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355980$abc$294067$abc$242256$auto$opt_dff.cc:194:make_patterns_logic$88738, asynchronously reset by !\rst_ni
Extracted 33 gates and 38 wires to a netlist network with 5 inputs and 4 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$371066$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356018$abc$294110$abc$238158$auto$opt_dff.cc:194:make_patterns_logic$88989, asynchronously reset by !\rst_ni
Extracted 116 gates and 137 wires to a netlist network with 21 inputs and 36 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356235$abc$294573$abc$242481$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 3 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355913$abc$292383$abc$219405$auto$opt_dff.cc:219:make_patterns_logic$88959, asynchronously reset by !\rst_ni
Extracted 93 gates and 133 wires to a netlist network with 40 inputs and 36 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352481$abc$279414$abc$205407$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[1][0][0]$y$193656
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 73 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356258$abc$294596$abc$249790$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356241$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356271$abc$294608$abc$249779$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356283$abc$294620$abc$242301$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356293$abc$294629$abc$249767$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356473$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356362$abc$294774$abc$250769$auto$opt_dff.cc:194:make_patterns_logic$88747, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356376$abc$294789$abc$249685$auto$opt_dff.cc:219:make_patterns_logic$89039, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 13 inputs and 11 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356401$abc$294052$abc$242500$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 61 gates and 95 wires to a netlist network with 34 inputs and 23 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356473$abc$294881$abc$249715$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 61 gates and 95 wires to a netlist network with 34 inputs and 22 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356556$abc$294966$abc$249858$auto$opt_dff.cc:194:make_patterns_logic$88744, asynchronously reset by !\rst_ni
Extracted 48 gates and 67 wires to a netlist network with 19 inputs and 17 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356606$abc$295015$abc$249014$auto$opt_dff.cc:194:make_patterns_logic$88982, asynchronously reset by !\rst_ni
Extracted 27 gates and 31 wires to a netlist network with 4 inputs and 4 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356633$abc$295049$abc$249797$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 9 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356648$abc$294336$abc$248767$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 240 gates and 344 wires to a netlist network with 103 inputs and 55 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356820$abc$295066$abc$238016$auto$opt_dff.cc:219:make_patterns_logic$88666, asynchronously reset by !\rst_ni
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 36 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$363967$abc$302066$abc$238129$auto$opt_dff.cc:219:make_patterns_logic$89042, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 12 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$363992$abc$302090$abc$249652$auto$opt_dff.cc:194:make_patterns_logic$88992, asynchronously reset by !\rst_ni
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 15 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$364455$abc$302585$abc$249048$auto$opt_dff.cc:194:make_patterns_logic$88979, asynchronously reset by !\rst_ni
Extracted 180 gates and 477 wires to a netlist network with 297 inputs and 159 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$364642$abc$302773$abc$234158$auto$opt_dff.cc:219:make_patterns_logic$88844, asynchronously reset by !\rst_ni
Extracted 1366 gates and 1900 wires to a netlist network with 534 inputs and 391 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$366016$abc$304476$abc$235444$auto$opt_dff.cc:219:make_patterns_logic$88858, asynchronously reset by !\rst_ni
Extracted 1318 gates and 1858 wires to a netlist network with 540 inputs and 399 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$363992$abc$308801$abc$249473$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 94 gates and 252 wires to a netlist network with 158 inputs and 86 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$370205$abc$308900$abc$249900$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 78 wires to a netlist network with 38 inputs and 37 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356241$abc$294579$abc$242473$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$370247$abc$310614$abc$249381$auto$opt_dff.cc:194:make_patterns_logic$89004, asynchronously reset by !\rst_ni
Extracted 81 gates and 98 wires to a netlist network with 17 inputs and 22 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350134$abc$284412$abc$234096$auto$opt_dff.cc:219:make_patterns_logic$89018, asynchronously reset by !\rst_ni
Extracted 20 gates and 25 wires to a netlist network with 5 inputs and 8 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$370329$abc$321028$abc$219527$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 695 gates and 932 wires to a netlist network with 237 inputs and 108 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356306$abc$294516$abc$249907$auto$opt_dff.cc:194:make_patterns_logic$88756, asynchronously reset by !\rst_ni
Extracted 55 gates and 66 wires to a netlist network with 10 inputs and 14 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$371066$abc$294638$abc$242295$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 117 gates and 157 wires to a netlist network with 40 inputs and 33 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$371197$abc$310695$abc$236730$auto$opt_dff.cc:219:make_patterns_logic$88851, asynchronously reset by !\rst_ni
Extracted 1807 gates and 2636 wires to a netlist network with 829 inputs and 518 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$343814$abc$275397$abc$225499$auto$opt_dff.cc:219:make_patterns_logic$88809, asynchronously reset by !\rst_ni
Extracted 1669 gates and 2400 wires to a netlist network with 731 inputs and 479 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$374964$abc$313791$abc$207010$auto$opt_dff.cc:219:make_patterns_logic$189694, asynchronously reset by !\rst_ni
Extracted 1033 gates and 1229 wires to a netlist network with 196 inputs and 201 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$376028$abc$292509$abc$195252$auto$opt_dff.cc:219:make_patterns_logic$88914, asynchronously reset by !\rst_ni
Extracted 1540 gates and 2062 wires to a netlist network with 522 inputs and 385 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356133$abc$294234$abc$242154$auto$opt_dff.cc:219:make_patterns_logic$88669, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$377591$abc$308943$abc$240867$auto$opt_dff.cc:219:make_patterns_logic$88893, asynchronously reset by !\rst_ni
Extracted 1422 gates and 2028 wires to a netlist network with 606 inputs and 421 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$378932$abc$286705$abc$197818$auto$opt_dff.cc:219:make_patterns_logic$88865, asynchronously reset by !\rst_ni
Extracted 1350 gates and 1895 wires to a netlist network with 545 inputs and 398 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346670$abc$265507$abc$232758$auto$opt_dff.cc:194:make_patterns_logic$89027, asynchronously reset by !\rst_ni
Extracted 48 gates and 52 wires to a netlist network with 4 inputs and 11 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$367344$abc$305914$abc$238294$auto$opt_dff.cc:219:make_patterns_logic$88900, asynchronously reset by !\rst_ni
Extracted 1362 gates and 1941 wires to a netlist network with 579 inputs and 411 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$391280$abc$320920$abc$248649$auto$opt_dff.cc:219:make_patterns_logic$88720, asynchronously reset by !\rst_ni
Extracted 72 gates and 144 wires to a netlist network with 72 inputs and 37 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$348134$abc$281005$abc$213370$auto$opt_dff.cc:219:make_patterns_logic$88788, asynchronously reset by !\rst_ni
Extracted 1622 gates and 2238 wires to a netlist network with 616 inputs and 423 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$354432$abc$290728$abc$218116$auto$opt_dff.cc:219:make_patterns_logic$88802, asynchronously reset by !\rst_ni
Extracted 1415 gates and 2047 wires to a netlist network with 632 inputs and 438 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$381582$abc$315165$abc$250373$auto$opt_dff.cc:194:make_patterns_logic$88750, asynchronously reset by !\rst_ni
Extracted 493 gates and 655 wires to a netlist network with 162 inputs and 131 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$382076$abc$270778$abc$232154$auto$opt_dff.cc:219:make_patterns_logic$88672, asynchronously reset by !\rst_ni
Extracted 77 gates and 155 wires to a netlist network with 78 inputs and 40 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$382181$abc$282965$abc$210549$auto$opt_dff.cc:219:make_patterns_logic$88781, asynchronously reset by !\rst_ni
Extracted 1522 gates and 2060 wires to a netlist network with 538 inputs and 395 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 8 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$337213$abc$267850$abc$221637$auto$opt_dff.cc:219:make_patterns_logic$88942, asynchronously reset by !\rst_ni
Extracted 1567 gates and 2258 wires to a netlist network with 691 inputs and 461 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 335 gates and 483 wires to a netlist network with 146 inputs and 109 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$380269$abc$276862$abc$224210$auto$opt_dff.cc:219:make_patterns_logic$88879, asynchronously reset by !\rst_ni
Extracted 1404 gates and 2021 wires to a netlist network with 617 inputs and 440 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$372989$abc$312053$abc$232810$auto$opt_dff.cc:219:make_patterns_logic$88837, asynchronously reset by !\rst_ni
Extracted 1929 gates and 2721 wires to a netlist network with 791 inputs and 496 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$384068$abc$314946$abc$206721$memory\u_msgfifo.u_msgfifo.gen_normal_fifo.storage$wren[6][0][0]$y$193696
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 73 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$384287$abc$315686$abc$208279$auto$opt_dff.cc:194:make_patterns_logic$189361, asynchronously reset by !\rst_ni
Extracted 2155 gates and 2580 wires to a netlist network with 425 inputs and 152 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$386488$abc$307325$abc$239581$auto$opt_dff.cc:219:make_patterns_logic$88907, asynchronously reset by !\rst_ni
Extracted 1597 gates and 2196 wires to a netlist network with 599 inputs and 422 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$388159$abc$317949$abc$250786$auto$opt_dff.cc:219:make_patterns_logic$88774, asynchronously reset by !\rst_ni
Extracted 1626 gates and 2081 wires to a netlist network with 454 inputs and 412 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$389754$abc$269458$abc$220350$auto$opt_dff.cc:219:make_patterns_logic$88872, asynchronously reset by !\rst_ni
Extracted 1499 gates and 2118 wires to a netlist network with 617 inputs and 429 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$368778$abc$288047$abc$230641$auto$opt_dff.cc:219:make_patterns_logic$88928, asynchronously reset by !\rst_ni
Extracted 1438 gates and 2008 wires to a netlist network with 568 inputs and 426 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356925$abc$295172$abc$249969$u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 7014 gates and 9975 wires to a netlist network with 2960 inputs and 34 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$404194$lo0, asynchronously reset by !\rst_ni
Extracted 12752 gates and 16002 wires to a netlist network with 3250 inputs and 3200 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$404187$abc$334533$abc$249652$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.36.112.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~5713 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~1179 debug messages>
Removed a total of 393 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$413167$auto$blifparse.cc:362:parse_blif$413169 ($_DFFE_PN0P_) from module kmac (removing D path).
Handling never-active EN on $abc$413167$auto$blifparse.cc:362:parse_blif$413168 ($_DFFE_PN0P_) from module kmac (removing D path).
Removing always-active EN on $abc$420179$auto$blifparse.cc:362:parse_blif$420181 ($_DFFE_PN0P_) from module kmac.
Removing always-active EN on $abc$420179$auto$blifparse.cc:362:parse_blif$420180 ($_DFFE_PN0P_) from module kmac.
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439993 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439992 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439991 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439990 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439989 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439988 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439987 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$439985$auto$blifparse.cc:362:parse_blif$439986 ($_DFFE_PP_) from module kmac (removing D path).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 2 unused cells and 336264 unused wires.
<suppressed ~1069 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$413167$auto$blifparse.cc:362:parse_blif$413168 ($_DLATCH_N_) from module kmac.
Setting constant 0-bit at position 0 on $abc$419419$auto$blifparse.cc:362:parse_blif$419420 ($_DFFE_PN0P_) from module kmac.

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~1 debug messages>

3.38.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.38.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.38.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.38.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.38.30. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_3ag7VZ/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 57517 gates and 65921 wires to a netlist network with 8401 inputs and 7077 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 8401  #Luts = 16911  Max Lvl =  27  Avg Lvl =   7.64  [   3.21 sec. at Pass 0]
DE:   #PIs = 8401  #Luts = 15885  Max Lvl =  22  Avg Lvl =   5.90  [  66.35 sec. at Pass 1]
DE:   #PIs = 8401  #Luts = 15834  Max Lvl =  21  Avg Lvl =   5.91  [  24.18 sec. at Pass 2]
DE:   #PIs = 8401  #Luts = 12814  Max Lvl =  22  Avg Lvl =   5.93  [  33.53 sec. at Pass 3]
DE:   #PIs = 8401  #Luts = 12749  Max Lvl =  19  Avg Lvl =   5.85  [   5.75 sec. at Pass 4]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$419904$auto$blifparse.cc:362:parse_blif$419905 ($_DFFE_PN0P_) from module kmac (removing D path).
Setting constant 0-bit at position 0 on $abc$419904$auto$blifparse.cc:362:parse_blif$419905 ($_DLATCH_N_) from module kmac.
Setting constant 0-bit at position 0 on $abc$452884$auto$blifparse.cc:362:parse_blif$452885 ($_DFFE_PN0P_) from module kmac.
Setting constant 0-bit at position 0 on $abc$441607$auto$blifparse.cc:362:parse_blif$441616 ($_DFF_PN0_) from module kmac.

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 19310 unused cells and 72528 unused wires.
<suppressed ~19774 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.42. Printing statistics.

=== kmac ===

   Number of wires:               4655
   Number of wire bits:         101877
   Number of public wires:        3594
   Number of public wire bits:  100816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1204
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  225
     $_DFFE_PP_                    112
     $_DFF_PN0_                     64
     $_DFF_PN1_                      3
     $lut                          796


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== kmac ===

   Number of wires:               4655
   Number of wire bits:         101877
   Number of public wires:        3594
   Number of public wire bits:  100816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1204
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  225
     $_DFFE_PP0P_                  112
     $_DFF_PN0_                     64
     $_DFF_PN1_                      3
     $lut                          796


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1456 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~16506 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~7683 debug messages>
Removed a total of 2561 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 9 unused cells and 3512 unused wires.
<suppressed ~10 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~338 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_3ag7VZ/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 3405 gates and 3925 wires to a netlist network with 518 inputs and 374 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 518  #Luts =   753  Max Lvl =  19  Avg Lvl =   8.09  [   0.16 sec. at Pass 0]
DE:   #PIs = 518  #Luts =   740  Max Lvl =  18  Avg Lvl =   7.84  [   6.38 sec. at Pass 1]
DE:   #PIs = 518  #Luts =   724  Max Lvl =  18  Avg Lvl =   7.99  [   1.25 sec. at Pass 2]
DE:   #PIs = 518  #Luts =   722  Max Lvl =  19  Avg Lvl =   8.38  [   2.15 sec. at Pass 3]
DE:   #PIs = 518  #Luts =   712  Max Lvl =  17  Avg Lvl =   7.81  [   1.53 sec. at Pass 4]
DE:   #PIs = 518  #Luts =   712  Max Lvl =  17  Avg Lvl =   7.81  [   2.42 sec. at Pass 5]
DE:   #PIs = 518  #Luts =   712  Max Lvl =  17  Avg Lvl =   7.81  [   1.58 sec. at Pass 6]
DE:   #PIs = 518  #Luts =   704  Max Lvl =  17  Avg Lvl =   7.40  [   2.40 sec. at Pass 7]
DE:   #PIs = 518  #Luts =   704  Max Lvl =  17  Avg Lvl =   7.40  [   1.64 sec. at Pass 8]
DE:   #PIs = 518  #Luts =   704  Max Lvl =  17  Avg Lvl =   7.40  [   2.55 sec. at Pass 9]
DE:   #PIs = 518  #Luts =   704  Max Lvl =  17  Avg Lvl =   7.40  [   1.67 sec. at Pass 10]
DE:   #PIs = 518  #Luts =   704  Max Lvl =  17  Avg Lvl =   7.40  [   0.35 sec. at Pass 11]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3241 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \kmac

3.56.2. Analyzing design hierarchy..
Top module:  \kmac
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== kmac ===

   Number of wires:               4557
   Number of wire bits:         101779
   Number of public wires:        3594
   Number of public wire bits:  100816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1108
     $lut                          704
     dffsre                        404


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3472 unused wires.
<suppressed ~3472 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.
Dumping module `\kmac'.

Warnings: 1122 unique messages, 1131 total
End of script. Logfile hash: 51a644928d, CPU: user 959.74s system 24.61s, MEM: 594.36 MB peak
Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)
Time spent: 50% 6x abc (790 sec), 29% 42x opt_dff (465 sec), ...
real 1312.40
user 1482.87
sys 85.99
