{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736565635766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736565635766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 22:20:35 2025 " "Processing started: Fri Jan 10 22:20:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736565635766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565635766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565635766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736565636017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736565636017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../hdl/seg7.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/seg7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "../hdl/spi_serdes.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736565641850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../hdl/spi_serdes.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736565641850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "../hdl/spi_serdes.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "../hdl/spi_control.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736565641853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "../hdl/spi_control.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/cursor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/cursor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "../hdl/cursor.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/write_vels.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/write_vels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_vels " "Found entity 1: write_vels" {  } { { "../hdl/write_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/write_vels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/update_field.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/update_field.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_field " "Found entity 1: update_field" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/read_vels.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/read_vels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_vels " "Found entity 1: read_vels" {  } { { "../hdl/read_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/read_vels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_blocks.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_blocks " "Found entity 1: draw_blocks" {  } { { "../hdl/draw_blocks.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "../hdl/sqrt.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/sqrt.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LINE_WIDTH_SQR line_width_sqr pixel_on_line.sv(2) " "Verilog HDL Declaration information at pixel_on_line.sv(2): object \"LINE_WIDTH_SQR\" differs only in case from object \"line_width_sqr\" in the same scope" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736565641866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LINE_WIDTH line_width pixel_on_line.sv(4) " "Verilog HDL Declaration information at pixel_on_line.sv(4): object \"LINE_WIDTH\" differs only in case from object \"line_width\" in the same scope" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736565641866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/pixel_on_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/pixel_on_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_on_line " "Found entity 1: pixel_on_line" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "../hdl/norm.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fluid_simulation " "Found entity 1: fluid_simulation" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_block " "Found entity 1: draw_block" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641872 ""} { "Info" "ISGN_ENTITY_NAME" "2 divu " "Found entity 2: divu" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt_generator " "Found entity 1: comb_ckt_generator" {  } { { "../hdl/comb_ckt_generator.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/comb_ckt_generator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_sdp " "Found entity 1: bram_sdp" {  } { { "../hdl/bram_sdp.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../hdl/pll.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565641876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565641876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluid_simulation " "Elaborating entity \"fluid_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736565641959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_update fluid_simulation.sv(75) " "Verilog HDL or VHDL warning at fluid_simulation.sv(75): object \"start_update\" assigned a value but never read" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736565641960 "|fluid_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../hdl/fluid_simulation.sv" "pll_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565641964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../hdl/pll.v" "altpll_component" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565641981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../hdl/pll.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565641982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 375000 " "Parameter \"clk2_phase_shift\" = \"375000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565641982 ""}  } { { "../hdl/pll.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565641982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565642006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565642006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:cursor_inst " "Elaborating entity \"cursor\" for hierarchy \"cursor:cursor_inst\"" {  } { { "../hdl/fluid_simulation.sv" "cursor_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 cursor.sv(72) " "Verilog HDL assignment warning at cursor.sv(72): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/cursor.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642010 "|fluid_simulation|cursor:cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 cursor.sv(78) " "Verilog HDL assignment warning at cursor.sv(78): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/cursor.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642010 "|fluid_simulation|cursor:cursor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control cursor:cursor_inst\|spi_control:spi_ctrl " "Elaborating entity \"spi_control\" for hierarchy \"cursor:cursor_inst\|spi_control:spi_ctrl\"" {  } { { "../hdl/cursor.sv" "spi_ctrl" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642010 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_control.v(199) " "Verilog HDL Case Statement information at spi_control.v(199): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_control.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_control.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736565642011 "|fluid_simulation|cursor:cursor_inst|spi_control:spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_serdes cursor:cursor_inst\|spi_control:spi_ctrl\|spi_serdes:serdes " "Elaborating entity \"spi_serdes\" for hierarchy \"cursor:cursor_inst\|spi_control:spi_ctrl\|spi_serdes:serdes\"" {  } { { "../hdl/spi_control.v" "serdes" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_control.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_serdes.v(78) " "Verilog HDL assignment warning at spi_serdes.v(78): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/spi_serdes.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_serdes.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642012 "|fluid_simulation|cursor:cursor_inst|spi_control:spi_ctrl|spi_serdes:serdes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_serdes.v(91) " "Verilog HDL assignment warning at spi_serdes.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/spi_serdes.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/spi_serdes.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642012 "|fluid_simulation|cursor:cursor_inst|spi_control:spi_ctrl|spi_serdes:serdes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_field update_field:update_field_inst " "Elaborating entity \"update_field\" for hierarchy \"update_field:update_field_inst\"" {  } { { "../hdl/fluid_simulation.sv" "update_field_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 update_field.sv(184) " "Verilog HDL assignment warning at update_field.sv(184): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642017 "|fluid_simulation|update_field:update_field_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 update_field.sv(185) " "Verilog HDL assignment warning at update_field.sv(185): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642017 "|fluid_simulation|update_field:update_field_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 update_field.sv(292) " "Verilog HDL assignment warning at update_field.sv(292): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642018 "|fluid_simulation|update_field:update_field_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 update_field.sv(327) " "Verilog HDL assignment warning at update_field.sv(327): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642018 "|fluid_simulation|update_field:update_field_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm update_field:update_field_inst\|norm:norm_inst " "Elaborating entity \"norm\" for hierarchy \"update_field:update_field_inst\|norm:norm_inst\"" {  } { { "../hdl/update_field.sv" "norm_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div update_field:update_field_inst\|norm:norm_inst\|div:div_inst " "Elaborating entity \"div\" for hierarchy \"update_field:update_field_inst\|norm:norm_inst\|div:div_inst\"" {  } { { "../hdl/norm.sv" "div_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 div.sv(22) " "Verilog HDL assignment warning at div.sv(22): truncated value with size 32 to match size of target (31)" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642058 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|div:div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 div.sv(23) " "Verilog HDL assignment warning at div.sv(23): truncated value with size 32 to match size of target (31)" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642058 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|div:div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 div.sv(38) " "Verilog HDL assignment warning at div.sv(38): truncated value with size 33 to match size of target (32)" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642058 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|div:div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divu update_field:update_field_inst\|norm:norm_inst\|div:div_inst\|divu:divu_inst " "Elaborating entity \"divu\" for hierarchy \"update_field:update_field_inst\|norm:norm_inst\|div:div_inst\|divu:divu_inst\"" {  } { { "../hdl/div.sv" "divu_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 div.sv(84) " "Verilog HDL assignment warning at div.sv(84): truncated value with size 32 to match size of target (7)" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642061 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|div:div_inst|divu:divu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 div.sv(94) " "Verilog HDL assignment warning at div.sv(94): truncated value with size 32 to match size of target (7)" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642061 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|div:div_inst|divu:divu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt update_field:update_field_inst\|norm:norm_inst\|sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"update_field:update_field_inst\|norm:norm_inst\|sqrt:sqrt_inst\"" {  } { { "../hdl/norm.sv" "sqrt_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sqrt.sv(49) " "Verilog HDL assignment warning at sqrt.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/sqrt.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/sqrt.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642063 "|fluid_simulation|update_field:update_field_inst|norm:norm_inst|sqrt:sqrt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_sdp update_field:update_field_inst\|bram_sdp:bram_h_vel_inst " "Elaborating entity \"bram_sdp\" for hierarchy \"update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\"" {  } { { "../hdl/update_field.sv" "bram_h_vel_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642065 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Load init file 'h_vels.mem' into bram_sdp. bram_sdp.sv(26) " "Verilog HDL Display System Task info at bram_sdp.sv(26): Load init file 'h_vels.mem' into bram_sdp." {  } { { "../hdl/bram_sdp.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565642065 "|fluid_simulation|update_field:update_field_inst|bram_sdp:bram_h_vel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_sdp update_field:update_field_inst\|bram_sdp:bram_v_vel_inst " "Elaborating entity \"bram_sdp\" for hierarchy \"update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\"" {  } { { "../hdl/update_field.sv" "bram_v_vel_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642079 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Load init file 'v_vels.mem' into bram_sdp. bram_sdp.sv(26) " "Verilog HDL Display System Task info at bram_sdp.sv(26): Load init file 'v_vels.mem' into bram_sdp." {  } { { "../hdl/bram_sdp.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565642080 "|fluid_simulation|update_field:update_field_inst|bram_sdp:bram_v_vel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_vels update_field:update_field_inst\|read_vels:read_vels_inst " "Elaborating entity \"read_vels\" for hierarchy \"update_field:update_field_inst\|read_vels:read_vels_inst\"" {  } { { "../hdl/update_field.sv" "read_vels_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 read_vels.sv(46) " "Verilog HDL assignment warning at read_vels.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/read_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/read_vels.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642094 "|fluid_simulation|update_field:update_field_inst|read_vels:read_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 read_vels.sv(51) " "Verilog HDL assignment warning at read_vels.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/read_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/read_vels.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642094 "|fluid_simulation|update_field:update_field_inst|read_vels:read_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 read_vels.sv(56) " "Verilog HDL assignment warning at read_vels.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/read_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/read_vels.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642094 "|fluid_simulation|update_field:update_field_inst|read_vels:read_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 read_vels.sv(61) " "Verilog HDL assignment warning at read_vels.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/read_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/read_vels.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642094 "|fluid_simulation|update_field:update_field_inst|read_vels:read_vels_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_vels update_field:update_field_inst\|write_vels:write_vels_inst " "Elaborating entity \"write_vels\" for hierarchy \"update_field:update_field_inst\|write_vels:write_vels_inst\"" {  } { { "../hdl/update_field.sv" "write_vels_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 write_vels.sv(46) " "Verilog HDL assignment warning at write_vels.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/write_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/write_vels.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642096 "|fluid_simulation|update_field:update_field_inst|write_vels:write_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 write_vels.sv(51) " "Verilog HDL assignment warning at write_vels.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/write_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/write_vels.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642096 "|fluid_simulation|update_field:update_field_inst|write_vels:write_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 write_vels.sv(56) " "Verilog HDL assignment warning at write_vels.sv(56): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/write_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/write_vels.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642096 "|fluid_simulation|update_field:update_field_inst|write_vels:write_vels_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 write_vels.sv(61) " "Verilog HDL assignment warning at write_vels.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/write_vels.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/write_vels.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642096 "|fluid_simulation|update_field:update_field_inst|write_vels:write_vels_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 update_field:update_field_inst\|seg7:seg7_inst0 " "Elaborating entity \"seg7\" for hierarchy \"update_field:update_field_inst\|seg7:seg7_inst0\"" {  } { { "../hdl/update_field.sv" "seg7_inst0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg7.sv(26) " "Verilog HDL assignment warning at seg7.sv(26): truncated value with size 8 to match size of target (7)" {  } { { "../hdl/seg7.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/seg7.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642097 "|fluid_simulation|update_field:update_field_inst|seg7:seg7_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_blocks draw_blocks:draw_blocks_inst " "Elaborating entity \"draw_blocks\" for hierarchy \"draw_blocks:draw_blocks_inst\"" {  } { { "../hdl/fluid_simulation.sv" "draw_blocks_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_blocks.sv(90) " "Verilog HDL assignment warning at draw_blocks.sv(90): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/draw_blocks.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642105 "|fluid_simulation|draw_blocks:draw_blocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_blocks.sv(91) " "Verilog HDL assignment warning at draw_blocks.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw_blocks.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642105 "|fluid_simulation|draw_blocks:draw_blocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_blocks.sv(94) " "Verilog HDL assignment warning at draw_blocks.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw_blocks.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642105 "|fluid_simulation|draw_blocks:draw_blocks_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "draw_blocks.sv(81) " "Verilog HDL Case Statement information at draw_blocks.sv(81): all case item expressions in this case statement are onehot" {  } { { "../hdl/draw_blocks.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736565642105 "|fluid_simulation|draw_blocks:draw_blocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_sdp draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst " "Elaborating entity \"bram_sdp\" for hierarchy \"draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\"" {  } { { "../hdl/draw_blocks.sv" "bram_field_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_block draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst " "Elaborating entity \"draw_block\" for hierarchy \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\"" {  } { { "../hdl/draw_blocks.sv" "draw_block_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "47 32 draw_block.sv(35) " "Verilog HDL assignment warning at draw_block.sv(35): truncated value with size 47 to match size of target (32)" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "47 32 draw_block.sv(36) " "Verilog HDL assignment warning at draw_block.sv(36): truncated value with size 47 to match size of target (32)" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_block.sv(73) " "Verilog HDL assignment warning at draw_block.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_block.sv(77) " "Verilog HDL assignment warning at draw_block.sv(77): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "draw_block.sv(64) " "Verilog HDL Case Statement information at draw_block.sv(64): all case item expressions in this case statement are onehot" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_on_line draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst " "Elaborating entity \"pixel_on_line\" for hierarchy \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\"" {  } { { "../hdl/draw_block.sv" "pixel_on_line_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 pixel_on_line.sv(20) " "Verilog HDL assignment warning at pixel_on_line.sv(20): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642109 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 pixel_on_line.sv(21) " "Verilog HDL assignment warning at pixel_on_line.sv(21): truncated value with size 48 to match size of target (32)" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642109 "|fluid_simulation|draw_blocks:draw_blocks_inst|draw_block:draw_block_inst|pixel_on_line:pixel_on_line_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:draw_inst " "Elaborating entity \"draw\" for hierarchy \"draw:draw_inst\"" {  } { { "../hdl/fluid_simulation.sv" "draw_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw.sv(48) " "Verilog HDL assignment warning at draw.sv(48): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642111 "|fluid_simulation|draw:draw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw.sv(49) " "Verilog HDL assignment warning at draw.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642111 "|fluid_simulation|draw:draw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw.sv(50) " "Verilog HDL assignment warning at draw.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642111 "|fluid_simulation|draw:draw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw.sv(51) " "Verilog HDL assignment warning at draw.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642111 "|fluid_simulation|draw:draw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_sdp draw:draw_inst\|bram_sdp:bram_draw_inst " "Elaborating entity \"bram_sdp\" for hierarchy \"draw:draw_inst\|bram_sdp:bram_draw_inst\"" {  } { { "../hdl/draw.sv" "bram_draw_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller draw:draw_inst\|vga_controller:vga_controller_inst " "Elaborating entity \"vga_controller\" for hierarchy \"draw:draw_inst\|vga_controller:vga_controller_inst\"" {  } { { "../hdl/draw.sv" "vga_controller_inst" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565642112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(51) " "Verilog HDL assignment warning at vga_controller.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642112 "|fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(55) " "Verilog HDL assignment warning at vga_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642113 "|fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.sv(87) " "Verilog HDL assignment warning at vga_controller.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736565642113 "|fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "draw:draw_inst\|bram_sdp:bram_draw_inst\|memory_rtl_0 " "Inferred dual-clock RAM node \"draw:draw_inst\|bram_sdp:bram_draw_inst\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736565644065 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw:draw_inst\|bram_sdp:bram_draw_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw:draw_inst\|bram_sdp:bram_draw_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 48 " "Parameter NUMWORDS_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 48 " "Parameter NUMWORDS_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 42 " "Parameter NUMWORDS_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 42 " "Parameter NUMWORDS_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fluid_simulation.ram0_bram_sdp_da46bba3.hdl.mif " "Parameter INIT_FILE set to db/fluid_simulation.ram0_bram_sdp_da46bba3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40 " "Parameter NUMWORDS_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 40 " "Parameter NUMWORDS_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fluid_simulation.ram0_bram_sdp_6a547886.hdl.mif " "Parameter INIT_FILE set to db/fluid_simulation.ram0_bram_sdp_6a547886.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736565645162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736565645162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736565645162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cursor:cursor_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cursor:cursor_inst\|Mult0\"" {  } { { "../hdl/cursor.sv" "Mult0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cursor:cursor_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cursor:cursor_inst\|Mult1\"" {  } { { "../hdl/cursor.sv" "Mult1" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult7\"" {  } { { "../hdl/pixel_on_line.sv" "Mult7" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult8\"" {  } { { "../hdl/pixel_on_line.sv" "Mult8" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|Mult0\"" {  } { { "../hdl/draw_block.sv" "Mult0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult3\"" {  } { { "../hdl/pixel_on_line.sv" "Mult3" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|Mult1\"" {  } { { "../hdl/draw_block.sv" "Mult1" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult4\"" {  } { { "../hdl/pixel_on_line.sv" "Mult4" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult5\"" {  } { { "../hdl/pixel_on_line.sv" "Mult5" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult6\"" {  } { { "../hdl/pixel_on_line.sv" "Mult6" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult2\"" {  } { { "../hdl/pixel_on_line.sv" "Mult2" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "update_field:update_field_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"update_field:update_field_inst\|Mult0\"" {  } { { "../hdl/update_field.sv" "Mult0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult0\"" {  } { { "../hdl/pixel_on_line.sv" "Mult0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|Mult1\"" {  } { { "../hdl/pixel_on_line.sv" "Mult1" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "update_field:update_field_inst\|norm:norm_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"update_field:update_field_inst\|norm:norm_inst\|Mult0\"" {  } { { "../hdl/norm.sv" "Mult0" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "update_field:update_field_inst\|norm:norm_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"update_field:update_field_inst\|norm:norm_inst\|Mult1\"" {  } { { "../hdl/norm.sv" "Mult1" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565645166 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736565645166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:draw_inst\|bram_sdp:bram_draw_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"draw:draw_inst\|bram_sdp:bram_draw_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:draw_inst\|bram_sdp:bram_draw_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"draw:draw_inst\|bram_sdp:bram_draw_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmc1 " "Found entity 1: altsyncram_qmc1" {  } { { "db/altsyncram_qmc1.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_qmc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_79a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_0l9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|bram_sdp:bram_field_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 48 " "Parameter \"NUMWORDS_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 48 " "Parameter \"NUMWORDS_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88g1 " "Found entity 1: altsyncram_88g1" {  } { { "db/altsyncram_88g1.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_88g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"update_field:update_field_inst\|bram_sdp:bram_h_vel_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 42 " "Parameter \"NUMWORDS_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 42 " "Parameter \"NUMWORDS_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fluid_simulation.ram0_bram_sdp_da46bba3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fluid_simulation.ram0_bram_sdp_da46bba3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vl1 " "Found entity 1: altsyncram_6vl1" {  } { { "db/altsyncram_6vl1.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_6vl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"update_field:update_field_inst\|bram_sdp:bram_v_vel_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40 " "Parameter \"NUMWORDS_A\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 40 " "Parameter \"NUMWORDS_B\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fluid_simulation.ram0_bram_sdp_6a547886.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fluid_simulation.ram0_bram_sdp_6a547886.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645414 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opl1 " "Found entity 1: altsyncram_opl1" {  } { { "db/altsyncram_opl1.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_opl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cursor:cursor_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cursor:cursor_inst\|lpm_mult:Mult0\"" {  } { { "../hdl/cursor.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cursor:cursor_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"cursor:cursor_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645474 ""}  } { { "../hdl/cursor.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/cursor.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9rs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9rs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9rs " "Found entity 1: mult_9rs" {  } { { "db/mult_9rs.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_9rs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult7\"" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult7 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645507 ""}  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|lpm_mult:Mult0\"" {  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645540 ""}  } { { "../hdl/draw_block.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ogs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ogs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ogs " "Found entity 1: mult_ogs" {  } { { "db/mult_ogs.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_ogs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult3\"" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645565 ""}  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult5\"" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645573 ""}  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult2\"" {  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"draw_blocks:draw_blocks_inst\|draw_block:draw_block_inst\|pixel_on_line:pixel_on_line_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645578 ""}  } { { "../hdl/pixel_on_line.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "update_field:update_field_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"update_field:update_field_inst\|lpm_mult:Mult0\"" {  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565645581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "update_field:update_field_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"update_field:update_field_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736565645581 ""}  } { { "../hdl/update_field.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/update_field.sv" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736565645581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iks " "Found entity 1: mult_iks" {  } { { "db/mult_iks.tdf" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_iks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736565645603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565645603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736565645922 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2534 " "Ignored 2534 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2534 " "Ignored 2534 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736565645956 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736565645956 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736565645966 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1736565645966 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736565645966 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1736565645966 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565646567 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1736565646567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736565646568 "|fluid_simulation|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736565646568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736565646688 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736565647676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/fluid_simulation.map.smsg " "Generated suppressed messages file C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/fluid_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565647803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736565648010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736565648010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565648167 "|fluid_simulation|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565648167 "|fluid_simulation|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565648167 "|fluid_simulation|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565648167 "|fluid_simulation|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736565648167 "|fluid_simulation|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736565648167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4477 " "Implemented 4477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4087 " "Implemented 4087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1736565648167 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "116 " "Implemented 116 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736565648167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736565648167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736565648190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 22:20:48 2025 " "Processing ended: Fri Jan 10 22:20:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736565648190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736565648190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736565648190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736565648190 ""}
