/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 256 424)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 344 28 358)(font "Arial" (font_size 8)))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 1))
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248)(line_width 1))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264)(line_width 1))
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304)(line_width 1))
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320)(line_width 1))
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344)(line_width 1))
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344)(line_width 1))
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120)(line_width 1))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224)(line_width 1))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336)(line_width 1))
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280)(line_width 1))
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 1))
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 152 49 180 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 152 72 180 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 181 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
	)
	(parameter
		"OUTDATA_ACLR_A"
		"\"NONE\""
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
	)
	(parameter
		"WIDTH_A"
		"1"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"1"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"1"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"1"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"\"BIDIR_DUAL_PORT\""
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
	)
	(parameter
		"OUTDATA_REG_A"
		"\"UNREGISTERED\""
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
	)
	(parameter
		"ADDRESS_ACLR_A"
		"\"NONE\""
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
	)
	(parameter
		"WRCONTROL_ACLR_A"
		"\"NONE\""
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
	)
	(parameter
		"INDATA_ACLR_A"
		"\"NONE\""
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
	)
	(parameter
		"BYTEENA_ACLR_A"
		"\"NONE\""
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"\"AUTO\""
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"\"DONT_CARE\""
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
	)
	(parameter
		"INIT_FILE"
		"\"UNUSED\""
		"File containing initial contents of memory"
	)
	(parameter
		"INIT_FILE_LAYOUT"
		"\"PORT_A\""
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"\"CLOCK1\""
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"\"CLOCK1\""
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
	)
	(parameter
		"RDCONTROL_REG_B"
		"\"CLOCK1\""
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
	)
	(parameter
		"ADDRESS_REG_B"
		"\"CLOCK1\""
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
	)
	(parameter
		"BYTEENA_REG_B"
		"\"CLOCK1\""
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
	)
	(parameter
		"OUTDATA_REG_B"
		"\"UNREGISTERED\""
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
	)
	(parameter
		"INDATA_ACLR_B"
		"\"NONE\""
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"ADDRESS_ACLR_B"
		"\"NONE\""
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"WRCONTROL_ACLR_B"
		"\"NONE\""
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"OUTDATA_ACLR_B"
		"\"NONE\""
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"BYTEENA_ACLR_B"
		"\"NONE\""
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"RDCONTROL_ACLR_B"
		"\"NONE\""
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"\"NORMAL\""
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"\"NORMAL\""
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"\"NORMAL\""
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"\"NORMAL\""
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"\"USE_INPUT_CLKEN\""
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"\"USE_INPUT_CLKEN\""
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"\"NEW_DATA_NO_NBE_READ\""
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"\"NEW_DATA_NO_NBE_READ\""
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
	)
	(parameter
		"ENABLE_ECC"
		"\"FALSE\""
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
	)
	(drawing
		(line (pt 16 344)(pt 176 344)(line_width 1))
		(line (pt 16 24)(pt 176 24)(line_width 1))
		(line (pt 176 24)(pt 176 344)(line_width 1))
		(line (pt 16 24)(pt 16 344)(line_width 1))
	)
	(annotation_block (parameter)(rect 256 -568 632 40))
)
