$date
	Tue Mar 21 21:53:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 1 ! a $end
$upscope $end
$scope module testbench $end
$var reg 1 " b $end
$upscope $end
$scope module testbench $end
$var reg 1 # c $end
$upscope $end
$scope module testbench $end
$var reg 1 $ d $end
$upscope $end
$scope module testbench $end
$var wire 1 % z $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
#20
1%
1#
0$
#30
0%
1$
#40
1"
0#
0$
#50
1$
#60
1%
1#
0$
#70
0%
1$
#80
1!
0"
0#
0$
#90
1%
1$
#100
1#
0$
#110
0%
1$
#120
1"
0#
0$
#130
1$
#140
1%
1#
0$
#150
0%
1$
#160
