INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_correlateTop_top -prj correlateTop.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s correlateTop -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_axi_s_i_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_axi_s_o_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/correlateTop.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_correlateTop_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SeniorProject/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/sim/verilog/correlateTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlateTop
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.correlateTop
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_i_data
Compiling module xil_defaultlib.AESL_axi_s_o_data
Compiling module xil_defaultlib.apatb_correlateTop_top
Built simulation snapshot correlateTop
