

================================================================
== Vitis HLS Report for 'update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215'
================================================================
* Date:           Sun Feb  5 17:04:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.344 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_1_VITIS_LOOP_106_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2169|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      260|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      260|    3046|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4267  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4268   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln105_2_fu_131_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln105_fu_119_p2       |         +|   0|  0|    71|          64|           1|
    |add_ln106_fu_199_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln107_fu_166_p2       |         +|   0|  0|    40|          33|          33|
    |icmp_ln105_fu_114_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln106_fu_137_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln107_fu_184_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln105_2_fu_150_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln105_fu_142_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2169|         708|         615|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_fu_42                  |   9|          2|   64|        128|
    |i_fu_50                  |   9|          2|   32|         64|
    |indvar_flatten57_fu_54   |   9|          2|   64|        128|
    |j_4_fu_46                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  195|        390|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |b_fu_42                  |  64|   0|   64|          0|
    |i_fu_50                  |  32|   0|   32|          0|
    |indvar_flatten57_fu_54   |  64|   0|   64|          0|
    |j_4_fu_46                |  32|   0|   32|          0|
    |mul_i9_reg_280           |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 260|   0|  260|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_215|  return value|
|mul_ln132       |   in|   64|     ap_none|                                            mul_ln132|        scalar|
|p_cast13        |   in|   32|     ap_none|                                             p_cast13|        scalar|
|C               |   in|  448|     ap_none|                                                    C|        scalar|
|b_2_out         |  out|   64|      ap_vld|                                              b_2_out|       pointer|
|b_2_out_ap_vld  |  out|    1|      ap_vld|                                              b_2_out|       pointer|
+----------------+-----+-----+------------+-----------------------------------------------------+--------------+

