begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/******************************************************************************    Copyright (c) 2013-2014, Intel Corporation    All rights reserved.      Redistribution and use in source and binary forms, with or without    modification, are permitted provided that the following conditions are met:       1. Redistributions of source code must retain the above copyright notice,        this list of conditions and the following disclaimer.       2. Redistributions in binary form must reproduce the above copyright        notice, this list of conditions and the following disclaimer in the        documentation and/or other materials provided with the distribution.       3. Neither the name of the Intel Corporation nor the names of its        contributors may be used to endorse or promote products derived from        this software without specific prior written permission.      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE    ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   POSSIBILITY OF SUCH DAMAGE.  ******************************************************************************/
end_comment

begin_comment
comment|/*$FreeBSD$*/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_I40E_REGISTER_X710_INT_H_
end_ifndef

begin_define
define|#
directive|define
name|_I40E_REGISTER_X710_INT_H_
end_define

begin_comment
comment|/* PF - Admin Queue */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN
value|0x000802C0
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQLEN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQLEN_MASK
value|I40E_MASK(0x3FF, I40E_GL_ARQLEN_ARQLEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQVFE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQVFE_MASK
value|I40E_MASK(0x1, I40E_GL_ARQLEN_ARQVFE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQOVFL_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQOVFL_MASK
value|I40E_MASK(0x1, I40E_GL_ARQLEN_ARQOVFL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQCRIT_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQCRIT_MASK
value|I40E_MASK(0x1, I40E_GL_ARQLEN_ARQCRIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_ARQLEN_ARQENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_ARQLEN_ARQENABLE_SHIFT)
end_define

begin_comment
comment|/* PF - Analyzer Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CFC0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GL_RCU_PRS_L2TAG_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_HAS_UP_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_HAS_UP_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_HAS_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ISVLAN_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ISVLAN_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_ISVLAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_INNERUP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_INNERUP_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_INNERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_OUTERUP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_OUTERUP_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_OUTERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_LONG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_LONG_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ISSIA_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ISSIA_MASK
value|I40E_MASK(0x1, I40E_GL_RCU_PRS_L2TAG_ISSIA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ETHERTYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_RCU_PRS_L2TAG_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GL_RCU_PRS_L2TAG_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG0
parameter_list|(
name|_i
parameter_list|)
value|(0x00044278 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG0_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG0_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG0_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_L2TAG0_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG1
parameter_list|(
name|_i
parameter_list|)
value|(0x00044298 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG1_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG1_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAG1_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_L2TAG1_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL
parameter_list|(
name|_i
parameter_list|)
value|(0x001C0A70 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GL_SWT_L2TAGCTRL_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_HAS_UP_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_HAS_UP_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_HAS_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ISVLAN_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ISVLAN_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_ISVLAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_INNERUP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_INNERUP_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_INNERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_OUTERUP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_OUTERUP_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_OUTERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_LONG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_LONG_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ISSIA_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ISSIA_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_L2TAGCTRL_ISSIA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB
parameter_list|(
name|_i
parameter_list|)
value|(0x00051000 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB_OFFSET_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_L2TAGRXEB_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB_LENGTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGRXEB_LENGTH_MASK
value|I40E_MASK(0x3, I40E_GL_SWT_L2TAGRXEB_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB
parameter_list|(
name|_i
parameter_list|)
value|(0x000442B8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB_OFFSET_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_L2TAGTXIB_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB_LENGTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_L2TAGTXIB_LENGTH_MASK
value|I40E_MASK(0x3, I40E_GL_SWT_L2TAGTXIB_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP
parameter_list|(
name|_i
parameter_list|)
value|(0x001C0A2C + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP_ETHERTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GLANL_L2ULP_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_L2ULP_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GLANL_L2ULP_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_PRE_LY2
value|0x001C0A20
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLANL_PRE_LY2_PRE_LY2_L2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLANL_PRE_LY2_PRE_LY2_L2_MASK
value|I40E_MASK(0xFFFF, I40E_GLANL_PRE_LY2_PRE_LY2_L2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_ADDRESS
value|0x001C0A90
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_ADDRESS_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_ADDRESS_ADDR_MASK
value|I40E_MASK(0xFFFF, I40E_GLPPRS_INDIRECT_ADDRESS_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x001C0A94 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_DATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPPRS_INDIRECT_DATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPPRS_INDIRECT_DATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL
parameter_list|(
name|_i
parameter_list|)
value|(0x00051020 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GLRDPU_L2TAGCTRL_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_HAS_UP_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_HAS_UP_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_HAS_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ISVLAN_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ISVLAN_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_ISVLAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_INNERUP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_INNERUP_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_INNERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_OUTERUP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_OUTERUP_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_OUTERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_LONG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_LONG_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ISSIA_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ISSIA_MASK
value|I40E_MASK(0x1, I40E_GLRDPU_L2TAGCTRL_ISSIA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ETHERTYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_L2TAGCTRL_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GLRDPU_L2TAGCTRL_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL
parameter_list|(
name|_i
parameter_list|)
value|(0x00044204 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GLTDPU_L2TAGCTRL_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_HAS_UP_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_HAS_UP_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_HAS_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ISVLAN_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ISVLAN_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_ISVLAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_INNERUP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_INNERUP_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_INNERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_OUTERUP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_OUTERUP_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_OUTERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_LONG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_LONG_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ISSIA_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ISSIA_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2TAGCTRL_ISSIA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ETHERTYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2TAGCTRL_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GLTDPU_L2TAGCTRL_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP
parameter_list|(
name|_i
parameter_list|)
value|(0x00044224 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP_ETHERTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_GLTDPU_L2ULP_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_L2ULP_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GLTDPU_L2ULP_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_PRE_LY2
value|0x00044200
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTDPU_PRE_LY2_PRE_LY2_L2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_PRE_LY2_PRE_LY2_L2_MASK
value|I40E_MASK(0xFFFF, I40E_GLTDPU_PRE_LY2_PRE_LY2_L2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRSL2TAGSEN
value|0x00087080
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRSL2TAGSEN_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRSL2TAGSEN_ENABLE_MASK
value|I40E_MASK(0xFF, I40E_PRT_PPRSL2TAGSEN_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TDPUL2TAGSEN
value|0x00044140
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_TDPUL2TAGSEN_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TDPUL2TAGSEN_ENABLE_MASK
value|I40E_MASK(0xFF, I40E_PRT_TDPUL2TAGSEN_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_ADDRESS
value|0x00084320
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_ADDRESS_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_ADDRESS_ADDR_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_INDIRECT_ADDRESS_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x00084340 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_DATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_INDIRECT_DATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTPPRS_INDIRECT_DATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL
parameter_list|(
name|_i
parameter_list|)
value|(0x00084020 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_PRTPPRS_L2TAGCTRL_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_HAS_UP_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_HAS_UP_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_HAS_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ISVLAN_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ISVLAN_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_ISVLAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_INNERUP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_INNERUP_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_INNERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_OUTERUP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_OUTERUP_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_OUTERUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_LONG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_LONG_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ISSIA_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ISSIA_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2TAGCTRL_ISSIA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ETHERTYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2TAGCTRL_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_L2TAGCTRL_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP
parameter_list|(
name|_i
parameter_list|)
value|(0x00084120 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP_ETHERTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_L2ULP_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_L2ULP_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_L2ULP_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_PRE_LY2
value|0x00084000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_PRE_LY2_PRE_LY2_L2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_PRE_LY2_PRE_LY2_L2_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_PRE_LY2_PRE_LY2_L2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH
parameter_list|(
name|_i
parameter_list|)
value|(0x00085900 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_ETHERTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_ETHERTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_SIATH_ETHERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_VLAN_ID_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_VLAN_ID_MASK
value|I40E_MASK(0xFFF, I40E_PRTPPRS_SIATH_VLAN_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATH_VALID_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_SIATH_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL
parameter_list|(
name|_i
parameter_list|)
value|(0x00085700 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_GRE_PROTOCOL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_GRE_PROTOCOL_MASK
value|I40E_MASK(0xFFFF, I40E_PRTPPRS_SIATL_GRE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_GRE_FLAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_GRE_FLAG_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_SIATL_GRE_FLAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_NIBBLE_FLAG_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_NIBBLE_FLAG_MASK
value|I40E_MASK(0x1, I40E_PRTPPRS_SIATL_NIBBLE_FLAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_SKIP_OFFSET_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTPPRS_SIATL_SKIP_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_PRTPPRS_SIATL_SKIP_OFFSET_SHIFT)
end_define

begin_comment
comment|/* PF - CM Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSADDR
value|0x0010C444
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSADDR_CLS_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSADDR_CLS_ADDR_MASK
value|I40E_MASK(0x1FF, I40E_GLCM_LANCLSADDR_CLS_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATAHI
value|0x0010C44C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATAHI_CLS_DATA_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATAHI_CLS_DATA_HI_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANCLSDATAHI_CLS_DATA_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATALO
value|0x0010C448
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATALO_CLS_DATA_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCLSDATALO_CLS_DATA_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANCLSDATALO_CLS_DATA_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG
value|0x0010C430
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_GLOBAL_LOCK_MODE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_GLOBAL_LOCK_MODE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_GLOBAL_LOCK_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DISABLE_PACKET_COUNT_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DISABLE_PACKET_COUNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_DISABLE_PACKET_COUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DISABLE_RESCHEDULE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DISABLE_RESCHEDULE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_DISABLE_RESCHEDULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_ENABLE_CRC_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_ENABLE_CRC_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_ENABLE_CRC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_CACHE_DEPTH_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_CACHE_DEPTH_MASK
value|I40E_MASK(0x7, I40E_GLCM_LANCONFIG_CACHE_DEPTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_MAXFCOE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_MAXFCOE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCONFIG_MAXFCOE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_DPSEL_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_DPSEL_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCONFIG_DBG_DPSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_DWSEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_DWSEL_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCONFIG_DBG_DWSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_WRSEL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBG_WRSEL_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_DBG_WRSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_SEL_LO_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_SEL_LO_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANCONFIG_DBGMUX_SEL_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_SEL_HI_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_SEL_HI_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANCONFIG_DBGMUX_SEL_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_EN_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCONFIG_DBGMUX_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCONFIG_DBGMUX_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCRDTHR
value|0x0010C41C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCRDTHR_CMLANCRDTHR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCRDTHR_CMLANCRDTHR_MASK
value|I40E_MASK(0x3FFF, I40E_GLCM_LANCRDTHR_CMLANCRDTHR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCRDTHR_CMLANTCBTHR_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCRDTHR_CMLANTCBTHR_MASK
value|I40E_MASK(0x7F, I40E_GLCM_LANCRDTHR_CMLANTCBTHR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL
value|0x0010C410
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_QUEUE_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_QUEUE_NUM_MASK
value|I40E_MASK(0xFFF, I40E_GLCM_LANCTXDGCTL_QUEUE_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_SUB_LINE_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_SUB_LINE_MASK
value|I40E_MASK(0x7, I40E_GLCM_LANCTXDGCTL_SUB_LINE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_QUEUE_TYPE_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_QUEUE_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCTXDGCTL_QUEUE_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_OP_CODE_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_OP_CODE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCTXDGCTL_OP_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_PKTCNT_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_PKTCNT_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCTXDGCTL_PKTCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_INVALIDATE_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_INVALIDATE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCTXDGCTL_INVALIDATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_WRITEBACK_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_WRITEBACK_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCTXDGCTL_WRITEBACK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_ALLOCATE_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGCTL_ALLOCATE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCTXDGCTL_ALLOCATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGDATA
parameter_list|(
name|_i
parameter_list|)
value|(0x0010C400 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGDATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGDATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGDATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANCTXDGDATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN
value|0x0010C418
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_PF_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANCTXDGFN_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_VM_VF_NUM_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLCM_LANCTXDGFN_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_VM_VF_TYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGFN_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANCTXDGFN_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGSTAT
value|0x0010C414
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGSTAT_CTX_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGSTAT_CTX_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCTXDGSTAT_CTX_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGSTAT_CTX_MISS_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANCTXDGSTAT_CTX_MISS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANCTXDGSTAT_CTX_MISS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQHI
value|0x0010C478
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQHI_CMLANDATAREQHI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQHI_CMLANDATAREQHI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLCM_LANDATAREQHI_CMLANDATAREQHI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQLOW
value|0x0010C474
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQLOW_CMLANDATAREQLOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATAREQLOW_CMLANDATAREQLOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANDATAREQLOW_CMLANDATAREQLOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLHI
value|0x0010C480
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLHI_CMLANDATASTALLHI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLHI_CMLANDATASTALLHI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLCM_LANDATASTALLHI_CMLANDATASTALLHI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLLO
value|0x0010C47C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLLO_CMLANDATASTALLLOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANDATASTALLLO_CMLANDATASTALLLOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANDATASTALLLO_CMLANDATASTALLLOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLADDR
value|0x0010C458
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLADDR_LOCKTBL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLADDR_LOCKTBL_ADDR_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANLOCKTBLADDR_LOCKTBL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATAHI
value|0x0010C460
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATAHI_LOCKSEL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATAHI_LOCKSEL_MASK
value|I40E_MASK(0xFF, I40E_GLCM_LANLOCKTBLDATAHI_LOCKSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATAHI_GPLOCKSEL_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATAHI_GPLOCKSEL_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANLOCKTBLDATAHI_GPLOCKSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO
value|0x0010C45C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_QNUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_QNUM_MASK
value|I40E_MASK(0xFFF, I40E_GLCM_LANLOCKTBLDATALO_QNUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_PF_NUM_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LANLOCKTBLDATALO_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_VM_VF_NUM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLCM_LANLOCKTBLDATALO_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_VM_VF_TYPE_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANLOCKTBLDATALO_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANLOCKTBLDATALO_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQHI
value|0x0010C488
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQHI_CMLANMISSREQHI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQHI_CMLANMISSREQHI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLCM_LANMISSREQHI_CMLANMISSREQHI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQLO
value|0x0010C484
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQLO_CMLANMISSREQLOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANMISSREQLO_CMLANMISSREQLOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANMISSREQLO_CMLANMISSREQLOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTADDR
value|0x0010C450
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTADDR_PKTCNT_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTADDR_PKTCNT_ADDR_MASK
value|I40E_MASK(0x1FF, I40E_GLCM_LANPKTCNTADDR_PKTCNT_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA
value|0x0010C454
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANPKTCNTDATA_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_PKTCNT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_PKTCNT_MASK
value|I40E_MASK(0x7FF, I40E_GLCM_LANPKTCNTDATA_PKTCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_RLSTATE_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANPKTCNTDATA_RLSTATE_MASK
value|I40E_MASK(0x3, I40E_GLCM_LANPKTCNTDATA_RLSTATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLADDR
value|0x0010C43C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLADDR_RL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLADDR_RL_ADDR_MASK
value|I40E_MASK(0xFFF, I40E_GLCM_LANRLADDR_RL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLDATA
value|0x0010C440
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLDATA_RL_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLDATA_RL_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANRLDATA_RL_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLQUERY
parameter_list|(
name|_i
parameter_list|)
value|(0x0010C420 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLQUERY_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLQUERY_RLINDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLQUERY_RLINDEX_MASK
value|I40E_MASK(0x3FF, I40E_GLCM_LANRLQUERY_RLINDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT
parameter_list|(
name|_i
parameter_list|)
value|(0x0010C428 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT_QUERY_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT_QUERY_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANRLSTAT_QUERY_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT_RL_EMPTY_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANRLSTAT_RL_EMPTY_MASK
value|I40E_MASK(0x1, I40E_GLCM_LANRLSTAT_RL_EMPTY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQHI
value|0x0010C468
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQHI_CMLANSNOOPREQHI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQHI_CMLANSNOOPREQHI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLCM_LANSNOOPREQHI_CMLANSNOOPREQHI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQLO
value|0x0010C464
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQLO_CMLANSNOOPREQLOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPREQLO_CMLANSNOOPREQLOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANSNOOPREQLO_CMLANSNOOPREQLOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLHI
value|0x0010C470
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLHI_CMLANSNOOPSTALLHI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLHI_CMLANSNOOPSTALLHI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLCM_LANSNOOPSTALLHI_CMLANSNOOPSTALLHI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLLO
value|0x0010C46C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLLO_CMLANSNOOPSTALLLOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LANSNOOPSTALLLO_CMLANSNOOPSTALLLOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLCM_LANSNOOPSTALLLO_CMLANSNOOPSTALLLOW_SHIFT)
end_define

begin_comment
comment|/* PF - DCB Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_PACER
value|0x000A2210
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_PACER_PACER_VAL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_PACER_PACER_VAL_MASK
value|I40E_MASK(0x3FFFFFF, I40E_GLDCB_PACER_PACER_VAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_PACER_PACER_EN_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_PACER_PACER_EN_MASK
value|I40E_MASK(0x1, I40E_GLDCB_PACER_PACER_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_PCI_DATA
value|0x000A0150
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_PCI_DATA_PCI_DATA_BC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_PCI_DATA_PCI_DATA_BC_MASK
value|I40E_MASK(0xFFFFF, I40E_GLDCB_PCI_DATA_PCI_DATA_BC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPC
value|0x0005105C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPC_LLMAXPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPC_LLMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_GLDCB_RLLPC_LLMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPC_BMAXPCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPC_BMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_GLDCB_RLLPC_BMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSB
value|0x00051054
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSB_BPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSB_BPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_GLDCB_RLLPSB_BPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSLL
value|0x00051058
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSLL_LLPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RLLPSLL_LLPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_GLDCB_RLLPSLL_LLPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC
value|0x00122610
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_RSPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_RSPM_MASK
value|I40E_MASK(0x3F, I40E_GLDCB_RMPMC_RSPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_MIQ_NODROP_MODE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_MIQ_NODROP_MODE_MASK
value|I40E_MASK(0x1F, I40E_GLDCB_RMPMC_MIQ_NODROP_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_RPM_DIS_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMC_RPM_DIS_MASK
value|I40E_MASK(0x1, I40E_GLDCB_RMPMC_RPM_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMS
value|0x00122614
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMS_RMPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RMPMS_RMPM_MASK
value|I40E_MASK(0xFFFF, I40E_GLDCB_RMPMS_RMPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD0
value|0x00122608
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD0_BWSHARE_40G_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD0_BWSHARE_40G_MASK
value|I40E_MASK(0x3FF, I40E_GLDCB_RPRRD0_BWSHARE_40G_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD0_BWSHARE_10G_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD0_BWSHARE_10G_MASK
value|I40E_MASK(0x3FF, I40E_GLDCB_RPRRD0_BWSHARE_10G_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD1
value|0x0012260C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD1_BWSHARE_1G_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD1_BWSHARE_1G_MASK
value|I40E_MASK(0x3FF, I40E_GLDCB_RPRRD1_BWSHARE_1G_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD1_BWSHARE_100M_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RPRRD1_BWSHARE_100M_MASK
value|I40E_MASK(0x3FF, I40E_GLDCB_RPRRD1_BWSHARE_100M_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC
value|0x00122604
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RSPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RSPM_MASK
value|I40E_MASK(0xFF, I40E_GLDCB_RSPMC_RSPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RPM_MODE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RPM_MODE_MASK
value|I40E_MASK(0x3, I40E_GLDCB_RSPMC_RPM_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_PRR_MAX_EXP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_PRR_MAX_EXP_MASK
value|I40E_MASK(0xF, I40E_GLDCB_RSPMC_PRR_MAX_EXP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_PFCTIMER_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_PFCTIMER_MASK
value|I40E_MASK(0x3FFF, I40E_GLDCB_RSPMC_PFCTIMER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RPM_DIS_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMC_RPM_DIS_MASK
value|I40E_MASK(0x1, I40E_GLDCB_RSPMC_RPM_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMS
value|0x00122600
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMS_RSPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_RSPMS_RSPM_MASK
value|I40E_MASK(0x3FFFF, I40E_GLDCB_RSPMS_RSPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TFPFCI
value|0x00098080
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_TFPFCI_IGNORE_FC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TFPFCI_IGNORE_FC_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLDCB_TFPFCI_IGNORE_FC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM
value|0x000A01C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_ALLOFFTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_ALLOFFTH_MASK
value|I40E_MASK(0xFF, I40E_GLDCB_TGENC_TLPM_ALLOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_MASK
value|I40E_MASK(0xFF, I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_EN_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_EN_MASK
value|I40E_MASK(0x1, I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_TFPM_DIS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_TFPM_DIS_MASK
value|I40E_MASK(0x1, I40E_GLDCB_TGENC_TLPM_TFPM_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_FWLB_MODE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TLPM_FWLB_MODE_MASK
value|I40E_MASK(0x1, I40E_GLDCB_TGENC_TLPM_FWLB_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM
value|0x000A2200
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_ALLOFFTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_ALLOFFTH_MASK
value|I40E_MASK(0x1FFF, I40E_GLDCB_TGENC_TUPM_ALLOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_TCPM_DIS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_TCPM_DIS_MASK
value|I40E_MASK(0x1, I40E_GLDCB_TGENC_TUPM_TCPM_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_CWLB_MODE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDCB_TGENC_TUPM_CWLB_MODE_MASK
value|I40E_MASK(0x1, I40E_GLDCB_TGENC_TUPM_CWLB_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAH
value|0x001E24C0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAH_PFCAH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAH_PFCAH_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_FCAH_PFCAH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAL
value|0x001E24A0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAL_PFCAL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_FCAL_PFCAL_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTDCB_FCAL_PFCAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RETSTCS
parameter_list|(
name|_i
parameter_list|)
value|(0x001222A0 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RETSTCS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RETSTCS_CREDITS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RETSTCS_CREDITS_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_PRTDCB_RETSTCS_CREDITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RLANPMS
value|0x001223C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RLANPMS_LANRPPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RLANPMS_LANRPPM_MASK
value|I40E_MASK(0x3FFFF, I40E_PRTDCB_RLANPMS_LANRPPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPFCTOP
value|0x001E2480
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPFCTOP_PFCTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPFCTOP_PFCTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_RPFCTOP_PFCTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPFCTOP_PFCOPCODE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPFCTOP_PFCOPCODE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_RPFCTOP_PFCOPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRC
value|0x00122100
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRC_BWSHARE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRC_BWSHARE_MASK
value|I40E_MASK(0x3FF, I40E_PRTDCB_RPRRC_BWSHARE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRS
value|0x00122120
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRS_CREDITS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RPRRS_CREDITS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTDCB_RPRRS_CREDITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RRDMAPMS
value|0x00122160
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RRDMAPMS_RDMARPPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RRDMAPMS_RDMARPPM_MASK
value|I40E_MASK(0x3FFFF, I40E_PRTDCB_RRDMAPMS_RDMARPPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_PPRS
value|0x000844C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_PPRS_NOVLANUP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_PPRS_NOVLANUP_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP_PPRS_NOVLANUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_TDPU
value|0x00044120
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_TDPU_NOVLANUP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP_TDPU_NOVLANUP_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP_TDPU_NOVLANUP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB
value|0x00122280
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP0TC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP0TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP0TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP1TC_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP1TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP1TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP2TC_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP2TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP2TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP3TC_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP3TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP3TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP4TC_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP4TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP4TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP5TC_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP5TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP5TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP6TC_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP6TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP6TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP7TC_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUP2TC_RCB_UP7TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_RCB_UP7TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTQ
parameter_list|(
name|_i
parameter_list|)
value|(0x00122400 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTQ_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTQ_RXQNUM_MASK
value|I40E_MASK(0x3FFF, I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTS
parameter_list|(
name|_i
parameter_list|)
value|(0x00122500 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTS_PFCTIMER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_RUPTS_PFCTIMER_MASK
value|I40E_MASK(0x3FFF, I40E_PRTDCB_RUPTS_PFCTIMER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TC2PFC_RCB
value|0x00122140
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TC2PFC_RCB_TC2PFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TC2PFC_RCB_TC2PFC_MASK
value|I40E_MASK(0xFF, I40E_PRTDCB_TC2PFC_RCB_TC2PFC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPC
value|0x000AE000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPC_LLMAXPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPC_LLMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TCLLPC_LLMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPC_BMAXPCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPC_BMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TCLLPC_BMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSB
value|0x000AE020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSB_BPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSB_BPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_PRTDCB_TCLLPSB_BPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSLL
value|0x000AE040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSLL_LLPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCLLPSLL_LLPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_PRTDCB_TCLLPSLL_LLPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCPC
value|0x000A21C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCPC_PORTOFFTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCPC_PORTOFFTH_MASK
value|I40E_MASK(0x1FFF, I40E_PRTDCB_TCPFCPC_PORTOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC
value|0x000A21E0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_TCOFFTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_TCOFFTH_MASK
value|I40E_MASK(0x1FFF, I40E_PRTDCB_TCPFCTCC_TCOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_LL_PRI_TRESH_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_LL_PRI_TRESH_MASK
value|I40E_MASK(0x1FFF, I40E_PRTDCB_TCPFCTCC_LL_PRI_TRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_LL_PRI_EN_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCPFCTCC_LL_PRI_EN_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TCPFCTCC_LL_PRI_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCWSP
value|0x000A2160
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCWSP_WSPORT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TCWSP_WSPORT_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTDCB_TCWSP_WSPORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPMS
value|0x000A0000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPMS_DPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPMS_DPM_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTDCB_TDPMS_DPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC
value|0x00044100
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAX_TXFRAME_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAX_TXFRAME_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TDPUC_MAX_TXFRAME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAL_LENGTH_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAL_LENGTH_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TDPUC_MAL_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAL_CMD_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_MAL_CMD_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TDPUC_MAL_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_TTL_DROP_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_TTL_DROP_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TDPUC_TTL_DROP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_UR_DROP_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_UR_DROP_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TDPUC_UR_DROP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_CLEAR_DROP_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TDPUC_CLEAR_DROP_MASK
value|I40E_MASK(0x1, I40E_PRTDCB_TDPUC_CLEAR_DROP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPC
value|0x00098000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPC_LLMAXPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPC_LLMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TFLLPC_LLMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPC_BMAXPCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPC_BMAXPCNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TFLLPC_BMAXPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSB
value|0x00098020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSB_BPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSB_BPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_PRTDCB_TFLLPSB_BPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSLL
value|0x00098040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSLL_LLPCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFLLPSLL_LLPCNT_MASK
value|I40E_MASK(0x3FFFFFF, I40E_PRTDCB_TFLLPSLL_LLPCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFPFCC
value|0x000A01A0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFPFCC_PORTOFFTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFPFCC_PORTOFFTH_MASK
value|I40E_MASK(0xFF, I40E_PRTDCB_TFPFCC_PORTOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFPFCC_TCOFFTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFPFCC_TCOFFTH_MASK
value|I40E_MASK(0xFF, I40E_PRTDCB_TFPFCC_TCOFFTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFWSP
value|0x000A0140
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFWSP_WSPORT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TFWSP_WSPORT_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTDCB_TFWSP_WSPORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLANCPMS
value|0x000A2020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLANCPMS_LANCPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLANCPMS_LANCPM_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTDCB_TLANCPMS_LANCPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLPMC
value|0x000A0160
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLPMC_TC2PFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TLPMC_TC2PFC_MASK
value|I40E_MASK(0xFF, I40E_PRTDCB_TLPMC_TC2PFC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TPFCTOP
value|0x001E4540
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TPFCTOP_PFCTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TPFCTOP_PFCTYPE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TPFCTOP_PFCTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TPFCTOP_PFCOPCODE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TPFCTOP_PFCOPCODE_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_TPFCTOP_PFCOPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TRDMACPMS
value|0x000A2000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TRDMACPMS_RDMACPM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TRDMACPMS_RDMACPM_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTDCB_TRDMACPMS_RDMACPM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC
value|0x001E4620
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP0TC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP0TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP0TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP1TC_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP1TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP1TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP2TC_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP2TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP2TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP3TC_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP3TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP3TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP4TC_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP4TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP4TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP5TC_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP5TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP5TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP6TC_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP6TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP6TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP7TC_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUP2TC_UP7TC_MASK
value|I40E_MASK(0x7, I40E_PRTDCB_TUP2TC_UP7TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUPMC
value|0x000A2140
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUPMC_TC2PFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_TUPMC_TC2PFC_MASK
value|I40E_MASK(0xFF, I40E_PRTDCB_TUPMC_TC2PFC_SHIFT)
end_define

begin_comment
comment|/* PF - FCoE Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA
value|0x001C0A28
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_FCOE_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_FCOE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLFCOE_ENA_FCOE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TDPU
value|0x000442E4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TDPU_FCOE_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TDPU_FCOE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLFCOE_ENA_TDPU_FCOE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TLAN
value|0x000E6484
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TLAN_FCOE_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_ENA_TLAN_FCOE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLFCOE_ENA_TLAN_FCOE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RLANCTL
value|0x0012A508
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_RLANCTL_FRSTDDPH_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RLANCTL_FRSTDDPH_MASK
value|I40E_MASK(0x1, I40E_GLFCOE_RLANCTL_FRSTDDPH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RLANCTL_ALLH_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RLANCTL_ALLH_MASK
value|I40E_MASK(0x1, I40E_GLFCOE_RLANCTL_ALLH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF
value|0x00269B9C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_I2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_I2_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_RSOF_SOF_I2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_I3_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_I3_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_RSOF_SOF_I3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_N2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_N2_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_RSOF_SOF_N2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_N3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_RSOF_SOF_N3_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_RSOF_SOF_N3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF
value|0x000442EC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_N_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_N_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TEOF_EOF_N_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_T_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_T_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TEOF_EOF_T_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_NI_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_NI_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TEOF_EOF_NI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_A_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TEOF_EOF_A_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TEOF_EOF_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF
value|0x000442E8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_I2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_I2_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TSOF_SOF_I2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_I3_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_I3_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TSOF_SOF_I3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_N2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_N2_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TSOF_SOF_N2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_N3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLFCOE_TSOF_SOF_N3_MASK
value|I40E_MASK(0xFF, I40E_GLFCOE_TSOF_SOF_N3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF
value|0x000856A0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_N_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_N_MASK
value|I40E_MASK(0xFF, I40E_PRTFCOE_REOF_EOF_N_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_T_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_T_MASK
value|I40E_MASK(0xFF, I40E_PRTFCOE_REOF_EOF_T_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_NI_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_NI_MASK
value|I40E_MASK(0xFF, I40E_PRTFCOE_REOF_EOF_NI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_A_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTFCOE_REOF_EOF_A_MASK
value|I40E_MASK(0xFF, I40E_PRTFCOE_REOF_EOF_A_SHIFT)
end_define

begin_comment
comment|/* PF - General Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_ECC_ENA
value|0x00092630
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_ECC_ENA_ECC_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ECC_ENA_ECC_ENA_MASK
value|I40E_MASK(0x1, I40E_ECC_ENA_ECC_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_C
value|0x00078E8C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_C_CSR_ACCESS_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_C_CSR_ACCESS_EN_MASK
value|I40E_MASK(0x1, I40E_GLGEN_CSR_DEBUG_C_CSR_ACCESS_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_C_CSR_ADDR_PROT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_C_CSR_ADDR_PROT_MASK
value|I40E_MASK(0x1, I40E_GLGEN_CSR_DEBUG_C_CSR_ADDR_PROT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_F
value|0x000B6138
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_F_CSR_PROT_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_CSR_DEBUG_F_CSR_PROT_EN_MASK
value|I40E_MASK(0x1, I40E_GLGEN_CSR_DEBUG_F_CSR_PROT_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40
value|0x001C0A6C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_DUAL_40G_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_DUAL_40G_MODE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_DUAL40_DUAL_40G_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_RPB
value|0x000AC7E0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_RPB_DUAL_40G_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_RPB_DUAL_40G_MODE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_DUAL40_RPB_DUAL_40G_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TLPM
value|0x000A01C4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TLPM_DUAL_40G_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TLPM_DUAL_40G_MODE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_DUAL40_TLPM_DUAL_40G_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TUPM
value|0x000A2204
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TUPM_DUAL_40G_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_DUAL40_TUPM_DUAL_40G_MODE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_DUAL40_TUPM_DUAL_40G_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL
value|0x00092610
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_PF_ENA_RST_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_PF_ENA_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_FWHWRCTRL_PF_ENA_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_VF_ENA_RST_DONE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_VF_ENA_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_FWHWRCTRL_VF_ENA_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_VM_ENA_RST_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_VM_ENA_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_FWHWRCTRL_VM_ENA_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_PE_CPL_EN_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWHWRCTRL_PE_CPL_EN_MASK
value|I40E_MASK(0x1, I40E_GLGEN_FWHWRCTRL_PE_CPL_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG
value|0x000B8194
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_CORER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_CORER_MASK
value|I40E_MASK(0x1, I40E_GLGEN_IMRTRIG_CORER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_GLOBR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_GLOBR_MASK
value|I40E_MASK(0x1, I40E_GLGEN_IMRTRIG_GLOBR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_EMPFWR_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_IMRTRIG_EMPFWR_MASK
value|I40E_MASK(0x1, I40E_GLGEN_IMRTRIG_EMPFWR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_MISC_CONFIG
value|0x000B81A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_MISC_CONFIG_SINGLE_10G_PORT_SELECT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_MISC_CONFIG_SINGLE_10G_PORT_SELECT_MASK
value|I40E_MASK(0x1, I40E_GLGEN_MISC_CONFIG_SINGLE_10G_PORT_SELECT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_CSR
value|0x00078E84
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_CSR_PCIPFCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_CSR_PCIPFCNT_MASK
value|I40E_MASK(0x1F, I40E_GLGEN_PCIFCNCNT_CSR_PCIPFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_CSR_PCIVFCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_CSR_PCIVFCNT_MASK
value|I40E_MASK(0xFF, I40E_GLGEN_PCIFCNCNT_CSR_PCIVFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_INT
value|0x0003F840
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_INT_PCIPFCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_INT_PCIPFCNT_MASK
value|I40E_MASK(0x1F, I40E_GLGEN_PCIFCNCNT_INT_PCIPFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_INT_PCIVFCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_INT_PCIVFCNT_MASK
value|I40E_MASK(0xFF, I40E_GLGEN_PCIFCNCNT_INT_PCIVFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PE_ENA
value|0x000B81A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_PE_ENA_PE_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PE_ENA_PE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLGEN_PE_ENA_PE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PE_ENA_PE_CLK_SRC_SEL_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PE_ENA_PE_CLK_SRC_SEL_MASK
value|I40E_MASK(0x3, I40E_GLGEN_PE_ENA_PE_CLK_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PF_ACC_TO
value|0x00078E88
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_PF_ACC_TO_PF_ACC_TO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PF_ACC_TO_PF_ACC_TO_MASK
value|I40E_MASK(0xFFFF, I40E_GLGEN_PF_ACC_TO_PF_ACC_TO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTAT_REQ
value|0x00092620
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTAT_REQ_RST_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTAT_REQ_RST_INDEX_MASK
value|I40E_MASK(0x1FF, I40E_GLGEN_RSTSTAT_REQ_RST_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTAT_REQ_RST_TYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTAT_REQ_RST_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLGEN_RSTSTAT_REQ_RST_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS
value|0x00092624
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_TDPU_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_TDPU_CNT_MASK
value|I40E_MASK(0x1F, I40E_GLGEN_RSTSTATUS_TDPU_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_RDPU_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_RDPU_CNT_MASK
value|I40E_MASK(0x1F, I40E_GLGEN_RSTSTATUS_RDPU_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_TLAN_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_TLAN_CNT_MASK
value|I40E_MASK(0xF, I40E_GLGEN_RSTSTATUS_TLAN_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_RCU_DONE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_RCU_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_RCU_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PMAT_DONE_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PMAT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_PMAT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PE_DONE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PE_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_PE_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_CM_PE_DONE_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_CM_PE_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_CM_PE_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_INT_DONE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_INT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_INT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PEOC_DONE_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PEOC_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_PEOC_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PBLOC_DONE_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PBLOC_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_PBLOC_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_FOC_DONE_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_FOC_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_FOC_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_CM_LAN_DONE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_CM_LAN_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_CM_LAN_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_FW_DONE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_FW_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_FW_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PE_ENA_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_PE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_PE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_HW_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_RSTSTATUS_HW_DONE_MASK
value|I40E_MASK(0x1, I40E_GLGEN_RSTSTATUS_HW_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLMNG_WD_ENA
value|0x000B8198
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLMNG_WD_ENA_FW_RST_WD_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLMNG_WD_ENA_FW_RST_WD_ENA_MASK
value|I40E_MASK(0x1, I40E_GLMNG_WD_ENA_FW_RST_WD_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLMNG_WD_ENA_ECC_RST_ENA_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLMNG_WD_ENA_ECC_RST_ENA_MASK
value|I40E_MASK(0x1, I40E_GLMNG_WD_ENA_ECC_RST_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_ADD
value|0x000BA008
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_ADD_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_ADD_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLPHY_ANA_ADD_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_ADD_BYTE_EN_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_ADD_BYTE_EN_MASK
value|I40E_MASK(0xF, I40E_GLPHY_ANA_ADD_BYTE_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_DATA
value|0x000BA00C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_DATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPHY_ANA_DATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPHY_ANA_DATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_FWHWRSTAT
value|0x00092480
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_FWHWRSTAT_FW_RST_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_FWHWRSTAT_FW_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_PFGEN_FWHWRSTAT_FW_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_PFGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CAR
value|0x000B8000
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CAR_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CAR_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_PFGEN_PORTNUM_CAR_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CSR
value|0x00078D00
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CSR_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_CSR_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_PFGEN_PORTNUM_CSR_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_PM
value|0x0006B800
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_PM_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_PM_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_PFGEN_PORTNUM_PM_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_RCB
value|0x00122000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_RCB_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_RCB_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_PFGEN_PORTNUM_RCB_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_TSCD
value|0x000B2240
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_TSCD_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFGEN_PORTNUM_TSCD_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_PFGEN_PORTNUM_TSCD_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT
parameter_list|(
name|_VF
parameter_list|)
value|(0x00092000 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT_FW_RST_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT_FW_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_VPGEN_FWHWRSTAT_FW_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_VPGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_VPGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00091000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT_FW_RST_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT_FW_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_VSIGEN_FWHWRSTAT_FW_RST_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_VSIGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK
value|I40E_MASK(0x1, I40E_VSIGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT)
end_define

begin_comment
comment|/* PF - HMC Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_CECC_ERR
value|0x000AA0D4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLFOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CECC_ERR_COR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLFOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL
value|0x000AA0CC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_HOST_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_CLIENT_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0
value|0x000AA0C0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_ERROR_CODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_ERROR_CODE_MASK
value|I40E_MASK(0x3F, I40E_GLFOC_ERRDATA0_ERROR_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_OBJ_TYPE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_OBJ_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLFOC_ERRDATA0_OBJ_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_VM_VF_TYPE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLFOC_ERRDATA0_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_VM_VF_NUM_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLFOC_ERRDATA0_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_PF_NUM_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA0_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLFOC_ERRDATA0_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA1
value|0x000AA0C4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA1_OBJ_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA1_OBJ_INDEX_MASK
value|I40E_MASK(0xFFFFFFF, I40E_GLFOC_ERRDATA1_OBJ_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2
value|0x000AA0C8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GLFOC_ERRDATA2_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_OFFSET_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_OFFSET_MASK
value|I40E_MASK(0x1FFF, I40E_GLFOC_ERRDATA2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_OPTYPE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_OPTYPE_MASK
value|I40E_MASK(0x7, I40E_GLFOC_ERRDATA2_OPTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_TAG_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRDATA2_TAG_MASK
value|I40E_MASK(0x1FF, I40E_GLFOC_ERRDATA2_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRINFO
value|0x000AA0BC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRINFO_ERROR_VALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRINFO_ERROR_VALID_MASK
value|I40E_MASK(0x1, I40E_GLFOC_ERRINFO_ERROR_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRINFO_ERROR_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_ERRINFO_ERROR_CNT_MASK
value|I40E_MASK(0xFF, I40E_GLFOC_ERRINFO_ERROR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FCOEHTE_OBJOFST
value|0x000AA050
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_FCOEHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FCOEHTE_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLFOC_FCOEHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_HECC_ERR
value|0x000AA0D0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_HECC_ERR_UNCOR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLFOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_HECC_ERR_COR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLFOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN32BRSV_OBJOFST
value|0x000AA058
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN32BRSV_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN32BRSV_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLFOC_LAN32BRSV_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV0_OBJOFST
value|0x000AA05C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV0_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV0_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLFOC_LAN64BRSV0_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV1_OBJOFST
value|0x000AA060
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV1_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_LAN64BRSV1_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLFOC_LAN64BRSV1_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_QUADHTE_OBJOFST
value|0x000AA054
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_QUADHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_QUADHTE_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLFOC_QUADHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_CTL
value|0x000AA008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_CTL_OBJECT_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_CTL_OBJECT_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLFOC_STAT_CTL_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_OBJ_CNT
value|0x000AA00C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK
value|I40E_MASK(0x3FFF, I40E_GLFOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_HI
value|0x000AA034
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_LO
value|0x000AA030
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_HI
value|0x000AA03C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_LO
value|0x000AA038
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_HI
value|0x000AA014
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_RD_HIT_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_LO
value|0x000AA010
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_HIT_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_RD_HIT_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_HI
value|0x000AA01C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_RD_MISS_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_LO
value|0x000AA018
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_RD_MISS_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_RD_MISS_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_HI
value|0x000AA044
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_LO
value|0x000AA040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_IDLE_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_HI
value|0x000AA04C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_LO
value|0x000AA048
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_DATA_XFER_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_HI
value|0x000AA024
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_WR_HIT_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_LO
value|0x000AA020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_HIT_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_WR_HIT_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_HI
value|0x000AA02C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLFOC_STAT_WR_MISS_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_LO
value|0x000AA028
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_STAT_WR_MISS_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLFOC_STAT_WR_MISS_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0
value|0x000C20dc
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_PF_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLHMC_EMPOBJCACHECTL0_OBJ_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_TYPE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLHMC_EMPOBJCACHECTL0_OBJ_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_MASK
value|I40E_MASK(0x7, I40E_GLHMC_EMPOBJCACHECTL0_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_NUM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_TYPE_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_FAILED_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_FAILED_MASK
value|I40E_MASK(0x1, I40E_GLHMC_EMPOBJCACHECTL0_CMD_FAILED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL0_CMD_DONE_MASK
value|I40E_MASK(0x1, I40E_GLHMC_EMPOBJCACHECTL0_CMD_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL1
value|0x000C20e0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL1_OBJ_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_EMPOBJCACHECTL1_OBJ_INDEX_MASK
value|I40E_MASK(0xFFFFFFF, I40E_GLHMC_EMPOBJCACHECTL1_OBJ_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWPDINV
value|0x000C207c
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_FWPDINV_PMSDIDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWPDINV_PMSDIDX_MASK
value|I40E_MASK(0xFFF, I40E_GLHMC_FWPDINV_PMSDIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWPDINV_PMPDIDX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWPDINV_PMPDIDX_MASK
value|I40E_MASK(0x1FF, I40E_GLHMC_FWPDINV_PMPDIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD
value|0x000C2070
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMSDIDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMSDIDX_MASK
value|I40E_MASK(0xFFF, I40E_GLHMC_FWSDCMD_PMSDIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PF_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PF_MASK
value|I40E_MASK(0xF, I40E_GLHMC_FWSDCMD_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_VF_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_VF_MASK
value|I40E_MASK(0x1FF, I40E_GLHMC_FWSDCMD_VF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMF_TYPE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLHMC_FWSDCMD_PMF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMSDWR_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDCMD_PMSDWR_MASK
value|I40E_MASK(0x1, I40E_GLHMC_FWSDCMD_PMSDWR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATAHIGH
value|0x000C2078
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATAHIGH_PMSDDATAHIGH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATAHIGH_PMSDDATAHIGH_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLHMC_FWSDDATAHIGH_PMSDDATAHIGH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW
value|0x000C2074
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDVALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDVALID_MASK
value|I40E_MASK(0x1, I40E_GLHMC_FWSDDATALOW_PMSDVALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDTYPE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDTYPE_MASK
value|I40E_MASK(0x1, I40E_GLHMC_FWSDDATALOW_PMSDTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDBPCOUNT_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDBPCOUNT_MASK
value|I40E_MASK(0x3FF, I40E_GLHMC_FWSDDATALOW_PMSDBPCOUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDDATALOW_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_FWSDDATALOW_PMSDDATALOW_MASK
value|I40E_MASK(0xFFFFF, I40E_GLHMC_FWSDDATALOW_PMSDDATALOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDBASE
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6a00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDBASE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDBASE_FPMLAN32BRSVDBASE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDBASE_FPMLAN32BRSVDBASE_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLHMC_LAN32BRSVDBASE_FPMLAN32BRSVDBASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDCNT
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6b00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDCNT_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDCNT_FPMLAN32BRSVDCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDCNT_FPMLAN32BRSVDCNT_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN32BRSVDCNT_FPMLAN32BRSVDCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDMAX
value|0x000C209C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDMAX_PMLAN32BRSVDMAX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDMAX_PMLAN32BRSVDMAX_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN32BRSVDMAX_PMLAN32BRSVDMAX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDOBJSZ
value|0x000C2098
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDOBJSZ_PMLAN32BRSVDOBJSZ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN32BRSVDOBJSZ_PMLAN32BRSVDOBJSZ_MASK
value|I40E_MASK(0xF, I40E_GLHMC_LAN32BRSVDOBJSZ_PMLAN32BRSVDOBJSZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0BASE
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6c00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0BASE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0BASE_FPMLAN64BRSVD0BASE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0BASE_FPMLAN64BRSVD0BASE_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLHMC_LAN64BRSVD0BASE_FPMLAN64BRSVD0BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0CNT
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6d00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0CNT_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0CNT_FPMLAN64BRSVD0CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0CNT_FPMLAN64BRSVD0CNT_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN64BRSVD0CNT_FPMLAN64BRSVD0CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0MAX
value|0x000C20a4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0MAX_PMLAN64BRSVD0MAX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0MAX_PMLAN64BRSVD0MAX_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN64BRSVD0MAX_PMLAN64BRSVD0MAX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0OBJSZ
value|0x000C20a0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0OBJSZ_PMLAN64BRSVD0OBJSZ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD0OBJSZ_PMLAN64BRSVD0OBJSZ_MASK
value|I40E_MASK(0xF, I40E_GLHMC_LAN64BRSVD0OBJSZ_PMLAN64BRSVD0OBJSZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1BASE
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6e00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1BASE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1BASE_FPMLAN64BRSVD1BASE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1BASE_FPMLAN64BRSVD1BASE_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLHMC_LAN64BRSVD1BASE_FPMLAN64BRSVD1BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1CNT
parameter_list|(
name|_i
parameter_list|)
value|(0x000C6f00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1CNT_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1CNT_FPMLAN64BRSVD1CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1CNT_FPMLAN64BRSVD1CNT_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN64BRSVD1CNT_FPMLAN64BRSVD1CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1MAX
value|0x000C20ac
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1MAX_PMLAN64BRSVD1MAX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1MAX_PMLAN64BRSVD1MAX_MASK
value|I40E_MASK(0x1FFFFFFF, I40E_GLHMC_LAN64BRSVD1MAX_PMLAN64BRSVD1MAX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1OBJSZ
value|0x000C20a8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1OBJSZ_PMLAN64BRSVD1OBJSZ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_LAN64BRSVD1OBJSZ_PMLAN64BRSVD1OBJSZ_MASK
value|I40E_MASK(0xF, I40E_GLHMC_LAN64BRSVD1OBJSZ_PMLAN64BRSVD1OBJSZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0
parameter_list|(
name|_i
parameter_list|)
value|(0x000C0900 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_PF_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLHMC_OBJECTCACHECTL0_OBJ_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_TYPE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLHMC_OBJECTCACHECTL0_OBJ_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_MASK
value|I40E_MASK(0x7, I40E_GLHMC_OBJECTCACHECTL0_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_NUM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_TYPE_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_FAILED_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_FAILED_MASK
value|I40E_MASK(0x1, I40E_GLHMC_OBJECTCACHECTL0_CMD_FAILED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL0_CMD_DONE_MASK
value|I40E_MASK(0x1, I40E_GLHMC_OBJECTCACHECTL0_CMD_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL1
parameter_list|(
name|_i
parameter_list|)
value|(0x000C0a00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL1_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL1_OBJ_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_OBJECTCACHECTL1_OBJ_INDEX_MASK
value|I40E_MASK(0xFFFFFFF, I40E_GLHMC_OBJECTCACHECTL1_OBJ_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMATCFG
value|0x000C2000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_PMATCFG_CM_PE_WEIGHT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMATCFG_CM_PE_WEIGHT_MASK
value|I40E_MASK(0x1, I40E_GLHMC_PMATCFG_CM_PE_WEIGHT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMATCFG_CM_LAN_WEIGHT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMATCFG_CM_LAN_WEIGHT_MASK
value|I40E_MASK(0x1, I40E_GLHMC_PMATCFG_CM_LAN_WEIGHT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMFTABLE
parameter_list|(
name|_i
parameter_list|)
value|(0x000C0b00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_PMFTABLE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMFTABLE_PM_FCN_TBL_ENTRY_VLD_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PMFTABLE_PM_FCN_TBL_ENTRY_VLD_MASK
value|I40E_MASK(0x1, I40E_GLHMC_PMFTABLE_PM_FCN_TBL_ENTRY_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL
value|0x000A8000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_SCALE_FACTOR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_SCALE_FACTOR_MASK
value|I40E_MASK(0x3, I40E_GLPBLOC_CACHE_CTRL_SCALE_FACTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_EN_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_CACHE_CTRL_DBGMUX_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_LO_MASK
value|I40E_MASK(0x1F, I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_HI_MASK
value|I40E_MASK(0x1F, I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CECC_ERR
value|0x000A80B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPBLOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_CECC_ERR_COR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPBLOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL
value|0x000A80AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_HOST_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0
value|0x000A80A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_ERROR_CODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_ERROR_CODE_MASK
value|I40E_MASK(0x3F, I40E_GLPBLOC_ERRDATA0_ERROR_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_OBJ_TYPE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_OBJ_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLPBLOC_ERRDATA0_OBJ_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_VM_VF_TYPE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLPBLOC_ERRDATA0_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_VM_VF_NUM_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLPBLOC_ERRDATA0_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_PF_NUM_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA0_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLPBLOC_ERRDATA0_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA1
value|0x000A80A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA1_OBJ_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA1_OBJ_INDEX_MASK
value|I40E_MASK(0xFFFFFFF, I40E_GLPBLOC_ERRDATA1_OBJ_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2
value|0x000A80A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GLPBLOC_ERRDATA2_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_OFFSET_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_OFFSET_MASK
value|I40E_MASK(0x1FFF, I40E_GLPBLOC_ERRDATA2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_OPTYPE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_OPTYPE_MASK
value|I40E_MASK(0x7, I40E_GLPBLOC_ERRDATA2_OPTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_TAG_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRDATA2_TAG_MASK
value|I40E_MASK(0x1FF, I40E_GLPBLOC_ERRDATA2_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRINFO
value|0x000A809C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRINFO_ERROR_VALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRINFO_ERROR_VALID_MASK
value|I40E_MASK(0x1, I40E_GLPBLOC_ERRINFO_ERROR_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRINFO_ERROR_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_ERRINFO_ERROR_CNT_MASK
value|I40E_MASK(0xFF, I40E_GLPBLOC_ERRINFO_ERROR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_HECC_ERR
value|0x000A80B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_HECC_ERR_UNCOR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPBLOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_HECC_ERR_COR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPBLOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_MRTE_OBJOFST
value|0x000A8050
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_MRTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_MRTE_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLPBLOC_MRTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_PBLE_OBJOFST
value|0x000A804C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_PBLE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_PBLE_OBJOFST_OBJ_TYPE_OFFSET_MASK
value|I40E_MASK(0x3FF, I40E_GLPBLOC_PBLE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_CTL
value|0x000A8004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_CTL_OBJECT_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_CTL_OBJECT_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLPBLOC_STAT_CTL_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_OBJ_CNT
value|0x000A8008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK
value|I40E_MASK(0x3FFF, I40E_GLPBLOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI
value|0x000A8030
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO
value|0x000A802C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_HI
value|0x000A8038
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_LO
value|0x000A8034
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_HI
value|0x000A8010
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_RD_HIT_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_LO
value|0x000A800C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_HIT_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_RD_HIT_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_HI
value|0x000A8018
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_RD_MISS_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_LO
value|0x000A8014
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_RD_MISS_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_RD_MISS_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI
value|0x000A8040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO
value|0x000A803C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_HI
value|0x000A8048
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_LO
value|0x000A8044
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_DATA_XFER_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_HI
value|0x000A8020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_WR_HIT_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_LO
value|0x000A801C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_HIT_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_WR_HIT_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_HI
value|0x000A8028
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPBLOC_STAT_WR_MISS_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_LO
value|0x000A8024
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPBLOC_STAT_WR_MISS_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPBLOC_STAT_WR_MISS_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL
value|0x000D0000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_SCALE_FACTOR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_SCALE_FACTOR_MASK
value|I40E_MASK(0x3, I40E_GLPDOC_CACHE_CTRL_SCALE_FACTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_EN_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_CACHE_CTRL_DBGMUX_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_LO_MASK
value|I40E_MASK(0x1F, I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_HI_MASK
value|I40E_MASK(0x1F, I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CECC_ERR
value|0x000D0080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPDOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_CECC_ERR_COR_ECC_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLPDOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL
value|0x000D007c
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_HOST_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_CLIENT_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0
value|0x000D0070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_ERROR_CODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_ERROR_CODE_MASK
value|I40E_MASK(0x3F, I40E_GLPDOC_ERRDATA0_ERROR_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_OBJ_TYPE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_OBJ_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLPDOC_ERRDATA0_OBJ_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_VM_VF_TYPE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_VM_VF_TYPE_MASK
value|I40E_MASK(0x3, I40E_GLPDOC_ERRDATA0_VM_VF_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_VM_VF_NUM_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_VM_VF_NUM_MASK
value|I40E_MASK(0x1FF, I40E_GLPDOC_ERRDATA0_VM_VF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_PF_NUM_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA0_PF_NUM_MASK
value|I40E_MASK(0xF, I40E_GLPDOC_ERRDATA0_PF_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA1
value|0x000D0074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA1_OBJ_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA1_OBJ_INDEX_MASK
value|I40E_MASK(0xFFFFFFF, I40E_GLPDOC_ERRDATA1_OBJ_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2
value|0x000D0078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_LENGTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_LENGTH_MASK
value|I40E_MASK(0x7F, I40E_GLPDOC_ERRDATA2_LENGTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_OFFSET_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_OFFSET_MASK
value|I40E_MASK(0x1FFF, I40E_GLPDOC_ERRDATA2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_OPTYPE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_OPTYPE_MASK
value|I40E_MASK(0x7, I40E_GLPDOC_ERRDATA2_OPTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_TAG_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRDATA2_TAG_MASK
value|I40E_MASK(0x1FF, I40E_GLPDOC_ERRDATA2_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRINFO
value|0x000D006C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRINFO_ERROR_VALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRINFO_ERROR_VALID_MASK
value|I40E_MASK(0x1, I40E_GLPDOC_ERRINFO_ERROR_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRINFO_ERROR_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_ERRINFO_ERROR_CNT_MASK
value|I40E_MASK(0xFF, I40E_GLPDOC_ERRINFO_ERROR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_CTL
value|0x000D0004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_CTL_OBJECT_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_CTL_OBJECT_TYPE_MASK
value|I40E_MASK(0x1F, I40E_GLPDOC_STAT_CTL_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_OBJ_CNT
value|0x000D0008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK
value|I40E_MASK(0x3FFF, I40E_GLPDOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_HI
value|0x000D0020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPDOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_LO
value|0x000D001C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPDOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_HI
value|0x000D0028
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPDOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_LO
value|0x000D0024
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPDOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_HI
value|0x000D0010
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPDOC_STAT_RD_HIT_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_LO
value|0x000D000C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_HIT_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPDOC_STAT_RD_HIT_LO_CNT_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_HI
value|0x000D0018
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_HI_CNT_HI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_HI_CNT_HI_MASK
value|I40E_MASK(0xFFFFFF, I40E_GLPDOC_STAT_RD_MISS_HI_CNT_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_LO
value|0x000D0014
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_LO_CNT_LO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPDOC_STAT_RD_MISS_LO_CNT_LO_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPDOC_STAT_RD_MISS_LO_CNT_LO_SHIFT)
end_define

begin_comment
comment|/* PF - Intel Internal Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG
value|0x00051064
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_DPU_IMEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS
value|0x00051068
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_DPU_IMEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_DPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG
value|0x0005106C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_DPU_RECIPE_ADDR_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS
value|0x00051070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_DPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_DPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_COR_ERR
value|0x000B6150
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FLEEP_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_UNCOR_ERR
value|0x000B614C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FLEEP_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG
value|0x000B6144
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FLEEP_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS
value|0x000B6148
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FLEEP_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FLEEP_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL
value|0x000AA0A4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_FOC_CACHE_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_FOC_CACHE_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_DATA
value|0x000AA0A8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_FOC_CACHE_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG
value|0x000AA064
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FOC_CACHE_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CACHE_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FOC_CACHE_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS
value|0x000AA068
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FOC_CAHCE_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FOC_CAHCE_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_CAHCE_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_CAHCE_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_CAHCE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_ECC_COR_ERR
value|0x000AA098
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FOC_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_ECC_UNCOR_ERR
value|0x000AA094
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FOC_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG
value|0x000AA084
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FOC_EVICT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS
value|0x000AA088
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL
value|0x000AA0B4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_FOC_FD_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_FOC_FD_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_DATA
value|0x000AA0B8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_FOC_FD_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG
value|0x000AA08C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FOC_FD_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS
value|0x000AA090
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FD_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_FD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG
value|0x000AA074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FOC_FILL_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS
value|0x000AA078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL
value|0x000AA09C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_FOC_TAG_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_FOC_TAG_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_DATA
value|0x000AA0A0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_FOC_TAG_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG
value|0x000AA06C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FOC_TAG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS
value|0x000AA070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_COR_ERR
value|0x003800F4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FVL_STAT_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_UNCOR_ERR
value|0x003800F0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_FVL_STAT_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG
parameter_list|(
name|_i
parameter_list|)
value|(0x00380000 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...29 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_MAX_INDEX
value|29
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_FVL_STAT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00380078 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...29 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_MAX_INDEX
value|29
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_FVL_STAT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_FVL_STAT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK0
value|0x000B4020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK0_MODULE_MASK0_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK0_MODULE_MASK0_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GL_CRITERRMODMASK0_MODULE_MASK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK1
value|0x000B4024
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK1_MODULE_MASK1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK1_MODULE_MASK1_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GL_CRITERRMODMASK1_MODULE_MASK1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK2
value|0x000B4028
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK2_MODULE_MASK2_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK2_MODULE_MASK2_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GL_CRITERRMODMASK2_MODULE_MASK2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK3
value|0x000B402C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK3_MODULE_MASK3_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRMODMASK3_MODULE_MASK3_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GL_CRITERRMODMASK3_MODULE_MASK3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0
value|0x000B4040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1
value|0x000B4044
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2
value|0x000B4048
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3
value|0x000B404C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4
value|0x000B4050
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5
value|0x000B4054
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6
value|0x000B4058
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7
value|0x000B405C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_INST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_TYPE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_MODULE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_INST_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_INST_MASK
value|I40E_MASK(0x3F, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_INST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_TYPE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_TYPE_MASK
value|I40E_MASK(0x3, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_MODULE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_MODULE_MASK
value|I40E_MASK(0xFF, I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_MODULE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBG_DATA
value|0x0026998C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_DBG_DATA_GL_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBG_DATA_GL_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_DBG_DATA_GL_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGEMPR
value|0x00083108
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_DBGEMPR_RSV_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGEMPR_RSV_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_DBGEMPR_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGPOR
value|0x00083104
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_DBGPOR_ROM_EMPR_TRIGGER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGPOR_ROM_EMPR_TRIGGER_MASK
value|I40E_MASK(0x1, I40E_GL_DBGPOR_ROM_EMPR_TRIGGER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGPOR_RSV_DATA_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGPOR_RSV_DATA_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GL_DBGPOR_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST
value|0x0008310C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_PRST_RSV_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_PRST_RSV_DATA_MASK
value|I40E_MASK(0xFF, I40E_GL_DBGRST_PRST_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_IBR_RSV_DATA_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_IBR_RSV_DATA_MASK
value|I40E_MASK(0xFF, I40E_GL_DBGRST_IBR_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_GLBR_RSV_DATA_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_GLBR_RSV_DATA_MASK
value|I40E_MASK(0xFF, I40E_GL_DBGRST_GLBR_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_CORER_RSV_DATA_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_DBGRST_CORER_RSV_DATA_MASK
value|I40E_MASK(0xFF, I40E_GL_DBGRST_CORER_RSV_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG
value|0x00269A5C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_TCP_TR_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_TCP_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_CFG_TCP_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_UDP_TR_IDX_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_UDP_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_CFG_UDP_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_IPV4_TR_IDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_IPV4_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_CFG_IPV4_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_IPV6_TR_IDX_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_IPV6_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_CFG_IPV6_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_VLAN_TR_IDX_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_CFG_VLAN_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_CFG_VLAN_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_EXT_CFG
value|0x00269A64
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_EXT_CFG_FCTRL_TR_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDEF_TR_EXT_CFG_FCTRL_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MDEF_TR_EXT_CFG_FCTRL_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_HSH_CTL
value|0x00269984
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_HSH_CTL_HASH_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_HSH_CTL_HASH_MODE_MASK
value|I40E_MASK(0x3, I40E_GL_MTG_HSH_CTL_HASH_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP
value|0x0026994C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_ETAG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_ETAG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_ETAG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_ETAG_TR_IDX_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_ETAG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_ETAG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_SRC_TAG_FV_IDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_SRC_TAG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_SRC_TAG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_STAG_FV_IDX_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_STAG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_STAG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_STAG_TR_IDX_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_STAG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_STAG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_EXT
value|0x00269954
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_EXT_O_VLAN_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_EXT_O_VLAN_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_EXT_O_VLAN_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_EXT_O_VLAN_TR_IDX_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_MAP_EXT_O_VLAN_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_MTG_MAP_EXT_O_VLAN_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_FLU_CTL
value|0x00269964
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_FLU_CTL_FLU_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_FLU_CTL_FLU_MODE_MASK
value|I40E_MASK(0xF, I40E_GL_MTG_REP_FLU_CTL_FLU_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_FLU_CTL_FLU_OVTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_FLU_CTL_FLU_OVTH_MASK
value|I40E_MASK(0xFF, I40E_GL_MTG_REP_FLU_CTL_FLU_OVTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_MFIFO_CTL
value|0x0026999C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_MFIFO_CTL_UP_STRICT_PR_MASK
value|I40E_MASK(0xF, I40E_GL_MTG_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_REP_MFIFO_CTL_PRT_STRICT_PR_MASK
value|I40E_MASK(0x1, I40E_GL_MTG_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_TBL_CTL
value|0x0026997C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_TBL_CTL_FLU_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_TBL_CTL_FLU_MODE_MASK
value|I40E_MASK(0xF, I40E_GL_MTG_TBL_CTL_FLU_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_TBL_CTL_FLU_OVTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_TBL_CTL_FLU_OVTH_MASK
value|I40E_MASK(0xFF, I40E_GL_MTG_TBL_CTL_FLU_OVTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL
parameter_list|(
name|_i
parameter_list|)
value|(0x00269240 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...9 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL_MAX_INDEX
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL_FLU_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL_FLU_MODE_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_FLU_CTL_FLU_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL_FLU_OVTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_CTL_FLU_OVTH_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_FLU_CTL_FLU_OVTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D0
value|0x00269810
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D0_HASH_KEY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D0_HASH_KEY_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_HSH_KEY_D0_HASH_KEY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D1
value|0x00269814
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D1_HASH_KEY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D1_HASH_KEY_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_HSH_KEY_D1_HASH_KEY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D2
value|0x00269818
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D2_HASH_KEY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D2_HASH_KEY_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_HSH_KEY_D2_HASH_KEY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D3
value|0x0026981C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D3_HASH_KEY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_HSH_KEY_D3_HASH_KEY_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_HSH_KEY_D3_HASH_KEY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG
value|0x00269A94
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ARP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ARP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_ARP_TAR_IP_FV_IDX_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ARP_FLD_CFG_ARP_TAR_IP_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ARP_FLD_CFG_ARP_TAR_IP_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ETH_FLD_CFG
value|0x00269ABC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ETH_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ETH_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ETH_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ICMP_FLD_CFG
value|0x00269A9C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ICMP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ICMP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ICMP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ICMP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_ICMP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_ICMP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP4_FLD_CFG
value|0x00269AB4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP4_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP4_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_IP4_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP4_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP4_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_IP4_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP6_FLD_CFG
value|0x00269A7C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP6_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP6_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_IP6_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP6_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_IP6_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_IP6_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MAC_FLD_CFG
value|0x00269A8C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MAC_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MAC_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_MAC_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MAC_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MAC_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_MAC_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MLD_FLD_CFG
value|0x00269A6C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MLD_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MLD_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_MLD_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MLD_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_MLD_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_MLD_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPDP_FLD_CFG
value|0x00269A74
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPDP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPDP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_TCPDP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPDP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPDP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_TCPDP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPSP_FLD_CFG
value|0x00269AA4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPSP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPSP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_TCPSP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPSP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_TCPSP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_TCPSP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPDP_FLD_CFG
value|0x00269AAC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPDP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPDP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_UDPDP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPDP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPDP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_UDPDP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPSP_FLD_CFG
value|0x00269AC4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPSP_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPSP_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_UDPSP_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPSP_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_UDPSP_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_UDPSP_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_VLAN_FLD_CFG
value|0x00269A84
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_VLAN_FLD_CFG_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_VLAN_FLD_CFG_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_VLAN_FLD_CFG_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_VLAN_FLD_CFG_TR_IDX_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_MNG_VLAN_FLD_CFG_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_MNG_VLAN_FLD_CFG_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2
value|0x002699EC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_USE_PORT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_USE_PORT_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D2_USE_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_TR_EN_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_TR_EN_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D2_TR_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK0_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK0_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK1_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK1_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BIT_MSK0_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D2_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_BIG_ENT_D2_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D0
value|0x00269A1C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D0_H0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D0_H0_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_BIG_HSH_KEY_D0_H0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D2
value|0x00269A3C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D2_H2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D2_H2_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_BIG_HSH_KEY_D2_H2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_FLU_CTL
value|0x00269974
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_FLU_CTL_FLU_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_FLU_CTL_FLU_MODE_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_FLU_CTL_FLU_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_FLU_CTL_FLU_OVTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_FLU_CTL_FLU_OVTH_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_FLU_CTL_FLU_OVTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_GEN_CFG
value|0x002699AC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_GEN_CFG_FILTER_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_GEN_CFG_FILTER_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_GEN_CFG_FILTER_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_GEN_CFG_HASH_MODE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_GEN_CFG_HASH_MODE_MASK
value|I40E_MASK(0x3, I40E_GL_PRE_PRX_GEN_CFG_HASH_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D1
value|0x00269A2C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D1_H1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D1_H1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_HSH_KEY_D1_H1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D2
value|0x00269A44
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D2_H2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D2_H2_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_HSH_KEY_D2_H2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D3
value|0x00269A4C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D3_H3_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D3_H3_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_HSH_KEY_D3_H3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG
value|0x002699B4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_FV_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_TR_IDX_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_FV_IDX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_FV_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_FV_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_TR_IDX_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_TR_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_TR_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN
parameter_list|(
name|_i
parameter_list|)
value|(0x00269F80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_SRC_TR_IDX0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_SRC_TR_IDX0_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_TR_MAN_SRC_TR_IDX0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_SRC_TR_IDX1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_SRC_TR_IDX1_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_TR_MAN_SRC_TR_IDX1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_TR_MAN_OP_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_TR_MAN_OP_MASK
value|I40E_MASK(0x3, I40E_GL_PRE_TR_MAN_TR_MAN_OP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_TR_MAN_NEG_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_TR_MAN_TR_MAN_NEG_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_TR_MAN_TR_MAN_NEG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT
parameter_list|(
name|_i
parameter_list|)
value|(0x00269750 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT_FV_IDX_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT_FV_IDX_0_MASK
value|I40E_MASK(0x3FF, I40E_GL_PRS_FRT_FV_IDX_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT_FV_IDX_1_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FRT_FV_IDX_1_MASK
value|I40E_MASK(0x3FF, I40E_GL_PRS_FRT_FV_IDX_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_L2LEN
value|0x0026996C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_L2LEN_MAC_LEN_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_L2LEN_MAC_LEN_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_L2LEN_MAC_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR
value|0x00269FE4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P0_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PL_THR_PIPE_LIMIT_P0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P1_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PL_THR_PIPE_LIMIT_P1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P2_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PL_THR_PIPE_LIMIT_P2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PL_THR_PIPE_LIMIT_P3_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PL_THR_PIPE_LIMIT_P3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR
value|0x00269FC4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_0_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_PORT_THR_THR_PORT_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_1_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_PORT_THR_THR_PORT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_2_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_PORT_THR_THR_PORT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_PORT_THR_THR_PORT_3_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_PORT_THR_THR_PORT_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR
value|0x00269FCC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_0_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_UP_THR_UP_PORT_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_1_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_UP_THR_UP_PORT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_2_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_UP_THR_UP_PORT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_PM_UP_THR_UP_PORT_3_MASK
value|I40E_MASK(0xFF, I40E_GL_PRS_PM_UP_THR_UP_PORT_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG
value|0x00269944
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_UP_STRICT_PR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_UP_STRICT_PR_MASK
value|I40E_MASK(0xF, I40E_GL_RXA_CFG_UP_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_PRT_STRICT_PR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_PRT_STRICT_PR_MASK
value|I40E_MASK(0x1, I40E_GL_RXA_CFG_PRT_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_MIN_HDR_LEN_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_MIN_HDR_LEN_MASK
value|I40E_MASK(0x7F, I40E_GL_RXA_CFG_MIN_HDR_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_MAX_HDR_LEN_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_RXA_CFG_MAX_HDR_LEN_MASK
value|I40E_MASK(0x7F, I40E_GL_RXA_CFG_MAX_HDR_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_DP
value|0x00269998
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_DP_DUAL_PORT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_DP_DUAL_PORT_MASK
value|I40E_MASK(0x1, I40E_GL_SWR_DP_DUAL_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MAC_AS_FLU_ID
parameter_list|(
name|_i
parameter_list|)
value|(0x00269BE8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_MAC_AS_FLU_ID_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MAC_AS_FLU_ID_FLU_INDEXES_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MAC_AS_FLU_ID_FLU_INDEXES_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_MAC_AS_FLU_ID_FLU_INDEXES_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL
value|0x00269FE8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_ADDR_MASK
value|I40E_MASK(0x1FF, I40E_GL_SWR_MIM_DBG_CTL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_DW_SEL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0x3F, I40E_GL_SWR_MIM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_TARGET_SEL_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_TARGET_SEL_MASK
value|I40E_MASK(0x7, I40E_GL_SWR_MIM_DBG_CTL_TARGET_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_BLOCK_PRSR_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_CTL_BLOCK_PRSR_MASK
value|I40E_MASK(0x1, I40E_GL_SWR_MIM_DBG_CTL_BLOCK_PRSR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_STS
value|0x00269FEC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_STS_GL_SWR_MIM_DBG_STS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MIM_DBG_STS_GL_SWR_MIM_DBG_STS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_MIM_DBG_STS_GL_SWR_MIM_DBG_STS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR
value|0x00269FB4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_PORT_THR_THR_PORT_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_1_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_PORT_THR_THR_PORT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_2_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_PORT_THR_THR_PORT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_PORT_THR_THR_PORT_3_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_PORT_THR_THR_PORT_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_FLU_CTL
value|0x0026995C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_FLU_CTL_FLU_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_FLU_CTL_FLU_MODE_MASK
value|I40E_MASK(0xF, I40E_GL_SWR_REP_FLU_CTL_FLU_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_FLU_CTL_FLU_OVTH_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_FLU_CTL_FLU_OVTH_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_REP_FLU_CTL_FLU_OVTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL
value|0x00269994
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_UP_STRICT_PR_MASK
value|I40E_MASK(0xF, I40E_GL_SWR_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_PRT_STRICT_PR_MASK
value|I40E_MASK(0x1, I40E_GL_SWR_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_SPARE27B_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_REP_MFIFO_CTL_SPARE27B_MASK
value|I40E_MASK(0x7FFFFFF, I40E_GL_SWR_REP_MFIFO_CTL_SPARE27B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG
value|0x0010C48C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS
value|0x0010C490
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE0_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE0_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG
value|0x0010C494
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS
value|0x0010C498
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_CACHE1_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_CACHE1_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG
value|0x0010C49C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_DBELL_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_DBELL_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS
value|0x0010C4A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_DBELL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_DBELL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_COR_ERR
value|0x0010C4D0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLCM_LAN_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_UNCOR_ERR
value|0x0010C4CC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_GLCM_LAN_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG
value|0x0010C4A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS
value|0x0010C4A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG
value|0x0010C4AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_FILLBUF_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS
value|0x0010C4B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FILLBUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_FILLBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG
value|0x0010C4BC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_QTXCTL_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS
value|0x0010C4C0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_QTXCTL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_QTXCTL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG
value|0x0010C4B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_RDYLIST_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS
value|0x0010C4B8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_RDYLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_RDYLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG
value|0x0010C4C4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS
value|0x0010C4C8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_TAILPTR_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLCM_LAN_TAILPTR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_NCSI_PADS_CFG
value|0x0009408C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_NCSI_PADS_CFG_GLNCSI_PADS_CFG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_NCSI_PADS_CFG_GLNCSI_PADS_CFG_MASK
value|I40E_MASK(0x1, I40E_GLDFT_NCSI_PADS_CFG_GLNCSI_PADS_CFG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT
value|0x00094080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBL_THERM_IND_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBL_THERM_IND_MASK
value|I40E_MASK(0x7, I40E_GLDFT_TS_STAT_SBL_THERM_IND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBT_THERM_VAL_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBT_THERM_VAL_MASK
value|I40E_MASK(0x1FF, I40E_GLDFT_TS_STAT_SBT_THERM_VAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBT_THERM_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_TS_STAT_SBT_THERM_VALID_MASK
value|I40E_MASK(0x1, I40E_GLDFT_TS_STAT_SBT_THERM_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL
value|0x00094084
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_INDEX_MASK
value|I40E_MASK(0x1F, I40E_GLDFT_VISA_CTRL_VISA_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_UNIT_ID_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_UNIT_ID_MASK
value|I40E_MASK(0x1FF, I40E_GLDFT_VISA_CTRL_VISA_UNIT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_OPCODE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_CTRL_VISA_OPCODE_MASK
value|I40E_MASK(0x1, I40E_GLDFT_VISA_CTRL_VISA_OPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DATA
value|0x00094088
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DATA_GLDFT_VISA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DATA_GLDFT_VISA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLDFT_VISA_DATA_GLDFT_VISA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DISABLE
value|0x00094098
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DISABLE_VISA_CUSTOMER_DISABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DISABLE_VISA_CUSTOMER_DISABLE_MASK
value|I40E_MASK(0x1, I40E_GLDFT_VISA_DISABLE_VISA_CUSTOMER_DISABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DISABLE_VISA_ALL_DISABLE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_DISABLE_VISA_ALL_DISABLE_MASK
value|I40E_MASK(0x1, I40E_GLDFT_VISA_DISABLE_VISA_ALL_DISABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_LSB
value|0x00094090
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_LSB_GLDFT_VISA_LANE_LSB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_LSB_GLDFT_VISA_LANE_LSB_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLDFT_VISA_LANE_LSB_GLDFT_VISA_LANE_LSB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_MSB
value|0x00094094
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_MSB_GLDFT_VISA_LANE_MSB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLDFT_VISA_LANE_MSB_GLDFT_VISA_LANE_MSB_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLDFT_VISA_LANE_MSB_GLDFT_VISA_LANE_MSB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCB_STAT
value|0x000AE0D0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TCB_STAT_LL_STAT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCB_STAT_LL_STAT_MASK
value|I40E_MASK(0xFFFF, I40E_GLLAN_TCB_STAT_LL_STAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCB_STAT_RSV_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCB_STAT_RSV_MASK
value|I40E_MASK(0xFFFF, I40E_GLLAN_TCB_STAT_RSV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_CLKCTL
value|0x000B819C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_CLKCTL_PCI_CLK_DYN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_CLKCTL_PCI_CLK_DYN_MASK
value|I40E_MASK(0x1, I40E_GLPCI_CLKCTL_PCI_CLK_DYN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_CLKCTL_PCI_CLK_STABLE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_CLKCTL_PCI_CLK_STABLE_MASK
value|I40E_MASK(0x1, I40E_GLPCI_CLKCTL_PCI_CLK_STABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_CREDIT
value|0x000BE4EC
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_CREDIT_HEADER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_CREDIT_HEADER_MASK
value|I40E_MASK(0xFF, I40E_GLPCI_MCTP_CREDIT_HEADER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_CREDIT_DATA_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_CREDIT_DATA_MASK
value|I40E_MASK(0xFFF, I40E_GLPCI_MCTP_CREDIT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_0
value|0x000BE4C4
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_0_GLPCI_MCTP_MASK_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_0_GLPCI_MCTP_MASK_0_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_MASK_0_GLPCI_MCTP_MASK_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_1
value|0x000BE4C8
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_1_GLPCI_MCTP_MASK_1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_1_GLPCI_MCTP_MASK_1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_MASK_1_GLPCI_MCTP_MASK_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_2
value|0x000BE4CC
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_2_GLPCI_MCTP_MASK_2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_2_GLPCI_MCTP_MASK_2_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_MASK_2_GLPCI_MCTP_MASK_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_3
value|0x000BE4D0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_3_GLPCI_MCTP_MASK_3_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MASK_3_GLPCI_MCTP_MASK_3_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_MASK_3_GLPCI_MCTP_MASK_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MAX_PAY
value|0x000BE4E8
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MAX_PAY_GLPCI_MCTP_MAX_PAY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_MAX_PAY_GLPCI_MCTP_MAX_PAY_MASK
value|I40E_MASK(0x7FF, I40E_GLPCI_MCTP_MAX_PAY_GLPCI_MCTP_MAX_PAY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_0
value|0x000BE4D4
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_0_GLPCI_MCTP_VAL_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_0_GLPCI_MCTP_VAL_0_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_VAL_0_GLPCI_MCTP_VAL_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_1
value|0x000BE4D8
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_1_GLPCI_MCTP_VAL_1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_1_GLPCI_MCTP_VAL_1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_VAL_1_GLPCI_MCTP_VAL_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_2
value|0x000BE4DC
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_2_GLPCI_MCTP_VAL_2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_2_GLPCI_MCTP_VAL_2_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_VAL_2_GLPCI_MCTP_VAL_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_3
value|0x000BE4E0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_3_GLPCI_MCTP_VAL_3_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_MCTP_VAL_3_GLPCI_MCTP_VAL_3_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_MCTP_VAL_3_GLPCI_MCTP_VAL_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_OSR_LIMIT
value|0x000BE504
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_OSR_LIMIT_OSR_LIMIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_OSR_LIMIT_OSR_LIMIT_MASK
value|I40E_MASK(0xFF, I40E_GLPCI_OSR_LIMIT_OSR_LIMIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_IN
value|0x000BE508
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_IN_DIG_IN_SPARE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_IN_DIG_IN_SPARE_MASK
value|I40E_MASK(0x3FF, I40E_GLPCI_PHY_SPARE_IN_DIG_IN_SPARE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_OUT
value|0x000BE50C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_OUT_TAMAR_DIG_OUT_SPARE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PHY_SPARE_OUT_TAMAR_DIG_OUT_SPARE_MASK
value|I40E_MASK(0x3FF, I40E_GLPCI_PHY_SPARE_OUT_TAMAR_DIG_OUT_SPARE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SHUTDOWN_DIS
value|0x000BE4F0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_SHUTDOWN_DIS_SHUTDOWN_DIS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SHUTDOWN_DIS_SHUTDOWN_DIS_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SHUTDOWN_DIS_SHUTDOWN_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1
value|0x000BE510
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_WU_COMPLIANT_CB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_WU_COMPLIANT_CB_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_WU_COMPLIANT_CB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_BYPASS_SIDEBAND_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_BYPASS_SIDEBAND_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_BYPASS_SIDEBAND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_PFR_EN_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_PFR_EN_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_PFR_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_DISABLE_DUMMY_COMP_0ING_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_DISABLE_DUMMY_COMP_0ING_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_DISABLE_DUMMY_COMP_0ING_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_ROM_EMPR_TRIGGER_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_ROM_EMPR_TRIGGER_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_ROM_EMPR_TRIGGER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_DISABLE_PFR_ON_BME_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_DISABLE_PFR_ON_BME_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_DISABLE_PFR_ON_BME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_TAG_RELEASE_ON_ARRIVE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_TAG_RELEASE_ON_ARRIVE_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_TAG_RELEASE_ON_ARRIVE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_IOSF_ARB_PIPEM_MODE_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_IOSF_ARB_PIPEM_MODE_MASK
value|I40E_MASK(0x1, I40E_GLPCI_SPARE1_IOSF_ARB_PIPEM_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_PCIE_MAX_OS_DATA_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_PCIE_MAX_OS_DATA_MASK
value|I40E_MASK(0x1FFFF, I40E_GLPCI_SPARE1_PCIE_MAX_OS_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_SPARE_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE1_SPARE_MASK
value|I40E_MASK(0x7F, I40E_GLPCI_SPARE1_SPARE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE2
value|0x000BE514
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE2_SPARE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_SPARE2_SPARE_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_SPARE2_SPARE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ABORT_MASK
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CCC8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_ABORT_MASK_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ABORT_MASK_GLQF_ABORT_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ABORT_MASK_GLQF_ABORT_MASK_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_ABORT_MASK_GLQF_ABORT_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L2_MAP
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CBF8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_L2_MAP_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L2_MAP_GLQF_L2_MAP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L2_MAP_GLQF_L2_MAP_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_L2_MAP_GLQF_L2_MAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP
parameter_list|(
name|_i
parameter_list|)
value|(0x0026C700 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_MAX_INDEX
value|63
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_TR_IDX_CODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_TR_IDX_CODE_MASK
value|I40E_MASK(0x3F, I40E_GLQF_L3_MAP_TR_IDX_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_TR_OPCODE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_TR_OPCODE_MASK
value|I40E_MASK(0x3, I40E_GLQF_L3_MAP_TR_OPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_MIN_SKIP_GAP_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_MIN_SKIP_GAP_MASK
value|I40E_MASK(0x7F, I40E_GLQF_L3_MAP_MIN_SKIP_GAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_MIN_SKIP_ENA_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_L3_MAP_MIN_SKIP_ENA_MASK
value|I40E_MASK(0x1, I40E_GLQF_L3_MAP_MIN_SKIP_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP
value|0x0026CBDC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_FRAG_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_FRAG_IDX_MASK
value|I40E_MASK(0x3F, I40E_GLQF_OPT_MAP_FRAG_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_IP_OPT_IDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_IP_OPT_IDX_MASK
value|I40E_MASK(0x3F, I40E_GLQF_OPT_MAP_IP_OPT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_TCP_OPT_IDX_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_OPT_MAP_TCP_OPT_IDX_MASK
value|I40E_MASK(0x3F, I40E_GLQF_OPT_MAP_TCP_OPT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_CTL
value|0x00122620
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_CTL_MEM_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_CTL_MEM_ADDR_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCB_DBG_CTL_MEM_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_CTL_MEM_SEL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_CTL_MEM_SEL_MASK
value|I40E_MASK(0x1F, I40E_GLRCB_DBG_CTL_MEM_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA0
value|0x00122628
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA0_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA0_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA0_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA1
value|0x0012262C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA1_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA1_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA1_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA2
value|0x00122630
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA2_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA2_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA2_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA3
value|0x00122634
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA3_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA3_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA3_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA4
value|0x00122638
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA4_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA4_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA4_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA5
value|0x0012263C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA5_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_DATA5_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCB_DBG_DATA5_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_FEAT
value|0x0012266C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_FEAT_SET_DROP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_FEAT_SET_DROP_MASK
value|I40E_MASK(0xF, I40E_GLRCB_DBG_FEAT_SET_DROP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_RD_STOP
value|0x00122640
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_RD_STOP_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_DBG_RD_STOP_ENA_MASK
value|I40E_MASK(0x1, I40E_GLRCB_DBG_RD_STOP_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_LL_BP_CFG
value|0x0012261C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_LL_BP_CFG_MIN_THRS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_LL_BP_CFG_MIN_THRS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCB_LL_BP_CFG_MIN_THRS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_LL_BP_CFG_MAX_THRS_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_LL_BP_CFG_MAX_THRS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCB_LL_BP_CFG_MAX_THRS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_TO_1MS_TICK_CFG
value|0x00122624
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCB_TO_1MS_TICK_CFG_UC_DIV_RATIO_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCB_TO_1MS_TICK_CFG_UC_DIV_RATIO_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRCB_TO_1MS_TICK_CFG_UC_DIV_RATIO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_COMPLETION_FIFO_CTL
value|0x0012A574
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_COMPLETION_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_COMPLETION_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_COMPLETION_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL
value|0x0012A58C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_CTL
value|0x0012A594
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_CTL_MEM_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_CTL_MEM_ADDR_MASK
value|I40E_MASK(0xFFFF, I40E_GLRLAN_DBG_CTL_MEM_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_CTL_MEM_SEL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_CTL_MEM_SEL_MASK
value|I40E_MASK(0x1F, I40E_GLRLAN_DBG_CTL_MEM_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA0
value|0x0012A598
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA0_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA0_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA0_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA1
value|0x0012A59C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA1_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA1_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA1_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA2
value|0x0012A5A0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA2_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA2_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA2_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA3
value|0x0012A5A4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA3_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA3_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA3_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA4
value|0x0012A5A8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA4_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA4_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA4_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA5
value|0x0012A5AC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA5_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA5_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA5_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA6
value|0x0012A5B0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA6_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA6_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA6_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA7
value|0x0012A5B4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA7_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DBG_DATA7_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DBG_DATA7_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DIX_WB_FIFO_CTL
value|0x0012A590
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DIX_WB_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DIX_WB_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_DIX_WB_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_FETCH_FIFO_CTL
value|0x0012A584
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_FETCH_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_FETCH_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_DSCR_FETCH_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_REQ_FIFO_CTL
value|0x0012A554
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_REQ_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_DSCR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL
value|0x0012A57C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_0
parameter_list|(
name|_i
parameter_list|)
value|(0x0012A5BC + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_0_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_0_DUMMY_CNTX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_0_DUMMY_CNTX_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DUMMY_CNTX_0_DUMMY_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_1
parameter_list|(
name|_i
parameter_list|)
value|(0x0012A5CC + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_1_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_1_DUMMY_CNTX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_1_DUMMY_CNTX_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_DUMMY_CNTX_1_DUMMY_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_ENA
value|0x0012A5DC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_ENA_DUMMY_CNTX_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_DUMMY_CNTX_ENA_DUMMY_CNTX_ENA_MASK
value|I40E_MASK(0x1, I40E_GLRLAN_DUMMY_CNTX_ENA_DUMMY_CNTX_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL
value|0x0012A578
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL
value|0x0012A580
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_PIM_REQ_FIFO_CTL
value|0x0012A570
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_PIM_REQ_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_PIM_REQ_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_PIM_REQ_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL
value|0x0012A568
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL
value|0x0012A56C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL
value|0x0012A564
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_ATTR_FIFO_CTL
value|0x0012A55C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_ATTR_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_ATTR_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_RDPU_ATTR_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_CMD_FIFO_CTL
value|0x0012A558
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_CMD_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_CMD_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_RDPU_CMD_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_WB_FIFO_CTL
value|0x0012A560
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_WB_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_RDPU_WB_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_RDPU_WB_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_REQ_INFO_FIFO_CTL
value|0x0012A588
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_REQ_INFO_FIFO_CTL_BP_THRSHLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_REQ_INFO_FIFO_CTL_BP_THRSHLD_MASK
value|I40E_MASK(0x3FF, I40E_GLRLAN_REQ_INFO_FIFO_CTL_BP_THRSHLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_SPARE
value|0x0012A5B8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRLAN_SPARE_SPARE_BITS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRLAN_SPARE_SPARE_BITS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRLAN_SPARE_SPARE_BITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD
value|0x000E64D4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_MAX_TCBCMD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_MAX_TCBCMD_MASK
value|I40E_MASK(0xF, I40E_GLTLAN_MAX_TCBCMD_MAX_TCBCMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_RSVD1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_RSVD1_MASK
value|I40E_MASK(0x3, I40E_GLTLAN_MAX_TCBCMD_RSVD1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_MULTPL_REQ_DIS_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MAX_TCBCMD_MULTPL_REQ_DIS_MASK
value|I40E_MASK(0x1, I40E_GLTLAN_MAX_TCBCMD_MULTPL_REQ_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG
value|0x0003FC00
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_ITR_CAUSE_MEM_0_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS
value|0x0003FC04
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_0_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG
value|0x0003FC08
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_ITR_CAUSE_MEM_1_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS
value|0x0003FC0C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_CAUSE_MEM_1_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_CAUSE_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_ECC_COR_ERR
value|0x0003FC24
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_ITR_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_ECC_UNCOR_ERR
value|0x0003FC20
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_ITR_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG
value|0x0003FC10
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_ITR_MSIX_MEM_0_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS
value|0x0003FC14
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_0_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG
value|0x0003FC18
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_ITR_MSIX_MEM_1_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS
value|0x0003FC1C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_ITR_MSIX_MEM_1_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_ITR_MSIX_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG
value|0x0008304C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_ADMIN_Q_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS
value|0x00083050
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ADMIN_Q_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ADMIN_Q_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG
value|0x000830A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_ALTERNATE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS
value|0x000830A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ALTERNATE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ALTERNATE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG
value|0x00083054
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_CODE_BANK_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS
value|0x00083058
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_CODE_BANK_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_CODE_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ECC_COR_ERR
value|0x000830B8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_MNG_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ECC_UNCOR_ERR
value|0x000830B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_MNG_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG
value|0x00083064
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_POPULATED_DATA_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS
value|0x00083068
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG
value|0x0008305C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_POPULATED_DATA0_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS
value|0x00083060
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_POPULATED_DATA0_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_POPULATED_DATA0_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG
value|0x000830AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_ROM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS
value|0x000830B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_ROM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_ROM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG
value|0x0008306C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_MNG_RX_BANK_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS
value|0x00083070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RX_BANK_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_RX_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG
value|0x00083074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_RXF_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_RXF_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS
value|0x00083078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_RXF_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_RXF_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG
value|0x0008307C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_TX0_GLUE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_TX0_GLUE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS
value|0x00083080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX0_GLUE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX0_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG
value|0x00083084
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_TX1_GLUE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_TX1_GLUE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS
value|0x00083088
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX1_GLUE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX1_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG
value|0x0008308C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_TX2_GLUE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_TX2_GLUE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS
value|0x00083090
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX2_GLUE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX2_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG
value|0x00083094
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_TX3_GLUE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_TX3_GLUE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS
value|0x00083098
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX3_GLUE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX3_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG
value|0x0008309C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_MNG_TX4_GLUE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_MNG_TX4_GLUE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS
value|0x000830A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MNG_TX4_GLUE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_MNG_TX4_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL
value|0x000A808C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PBLOC_CACHE_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PBLOC_CACHE_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_DATA
value|0x000A8090
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PBLOC_CACHE_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG
value|0x000A8054
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PBLOC_CACHE_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS
value|0x000A8058
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_COR_ERR
value|0x000A8080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PBLOC_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_UNCOR_ERR
value|0x000A807C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PBLOC_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG
value|0x000A8074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PBLOC_EVICT_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PBLOC_EVICT_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS
value|0x000A8078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG
value|0x000A8064
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PBLOC_FILL_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PBLOC_FILL_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS
value|0x000A8068
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL
value|0x000A8094
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PBLOC_PLIST_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PBLOC_PLIST_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_DATA
value|0x000A8098
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PBLOC_PLIST_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG
value|0x000A806C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PBLOC_PLIST_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS
value|0x000A8070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL
value|0x000A8084
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PBLOC_TAG_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PBLOC_TAG_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_DATA
value|0x000A8088
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PBLOC_TAG_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG
value|0x000A805C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PBLOC_TAG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS
value|0x000A8060
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PBLOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PBLOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_COR_ERR
value|0x0009D080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PCIE_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_UNCOR_ERR
value|0x0009D07C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PCIE_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG
value|0x0009D010
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_RX_DATA_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_RX_DATA_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS
value|0x0009D068
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_DATA_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG
value|0x0009D028
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_RX_HDR_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_RX_HDR_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS
value|0x0009D05C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_RX_HDR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_RX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG
value|0x0009D020
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_TX_DATA_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_TX_DATA_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS
value|0x0009D050
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_DATA_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG
value|0x0009D034
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_TX_HDR_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_PCIE_IOSF_TX_HDR_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS
value|0x0009D03C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_IOSF_TX_HDR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_IOSF_TX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG
value|0x0009D01C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_MCTP_DATA_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS
value|0x0009D04C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_DATA_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG
value|0x0009D004
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_MCTP_HDR_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS
value|0x0009D040
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MCTP_HDR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MCTP_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG
value|0x0009D030
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_MSIX_VEC_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS
value|0x0009D060
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_MSIX_VEC_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_MSIX_VEC_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG
value|0x0009D06C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS
value|0x0009D074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG
value|0x0009D008
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_NPQ_CPL_MNG_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS
value|0x0009D054
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_MNG_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_MNG_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG
value|0x0009D078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS
value|0x0009D070
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG
value|0x0009D000
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_NPQ_CPL_PMAT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS
value|0x0009D048
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_PMAT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_PMAT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG
value|0x0009D014
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_NPQ_CPL_TDPU_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS
value|0x0009D064
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_NPQ_CPL_TDPU_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_NPQ_CPL_TDPU_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG
value|0x0009D018
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_PQ_C125_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS
value|0x0009D038
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C125_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C125_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG
value|0x0009D024
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_PQ_C400_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS
value|0x0009D044
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_PQ_C400_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_PQ_C400_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG
value|0x0009D02C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PCIE_RETRY_BUF_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS
value|0x0009D058
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PCIE_RETRY_BUF_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PCIE_RETRY_BUF_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL
value|0x000D005C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PDOC_CACHE_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PDOC_CACHE_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_DATA
value|0x000D0060
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PDOC_CACHE_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG
value|0x000D002C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PDOC_CACHE_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS
value|0x000D0030
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_COR_ERR_CNT
value|0x000D0050
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_COR_ERR_CNT_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_COR_ERR_CNT_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PDOC_ECC_COR_ERR_CNT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_UNCOR_ERR_CNT
value|0x000D004C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_UNCOR_ERR_CNT_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_ECC_UNCOR_ERR_CNT_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PDOC_ECC_UNCOR_ERR_CNT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG
value|0x000D003C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PDOC_FILL_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS
value|0x000D0040
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL
value|0x000D0064
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PDOC_PLIST_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PDOC_PLIST_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_DATA
value|0x000D0068
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PDOC_PLIST_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG
value|0x000D0044
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PDOC_PLIST_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS
value|0x000D0048
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL
value|0x000D0054
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_PDOC_TAG_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_PDOC_TAG_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_DATA
value|0x000D0058
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PDOC_TAG_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG
value|0x000D0038
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PDOC_TAG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS
value|0x000D0034
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PDOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PDOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC920 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_START_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_START_CNT_MASK
value|I40E_MASK(0xFF, I40E_PKT_INDICATIONS_START_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_END_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_END_CNT_MASK
value|I40E_MASK(0xFF, I40E_PKT_INDICATIONS_END_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_STATUS_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_STATUS_CNT_MASK
value|I40E_MASK(0xFF, I40E_PKT_INDICATIONS_STATUS_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_DROP_CNT_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PKT_INDICATIONS_DROP_CNT_MASK
value|I40E_MASK(0xFF, I40E_PKT_INDICATIONS_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_COR_ERR
value|0x000C20CC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PMAT_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_UNCOR_ERR_CNT
value|0x000C20C8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_UNCOR_ERR_CNT_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ECC_UNCOR_ERR_CNT_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PMAT_ECC_UNCOR_ERR_CNT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG
value|0x000C20B8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PMAT_OBJ_BASE_RAM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS
value|0x000C20BC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BASE_RAM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BASE_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG
value|0x000C20C0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PMAT_OBJ_BNDS_RAM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS
value|0x000C20C4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_OBJ_BNDS_RAM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_OBJ_BNDS_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG
value|0x000C20B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PMAT_ST_RAM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS
value|0x000C20B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PMAT_ST_RAM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PMAT_ST_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG
value|0x000AE094
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PORT_CMD_BUF_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS
value|0x000AE098
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG
value|0x000AE09C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PORT_CMD_MNG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS
value|0x000AE0A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PORT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PORT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_COR_ERR
value|0x00085BA0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PPRS_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_UNCOR_ERR
value|0x00085B80
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_PPRS_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG
value|0x00085B00
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PPRS_PCKT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS
value|0x00085B20
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_PCKT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PPRS_PCKT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG
value|0x00085B40
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_PPRS_RECIPE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS
value|0x00085B60
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PPRS_RECIPE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_PPRS_RECIPE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL
value|0x00086000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_HDR_VLD_SEL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_HDR_VLD_SEL_MASK
value|I40E_MASK(0x3, I40E_PRT_PPRS_CTRL_HDR_VLD_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_STOP_ANA_DIS_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_STOP_ANA_DIS_MASK
value|I40E_MASK(0x1, I40E_PRT_PPRS_CTRL_STOP_ANA_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_PRE_LY2_L2_EN_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_PRE_LY2_L2_EN_MASK
value|I40E_MASK(0x1, I40E_PRT_PPRS_CTRL_PRE_LY2_L2_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_PRE_LY2_L3_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_PRE_LY2_L3_EN_MASK
value|I40E_MASK(0x1, I40E_PRT_PPRS_CTRL_PRE_LY2_L3_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_SPARE_27B_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_CTRL_SPARE_27B_MASK
value|I40E_MASK(0x7FFFFFF, I40E_PRT_PPRS_CTRL_SPARE_27B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DEFUALT_RECIPE_PTR
value|0x00086040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DEFUALT_RECIPE_PTR_DEFUALT_RECIPE_PTR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DEFUALT_RECIPE_PTR_DEFUALT_RECIPE_PTR_MASK
value|I40E_MASK(0x3FFFFF, I40E_PRT_PPRS_DEFUALT_RECIPE_PTR_DEFUALT_RECIPE_PTR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DONE_CNT
value|0x00087020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DONE_CNT_LY3_DONE_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DONE_CNT_LY3_DONE_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_DONE_CNT_LY3_DONE_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DONE_CNT_LY2_DONE_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DONE_CNT_LY2_DONE_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_DONE_CNT_LY2_DONE_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DROP_CNT
value|0x00087000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DROP_CNT_PRT_PPRS_DROP_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_DROP_CNT_PRT_PPRS_DROP_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_DROP_CNT_PRT_PPRS_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN
value|0x00086060
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN_HDR_VLD_PCTYPE_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN_HDR_VLD_PCTYPE_EN_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN_HDR_VLD_PCTYPE_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_NOT_PARSE_CNT
value|0x00087040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_NOT_PARSE_CNT_STOP_ANA_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_NOT_PARSE_CNT_STOP_ANA_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_NOT_PARSE_CNT_STOP_ANA_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_NOT_PARSE_CNT_ABORT_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_NOT_PARSE_CNT_ABORT_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_NOT_PARSE_CNT_ABORT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PERF_BUF
value|0x00086020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PERF_BUF_HI_TRESH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PERF_BUF_HI_TRESH_MASK
value|I40E_MASK(0x3F, I40E_PRT_PPRS_PERF_BUF_HI_TRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PERF_BUF_LOW_TRESH_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PERF_BUF_LOW_TRESH_MASK
value|I40E_MASK(0x3F, I40E_PRT_PPRS_PERF_BUF_LOW_TRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PKTS_CNT
value|0x00087060
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PKTS_CNT_RPB_IF_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PKTS_CNT_RPB_IF_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_PKTS_CNT_RPB_IF_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PKTS_CNT_MAC_IF_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRT_PPRS_PKTS_CNT_MAC_IF_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRT_PPRS_PKTS_CNT_MAC_IF_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWR_PM_THR
value|0x0026CD00
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWR_PM_THR_THRESHOLD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWR_PM_THR_THRESHOLD_MASK
value|I40E_MASK(0xFF, I40E_PRT_SWR_PM_THR_THRESHOLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG
value|0x00122644
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCB_CHUNK_DATA_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS
value|0x00122648
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_CHUNK_DATA_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_CHUNK_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_ECC_COR_ERR
value|0x00122668
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCB_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_ECC_UNCOR_ERR
value|0x00122664
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCB_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG
value|0x0012264C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCB_HEAD_CACHE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS
value|0x00122650
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_HEAD_CACHE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_HEAD_CACHE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG
value|0x0012265C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCB_INPUT_FIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS
value|0x00122660
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_INPUT_FIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_INPUT_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG
value|0x00122654
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCB_LL_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS
value|0x00122658
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCB_LL_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCB_LL_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG
value|0x00269B34
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_DP_MTG_MFIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS
value|0x00269B3C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_MTG_MFIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_MTG_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG
value|0x00269B44
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_DP_SWR_REP_MFIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS
value|0x00269B4C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_REP_MFIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_REP_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG
value|0x00269AFC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_DP_SWR_UP_STATUS_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS
value|0x00269B0C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_SWR_UP_STATUS_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_SWR_UP_STATUS_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG
value|0x0026CBD4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_DP_TFIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS
value|0x0026CBE4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_DP_TFIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_DP_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL
value|0x0026CC28
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_OVERRIDE_METHOD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_OVERRIDE_METHOD_MASK
value|I40E_MASK(0xF, I40E_RCU_FCOE_PCTYPE_OVR_CTL_OVERRIDE_METHOD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_EXCHANGE_CONTEXT_IDX_MASK
value|I40E_MASK(0x7, I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_EXCHANGE_CONTEXT_IDX_MASK
value|I40E_MASK(0x7, I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_SEQUENCE_CONTEXT_IDX_MASK
value|I40E_MASK(0x7, I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_SEQUENCE_CONTEXT_IDX_MASK
value|I40E_MASK(0x7, I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_MANUAL_IDX_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FCOE_PCTYPE_OVR_CTL_MANUAL_IDX_MASK
value|I40E_MASK(0x7, I40E_RCU_FCOE_PCTYPE_OVR_CTL_MANUAL_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG
value|0x0026CB04
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_FD_CNT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS
value|0x0026CB0C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_CNT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_CNT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG
value|0x0026CB14
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_FD_FLU_LUT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS
value|0x0026CB1C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FD_FLU_LUT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FD_FLU_LUT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG
value|0x00269ADC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_FOC_TAILS_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS
value|0x00269B2C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_FOC_TAILS_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_FOC_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL
value|0x0026CC24
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_FLR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_FLR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_FLR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_VFLR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_VFLR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_VFLR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_VMLR_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_VMLR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_VMLR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_USE_PCTYPE_FCOE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_USE_PCTYPE_FCOE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_USE_PCTYPE_FCOE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_ETH_HIT_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_ETH_HIT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_ETH_HIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_MAC_VLAN_HIT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_MAC_VLAN_HIT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_MAC_VLAN_HIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_SWR_DROP_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_IGNORE_SWR_DROP_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_IGNORE_SWR_DROP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_HOLD_FLU_JOBS_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_HOLD_FLU_JOBS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_HOLD_FLU_JOBS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FC_HASH_BASE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FC_HASH_BASE_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_DBG_CTL_FC_HASH_BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_PE_HASH_BASE_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_PE_HASH_BASE_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_DBG_CTL_PE_HASH_BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FD_HASH_BASE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FD_HASH_BASE_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_DBG_CTL_FD_HASH_BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FOC_CNTX_LIMIT_BASE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_FOC_CNTX_LIMIT_BASE_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_DBG_CTL_FOC_CNTX_LIMIT_BASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_ERR_COMP_DIS_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_ERR_COMP_DIS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_ERR_COMP_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_REM_COMP_DIS_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_REM_COMP_DIS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_REM_COMP_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_HOLD_PST_INPUT_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_HOLD_PST_INPUT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_HOLD_PST_INPUT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_INC_INPUT_CMD_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_CTL_INC_INPUT_CMD_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_DBG_CTL_INC_INPUT_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT
value|0x0026CBEC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_FD_DROP_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_FD_DROP_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_DROP_CNT_FD_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_FLR_DROP_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_FLR_DROP_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_DROP_CNT_FLR_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_PF_BOUND_DROP_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_PF_BOUND_DROP_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_DROP_CNT_PF_BOUND_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_SWR_DROP_CNT_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_DROP_CNT_SWR_DROP_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_DROP_CNT_SWR_DROP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CB80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_STATE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_STATE_MASK
value|I40E_MASK(0x1F, I40E_RCU_PST_DBG_FLU_STATE_FLU_STATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_HASH_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_HASH_MASK
value|I40E_MASK(0xFFFFF, I40E_RCU_PST_DBG_FLU_STATE_FLU_HASH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_OBJ_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_OBJ_MASK
value|I40E_MASK(0x7, I40E_RCU_PST_DBG_FLU_STATE_FLU_OBJ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_CMD_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_FLU_STATE_FLU_CMD_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_DBG_FLU_STATE_FLU_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0
value|0x0026CC14
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_CONF_FAIL_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_CONF_FAIL_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_0_CONF_FAIL_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_QUAD_HIT_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_QUAD_HIT_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_0_QUAD_HIT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_ETH_HIT_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_ETH_HIT_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_0_ETH_HIT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_FCOE_CNT_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_0_FCOE_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_0_FCOE_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1
value|0x0026CC1C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_FD_HIT_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_FD_HIT_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_1_FD_HIT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_MAC_VLAN_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_MAC_VLAN_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_1_MAC_VLAN_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_RSS_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_RSS_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_1_RSS_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_DEFAULT_CNT_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_Q_SRC_CNT_1_DEFAULT_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_DBG_Q_SRC_CNT_1_DEFAULT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_0
value|0x0026CC04
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_0_PST_FLR_STAT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_0_PST_FLR_STAT_MASK
value|I40E_MASK(0xFFFF, I40E_RCU_PST_DBG_STATUS_0_PST_FLR_STAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_0_INPUT_FIFO_OCC_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_0_INPUT_FIFO_OCC_MASK
value|I40E_MASK(0x3, I40E_RCU_PST_DBG_STATUS_0_INPUT_FIFO_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_1
value|0x0026CC0C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_START_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_START_MASK
value|I40E_MASK(0xFFFF, I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_START_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_DONE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_DONE_MASK
value|I40E_MASK(0xFFFF, I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_COR_ERR
value|0x0026CBC4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCU_PST_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_UNCOR_ERR
value|0x0026CBCC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCU_PST_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN
value|0x0026CC08
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FILTER_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FILTER_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FILTER_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF2_CLASS_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF2_CLASS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF2_CLASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF3_CLASS_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF3_CLASS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF3_CLASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_EOFA_EOFI_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_EOFA_EOFI_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_EOFA_EOFI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FIRST_NO_SOFI_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FIRST_NO_SOFI_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FIRST_NO_SOFI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_MID_SOFI_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_MID_SOFI_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_MID_SOFI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NOT_NEW_SEQ_ID_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NOT_NEW_SEQ_ID_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NOT_NEW_SEQ_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_ID_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_ID_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_DIFF_SEQ_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_DIFF_SEQ_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_DIFF_SEQ_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SOF_CLASS_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SOF_CLASS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SOF_CLASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_INITIATOR_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_INITIATOR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_INITIATOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_PKT_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_PKT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EOFT_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EOFT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EOFT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_ID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_ID_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EX_CNTX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EX_CNTX_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EX_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_CNTX_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_CNTX_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_INITIATIVE_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_INITIATIVE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_INITIATIVE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_RLT_OFFSET_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_RLT_OFFSET_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_RLT_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_FIRST_SEQ_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_FIRST_SEQ_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_FIRST_SEQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_ABORT_SEQ_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_ABORT_SEQ_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_ABORT_SEQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_SEQ_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_SEQ_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_SEQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_NEW_SEQ_ID_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_NEW_SEQ_ID_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_NEW_SEQ_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_DIFF_SEQ_ID_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_DIFF_SEQ_ID_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_DIFF_SEQ_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFT_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFN_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFN_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EX_CNTX_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EX_CNTX_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EX_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_SEQ_CNTX_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_SEQ_CNTX_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_SEQ_CNTX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_PARAM_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_PARAM_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_PARAM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_FIRST_SEQ_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_FIRST_SEQ_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_FIRST_SEQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_ABORT_SEQ_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_ABORT_SEQ_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_ABORT_SEQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN
value|0x0026CC10
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_FCOE_VER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_FCOE_VER_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_FCOE_VER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_SOF_VALUE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_SOF_VALUE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_SOF_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_EOF_VALUE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_EOF_VALUE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_EOF_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_END_SEQ_EOFT_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_END_SEQ_EOFT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_END_SEQ_EOFT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_NO_END_SEQ_NO_EOFT_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_NO_END_SEQ_NO_EOFT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_NO_END_SEQ_NO_EOFT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_OBSOLETE_FLAGS_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_OBSOLETE_FLAGS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_OBSOLETE_FLAGS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_NOT_FCP_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_NOT_FCP_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_NOT_FCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_CRC_ERROR_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_CRC_ERROR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_CRC_ERROR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_PKT_SIZE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_PKT_SIZE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_PKT_SIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_SEQ_INIT_LAST_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_SEQ_INIT_LAST_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_SEQ_INIT_LAST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_OPTIONAL_HEADERS_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FCOE_PROT_CHK_EN_OPTIONAL_HEADERS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_FCOE_PROT_CHK_EN_OPTIONAL_HEADERS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS
value|0x00270110
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_WR_ACCESS_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_WR_ACCESS_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_FOC_ACCESS_STATUS_WR_ACCESS_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_RD_ACCESS_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_RD_ACCESS_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_FOC_ACCESS_STATUS_RD_ACCESS_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_ERR_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_ERR_CNT_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_FOC_ACCESS_STATUS_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_LAST_ERR_CODE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_FOC_ACCESS_STATUS_LAST_ERR_CODE_MASK
value|I40E_MASK(0x7, I40E_RCU_PST_FOC_ACCESS_STATUS_LAST_ERR_CODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_ACL_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270100 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...2 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_ACL_STATUS_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_ACL_STATUS_RCU_PST_INPUT_ACL_STATUS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_ACL_STATUS_RCU_PST_INPUT_ACL_STATUS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_INPUT_ACL_STATUS_RCU_PST_INPUT_ACL_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_FIELDS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270080 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...31 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_FIELDS_MAX_INDEX
value|31
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_FIELDS_RCU_PST_INPUT_MTG_FIELDS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_FIELDS_RCU_PST_INPUT_MTG_FIELDS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_INPUT_MTG_FIELDS_RCU_PST_INPUT_MTG_FIELDS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270060 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_STATUS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_STATUS_RCU_PST_INPUT_MTG_STATUS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_INPUT_MTG_STATUS_RCU_PST_INPUT_MTG_STATUS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_INPUT_MTG_STATUS_RCU_PST_INPUT_MTG_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CFE0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_1_OCC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_1_OCC_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_OUTFIFO_OCC_UP_1_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_2_OCC_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_2_OCC_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_OUTFIFO_OCC_UP_2_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_3_OCC_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_3_OCC_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_OUTFIFO_OCC_UP_3_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_4_OCC_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_OUTFIFO_OCC_UP_4_OCC_MASK
value|I40E_MASK(0xFF, I40E_RCU_PST_OUTFIFO_OCC_UP_4_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_ACL_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270030 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...2 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_ACL_STATUS_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_ACL_STATUS_RCU_PST_RCB_ACL_STATUS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_ACL_STATUS_RCU_PST_RCB_ACL_STATUS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_RCB_ACL_STATUS_RCU_PST_RCB_ACL_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_FIELDS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270000 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...5 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_FIELDS_MAX_INDEX
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_FIELDS_RCU_PST_RCB_FIFO_FIELDS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_FIELDS_RCU_PST_RCB_FIFO_FIELDS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_RCB_FIFO_FIELDS_RCU_PST_RCB_FIFO_FIELDS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_Q_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270020 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_Q_STATUS_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_Q_STATUS_RCU_PST_RCB_FIFO_Q_STATUS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_FIFO_Q_STATUS_RCU_PST_RCB_FIFO_Q_STATUS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_RCB_FIFO_Q_STATUS_RCU_PST_RCB_FIFO_Q_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_MTG_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x00270040 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_MTG_STATUS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_MTG_STATUS_RCU_PST_RCB_MTG_STATUS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_MTG_STATUS_RCU_PST_RCB_MTG_STATUS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RCU_PST_RCB_MTG_STATUS_RCU_PST_RCB_MTG_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_CTL
value|0x0026CDA8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_CTL_BLOCK_RCB_OUT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_CTL_BLOCK_RCB_OUT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_RCB_OUT_CTL_BLOCK_RCB_OUT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_CTL_STEP_ONE_CMD_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_CTL_STEP_ONE_CMD_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_RCB_OUT_CTL_STEP_ONE_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT
value|0x0026CC18
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_RCB_FIFO_OCC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_RCB_FIFO_OCC_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_RCB_OUT_STAT_RCB_FIFO_OCC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_IPLEN_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_IPLEN_MASK
value|I40E_MASK(0xFFFF, I40E_RCU_PST_RCB_OUT_STAT_NEXT_IPLEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_TYPE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_TYPE_MASK
value|I40E_MASK(0x7, I40E_RCU_PST_RCB_OUT_STAT_NEXT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_CFG_ERR_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_NEXT_CFG_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_RCB_OUT_STAT_NEXT_CFG_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_RSV3_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_RCB_OUT_STAT_RSV3_MASK
value|I40E_MASK(0x7, I40E_RCU_PST_RCB_OUT_STAT_RSV3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG
value|0x00269B54
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_PST_TFIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS
value|0x00269B5C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_PST_TFIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_PST_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG
value|0x0026CDA4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP_BIG_FLU_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS
value|0x0026CDAC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_BIG_FLU_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_BIG_FLU_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG
value|0x002698B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS
value|0x002698BC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG
value|0x00269AD4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP_PST_CONFIG_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS
value|0x00269B04
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_CONFIG_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_CONFIG_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG
value|0x00269AEC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP_PST_RSC_HASH_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS
value|0x00269B14
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_PST_RSC_HASH_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_PST_RSC_HASH_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG
value|0x002698C4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS
value|0x002698CC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG
value|0x002698D4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP16KB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG
value|0x00269AF4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP16KB_REP_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS
value|0x00269B24
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_REP_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_REP_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS
value|0x002698DC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP16KB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP16KB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG
value|0x002698E4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP1KB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS
value|0x002698EC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP1KB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP1KB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG
value|0x002698F4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP256B_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS
value|0x002698FC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP256B_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP256B_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG
value|0x00269904
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP2KB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS
value|0x0026990C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP2KB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP2KB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG
value|0x00269914
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP4KB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS
value|0x0026991C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP4KB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP4KB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG
value|0x00269924
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RCU_SP8KB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS
value|0x0026992C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SP8KB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RCU_SP8KB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_COR_ERR
value|0x00269934
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCU_SWR_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_UNCOR_ERR
value|0x0026993C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RCU_SWR_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RCU_SWR_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_COR_ERR
value|0x00051080
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RDPU_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_UNCOR_ERR
value|0x0005107C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RDPU_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG
value|0x00051074
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RDPU_VSI_LY2_STRIP_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS
value|0x00051078
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RDPU_VSI_LY2_STRIP_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RDPU_VSI_LY2_STRIP_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG
value|0x0012A52C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_ATTR_FIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS
value|0x0012A530
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ATTR_FIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_ATTR_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG
value|0x0012A514
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_CCH_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS
value|0x0012A518
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CCH_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CCH_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG
value|0x0012A534
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_CMD_FIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS
value|0x0012A538
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_CMD_FIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_CMD_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG
value|0x0012A51C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_DCH_LINE_ATTR_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS
value|0x0012A520
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DCH_LINE_ATTR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DCH_LINE_ATTR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG
value|0x0012A544
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_DSCR_CH_BNK_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS
value|0x0012A548
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_CH_BNK_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_CH_BNK_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG
value|0x0012A524
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_DSCR_REQ_FIFO_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS
value|0x0012A528
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_DSCR_REQ_FIFO_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_DSCR_REQ_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_COR_ERR
value|0x0012A550
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RLAN_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_UNCOR_ERR
value|0x0012A54C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RLAN_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG
value|0x0012A53C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RLAN_TAILS_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS
value|0x0012A540
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RLAN_TAILS_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RLAN_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT
value|0x000AC948
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_0_BP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_0_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PPRS_0_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_1_BP_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_1_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PPRS_1_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_2_BP_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_2_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PPRS_2_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_3_BP_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PPRS_3_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PPRS_3_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_STATUS_BP_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_STATUS_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_STATUS_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_RCU_BP_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_RCU_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_RCU_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PE0_BP_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PE0_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PE0_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PE1_BP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PE1_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PE1_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_RDPU_BP_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_RDPU_BP_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_RDPU_BP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_0_FC_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_0_FC_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PORT_0_FC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_1_FC_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_1_FC_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PORT_1_FC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_2_FC_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_2_FC_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PORT_2_FC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_3_FC_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_RPB_BACK_PRS_STAT_PORT_3_FC_MASK
value|I40E_MASK(0x1, I40E_RPB_BACK_PRS_STAT_PORT_3_FC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG
value|0x000AC860
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_CC_CNT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS
value|0x000AC864
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_CNT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_CNT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG
value|0x000AC890
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_CC_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS
value|0x000AC894
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CC_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG
value|0x000AC870
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_CLID_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS
value|0x000AC874
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC898 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_DATA_PIPE_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC8B8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DATA_PIPE_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_DATA_PIPE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CNT
value|0x000AC8E0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CNT_RPB_DBG_ACC_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CNT_RPB_DBG_ACC_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_RPB_DBG_ACC_CNT_RPB_DBG_ACC_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL
value|0x000AC8E4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_ADDR_MASK
value|I40E_MASK(0xFFFF, I40E_RPB_DBG_ACC_CTL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_MEM_SEL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_MEM_SEL_MASK
value|I40E_MASK(0xF, I40E_RPB_DBG_ACC_CTL_MEM_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_EXECUTE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_CTL_EXECUTE_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_CTL_EXECUTE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC8EC + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_DATA_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_DATA_RPB_DBG_READ_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_DATA_RPB_DBG_READ_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RPB_DBG_ACC_DATA_RPB_DBG_READ_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT
value|0x000AC8E8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_READY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_READY_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_STAT_READY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_BUSY_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_BUSY_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_STAT_BUSY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_ADDR_ERR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_ADDR_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_STAT_ADDR_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_SEL_ERR_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_SEL_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_STAT_SEL_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_WD_ERR_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_ACC_STAT_WD_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_ACC_STAT_WD_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT
value|0x000AC940
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_REPORTS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_REPORTS_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_REPORTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RELEASE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RELEASE_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_RELEASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_CC_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_CC_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_CC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_SHR_MODE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_SHR_MODE_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_SHR_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RCU_EGR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RCU_EGR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_RCU_EGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_PE0_EGR_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_PE0_EGR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_PE0_EGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_PE1_EGR_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_PE1_EGR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_PE1_EGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RDPU_EGR_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_RDPU_EGR_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_RDPU_EGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_FC_PORT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_FC_PORT_MASK
value|I40E_MASK(0xF, I40E_RPB_DBG_FEAT_FORCE_FC_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_TPB_FC_PORT_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_TPB_FC_PORT_MASK
value|I40E_MASK(0xF, I40E_RPB_DBG_FEAT_FORCE_TPB_FC_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_SHR_MODE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_FORCE_SHR_MODE_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_FORCE_SHR_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_ECB_SYNC_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_DISABLE_ECB_SYNC_MASK
value|I40E_MASK(0x1, I40E_RPB_DBG_FEAT_DISABLE_ECB_SYNC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_LTR_CLK_GEN_VAL_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RPB_DBG_FEAT_LTR_CLK_GEN_VAL_MASK
value|I40E_MASK(0xFFF, I40E_RPB_DBG_FEAT_LTR_CLK_GEN_VAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_ECC_COR_ERR
value|0x000AC8DC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RPB_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_ECC_UNCOR_ERR
value|0x000AC8D8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_RPB_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT
value|0x000AC94C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_RCU_REQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_RCU_REQ_MASK
value|I40E_MASK(0xFF, I40E_RPB_EGR_CNT_RCU_REQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_PE_0_REQ_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_PE_0_REQ_MASK
value|I40E_MASK(0xFF, I40E_RPB_EGR_CNT_PE_0_REQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_PE_1_REQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_PE_1_REQ_MASK
value|I40E_MASK(0xFF, I40E_RPB_EGR_CNT_PE_1_REQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_RDPU_REQ_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_RPB_EGR_CNT_RDPU_REQ_MASK
value|I40E_MASK(0xFF, I40E_RPB_EGR_CNT_RDPU_REQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_GEN_DBG_CNT
value|0x000AC944
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_GEN_DBG_CNT_FREE_CC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_GEN_DBG_CNT_FREE_CC_MASK
value|I40E_MASK(0x1FF, I40E_RPB_GEN_DBG_CNT_FREE_CC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_GEN_DBG_CNT_FREE_CLIDS_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_GEN_DBG_CNT_FREE_CLIDS_MASK
value|I40E_MASK(0x3FFF, I40E_RPB_GEN_DBG_CNT_FREE_CLIDS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG
value|0x000AC868
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_PKT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS
value|0x000AC86C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG
value|0x000AC878
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_RPB_PPDB_MEM_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_RPB_PPDB_MEM_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS
value|0x000AC87C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPDB_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_PPDB_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC910 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT_PKT_SIZE_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT_PKT_SIZE_ERR_MASK
value|I40E_MASK(0xFF, I40E_RPB_PPRS_ERR_CNT_PKT_SIZE_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT_VALID_BTW_PKT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_PPRS_ERR_CNT_VALID_BTW_PKT_MASK
value|I40E_MASK(0xFF, I40E_RPB_PPRS_ERR_CNT_VALID_BTW_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG
value|0x000AC880
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_REPORT_LL_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS
value|0x000AC884
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG
value|0x000AC888
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_RPB_REPORT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS
value|0x000AC88C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_RPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_RPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_RPT_CNT
value|0x000AC950
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_RPT_CNT_RPB_RPT_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_RPT_CNT_RPB_RPT_CNT_MASK
value|I40E_MASK(0xFFFF, I40E_RPB_RPT_CNT_RPB_RPT_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_RPT_STAT
value|0x000AC954
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_RPT_STAT_RPB_RPT_STAT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_RPT_STAT_RPB_RPT_STAT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RPB_RPT_STAT_RPB_RPT_STAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_RPB_SHR_MOD_CNT
value|0x000AC90C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_RPB_SHR_MOD_CNT_RPB_SHR_MOD_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_RPB_SHR_MOD_CNT_RPB_SHR_MOD_CNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_RPB_SHR_MOD_CNT_RPB_SHR_MOD_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_ECC_COR_ERR
value|0x000AE0A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TCB_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_ECC_UNCOR_ERR
value|0x000AE0A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TCB_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL
value|0x000AE0B4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TCB_PORT_CMD_BUF_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TCB_PORT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TCB_PORT_CMD_BUF_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TCB_PORT_CMD_BUF_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_DATA
value|0x000AE0CC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_BUF_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TCB_PORT_CMD_BUF_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL
value|0x000AE0B8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TCB_PORT_CMD_MNG_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TCB_PORT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TCB_PORT_CMD_MNG_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TCB_PORT_CMD_MNG_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_DATA
value|0x000AE0C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_PORT_CMD_MNG_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TCB_PORT_CMD_MNG_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL
value|0x000AE0BC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TCB_WAIT_CMD_BUF_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TCB_WAIT_CMD_BUF_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_DATA
value|0x000AE0C4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_BUF_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TCB_WAIT_CMD_BUF_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL
value|0x000AE0B0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TCB_WAIT_CMD_MNG_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TCB_WAIT_CMD_MNG_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_DATA
value|0x000AE0C8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TCB_WAIT_CMD_MNG_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TCB_WAIT_CMD_MNG_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG
value|0x00044304
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_CMD_MUX_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS
value|0x00044330
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_CMD_MUX_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_CMD_MUX_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG
value|0x00044310
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_DAC_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS
value|0x00044328
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG
value|0x0004430C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_DAC_MNG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS
value|0x0004432C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_DAC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_DAC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_COR_ERR
value|0x0004433C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TDPU_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_UNCOR_ERR
value|0x00044338
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TDPU_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG
value|0x000442F8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_IMEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS
value|0x00044318
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_IMEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG
value|0x000442FC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_RECIPE_ADDR_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS
value|0x0004431C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG
value|0x00044314
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_TDRD_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS
value|0x00044324
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDRD_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDRD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG
value|0x00044308
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_TDWR_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS
value|0x00044334
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_TDWR_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_TDWR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG
value|0x00044300
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS
value|0x00044320
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG
value|0x000E6490
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TLAN_DEC_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS
value|0x000E6494
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG
value|0x000E64A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TLAN_DEC_MNG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS
value|0x000E64A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG
value|0x000E6498
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TLAN_DEC_PTRS_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS
value|0x000E649C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_DEC_PTRS_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_DEC_PTRS_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_COR_ERR
value|0x000E64B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TLAN_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_UNCOR_ERR
value|0x000E64B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TLAN_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG
value|0x000E64A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TLAN_HEAD_WB_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS
value|0x000E64AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TLAN_HEAD_WB_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TLAN_HEAD_WB_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG
value|0x0009808C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TPB_CLID_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL
value|0x000980C8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TPB_CLID_MEM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TPB_CLID_MEM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_DATA
value|0x000980D4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_CLID_MEM_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS
value|0x00098090
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT
value|0x00098084
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_DIS_MIB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_DIS_MIB_MASK
value|I40E_MASK(0xF, I40E_TPB_DBG_FEAT_DIS_MIB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_FORCE_FC_IND_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_FORCE_FC_IND_MASK
value|I40E_MASK(0xF, I40E_TPB_DBG_FEAT_FORCE_FC_IND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_OBEY_FC_OVR_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_OBEY_FC_OVR_MASK
value|I40E_MASK(0xF, I40E_TPB_DBG_FEAT_OBEY_FC_OVR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_DIS_BURST_CTL_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_DBG_FEAT_DIS_BURST_CTL_MASK
value|I40E_MASK(0xF, I40E_TPB_DBG_FEAT_DIS_BURST_CTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_ECC_COR_ERR
value|0x000980B8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TPB_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_ECC_UNCOR_ERR
value|0x000980B4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TPB_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_FC_OVR
value|0x00098088
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_FC_OVR_TPB_FC_OVR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_FC_OVR_TPB_FC_OVR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_FC_OVR_TPB_FC_OVR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG
value|0x00098094
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TPB_PKT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL
value|0x000980CC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TPB_PKT_MEM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TPB_PKT_MEM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_DATA
value|0x000980E0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_PKT_MEM_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS
value|0x00098098
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG
value|0x0009809C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TPB_REPORT_LL_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL
value|0x000980C0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TPB_REPORT_LL_MEM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TPB_REPORT_LL_MEM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_DATA
value|0x000980D8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_REPORT_LL_MEM_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS
value|0x000980A0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG
value|0x000980A4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TPB_REPORT_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL
value|0x000980C4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TPB_REPORT_MEM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TPB_REPORT_MEM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_DATA
value|0x000980DC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_REPORT_MEM_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS
value|0x000980A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG
value|0x000980AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TPB_RPB_BUFF_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL
value|0x000980BC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_TPB_RPB_BUFF_MEM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_DATA
value|0x000980D0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_DATA_RD_DW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_DBG_DATA_RD_DW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TPB_RPB_BUFF_MEM_DBG_DATA_RD_DW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS
value|0x000980B0
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TPB_RPB_BUFF_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TPB_RPB_BUFF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG
value|0x000B2218
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TSCD_BRANCH_TABLE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS
value|0x000B2230
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BRANCH_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BRANCH_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG
value|0x000B2204
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_A_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_A_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_B_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_B_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_A_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_A_MASK
value|I40E_MASK(0xF, I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_B_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_B_MASK
value|I40E_MASK(0xF, I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS
value|0x000B2228
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_COR_ERR
value|0x000B223c
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TSCD_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_UNCOR_ERR
value|0x000B2238
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_TSCD_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG
value|0x000B220C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TSCD_NEXT_NODE_TABLE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS
value|0x000B222c
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NEXT_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NEXT_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG
value|0x000B2210
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TSCD_NODE_TABLE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS
value|0x000B2220
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG
value|0x000B2214
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TSCD_RL_MAP_TABLE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS
value|0x000B2224
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_RL_MAP_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_RL_MAP_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG
value|0x000B2200
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS
value|0x000B2234
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_GL_CNTRL
value|0x000BC000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXDBG_GL_CNTRL_TXDBG_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_GL_CNTRL_TXDBG_MODE_MASK
value|I40E_MASK(0x7, I40E_TXDBG_GL_CNTRL_TXDBG_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY
value|0x000BC004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY_RD_LOG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY_RD_LOG_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_TXDBG_RD_ENTITY_RD_LOG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY_CNTRL
value|0x000BC008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY_CNTRL_RD_ENTITY_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXDBG_RD_ENTITY_CNTRL_RD_ENTITY_NUM_MASK
value|I40E_MASK(0xFFF, I40E_TXDBG_RD_ENTITY_CNTRL_RD_ENTITY_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL
value|0x000E0018
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_ITR_CAUSE_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_ITR_CAUSE_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_CAUSE_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_ITR_CAUSE_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL
value|0x000E0020
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_ITR_DONE_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_ITR_DONE_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_DONE_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_ITR_DONE_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL
value|0x000E001C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_ITR_EXP_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_ITR_EXP_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_ITR_EXP_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_ITR_EXP_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL
value|0x000E2008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_MAC0IN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_MAC0IN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC0IN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_MAC0IN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL
value|0x000E200C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_MAC1IN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_MAC1IN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC1IN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_MAC1IN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL
value|0x000E2010
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_MAC2IN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_MAC2IN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC2IN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_MAC2IN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL
value|0x000E2014
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_MAC3IN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_MAC3IN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MAC3IN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_MAC3IN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL
value|0x000BC00C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_MSIX_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_MSIX_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_MSIX_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_MSIX_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL
value|0x000E000C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_Q_SCHED_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_Q_SCHED_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FLOW_CHOOSER_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_FLOW_CHOOSER_MASK
value|I40E_MASK(0x3, I40E_TXUPDBG_Q_SCHED_CTL_FLOW_CHOOSER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_EVENT_ID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_Q_SCHED_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_Q_SCHED_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL
value|0x000E0008
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_QG_SCHED_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_QG_SCHED_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_QG_SCHED_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_QG_SCHED_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL
value|0x000E0000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_TAIL_BUMP_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_TAIL_BUMP_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_EVENT_ID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TAIL_BUMP_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TAIL_BUMP_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL
value|0x000E0010
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_TCBIN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_TCBIN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FLOW_CHOOSER_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_FLOW_CHOOSER_MASK
value|I40E_MASK(0x3, I40E_TXUPDBG_TCBIN_CTL_FLOW_CHOOSER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_EVENT_ID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TCBIN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TCBIN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL
value|0x000E2000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_TDPUIN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_TDPUIN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FLOW_CHOOSER_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_FLOW_CHOOSER_MASK
value|I40E_MASK(0x3, I40E_TXUPDBG_TDPUIN_CTL_FLOW_CHOOSER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_EVENT_ID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TDPUIN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TDPUIN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL
value|0x000E0014
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_TLAN2_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_TLAN2_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FLOW_CHOOSER_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_FLOW_CHOOSER_MASK
value|I40E_MASK(0x3, I40E_TXUPDBG_TLAN2_CTL_FLOW_CHOOSER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_A_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_A_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_B_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_B_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL
value|0x000E2004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_TPBIN_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_TPBIN_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FLOW_CHOOSER_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_FLOW_CHOOSER_MASK
value|I40E_MASK(0x3, I40E_TXUPDBG_TPBIN_CTL_FLOW_CHOOSER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_EVENT_ID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_TPBIN_CTL_EVENT_ID_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_TPBIN_CTL_EVENT_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL
value|0x000E0004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_FILTER_FLOW_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_FILTER_FLOW_EN_MASK
value|I40E_MASK(0x1, I40E_TXUPDBG_WA_CTL_FILTER_FLOW_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_FLOW_ID_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_FLOW_ID_MASK
value|I40E_MASK(0xFFF, I40E_TXUPDBG_WA_CTL_FLOW_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_EVENT_ID_A_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_EVENT_ID_A_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_WA_CTL_EVENT_ID_A_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_EVENT_ID_B_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_TXUPDBG_WA_CTL_EVENT_ID_B_MASK
value|I40E_MASK(0x7, I40E_TXUPDBG_WA_CTL_EVENT_ID_B_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG
value|0x000AE088
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_WAIT_CMD_BUF_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS
value|0x000AE08C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG
value|0x000AE084
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_WAIT_CMD_MNG_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS
value|0x000AE090
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WAIT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WAIT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_ECC_COR_ERR
value|0x0006E8AC
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_ECC_COR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_ECC_COR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_WUC_ECC_COR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_ECC_UNCOR_ERR
value|0x0006E8A8
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_ECC_UNCOR_ERR_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_ECC_UNCOR_ERR_CNT_MASK
value|I40E_MASK(0xFFF, I40E_WUC_ECC_UNCOR_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG
value|0x0006E898
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_WUC_SP_FLEX_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG
value|0x0006E890
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_EN_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_1_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_2_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_FORCE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_FORCE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_BYPASS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_BYPASS_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_MASK_INT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_MASK_INT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_MASK_INT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_FIX_CNT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_FIX_CNT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_FIX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ERR_CNT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_ERR_CNT_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_ERR_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_RME_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_RME_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_MEM_CFG_RME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_RM_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_MEM_CFG_RM_MASK
value|I40E_MASK(0xF, I40E_WUC_SP_FLEX_MASK_MEM_CFG_RM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS
value|0x0006E894
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_MASK_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_MASK_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS
value|0x0006E89C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_ECC_ERR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_ECC_ERR_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_STATUS_ECC_ERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_ECC_FIX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_ECC_FIX_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_STATUS_ECC_FIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_INIT_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_STATUS_INIT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_GLOBAL_INIT_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_WUC_SP_FLEX_STATUS_GLOBAL_INIT_DONE_MASK
value|I40E_MASK(0x1, I40E_WUC_SP_FLEX_STATUS_GLOBAL_INIT_DONE_SHIFT)
end_define

begin_comment
comment|/* PF - Internal Fuses  */
end_comment

begin_comment
comment|/* PF - Interrupt Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLINT_CTL
value|0x0003F800
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK
value|I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK
value|I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK
value|I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT
parameter_list|(
name|_i
parameter_list|)
value|(0x00038200 + ((_i) * 128))
end_define

begin_comment
comment|/* _i=0...2 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_PFINT_ITR0_STAT_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_EVENT_MASK
value|I40E_MASK(0x1, I40E_PFINT_ITR0_STAT_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITR0_STAT_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_PFINT_ITR0_STAT_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT
parameter_list|(
name|_i
parameter_list|,
name|_INTPF
parameter_list|)
value|(0x00032000 + ((_i) * 2048 + (_INTPF) * 4))
end_define

begin_comment
comment|/* _i=0...2, _INTPF=0...511 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_PFINT_ITRN_STAT_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_EVENT_MASK
value|I40E_MASK(0x1, I40E_PFINT_ITRN_STAT_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_ITRN_STAT_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_PFINT_ITRN_STAT_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATE0_STAT
value|0x00038600
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFINT_RATE0_STAT_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATE0_STAT_CREDIT_MASK
value|I40E_MASK(0xF, I40E_PFINT_RATE0_STAT_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATE0_STAT_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATE0_STAT_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_PFINT_RATE0_STAT_INTRL_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT
parameter_list|(
name|_INTPF
parameter_list|)
value|(0x00036000 + ((_INTPF) * 4))
end_define

begin_comment
comment|/* _i=0...511 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT_MAX_INDEX
value|511
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT_CREDIT_MASK
value|I40E_MASK(0xF, I40E_PFINT_RATEN_STAT_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PFINT_RATEN_STAT_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_PFINT_RATEN_STAT_INTRL_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT
parameter_list|(
name|_i
parameter_list|,
name|_VF
parameter_list|)
value|(0x00029000 + ((_i) * 1024 + (_VF) * 4))
end_define

begin_comment
comment|/* _i=0...2, _VF=0...127 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITR0_STAT_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_EVENT_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITR0_STAT_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_VFINT_ITR0_STAT_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT
parameter_list|(
name|_i
parameter_list|,
name|_INTVF
parameter_list|)
value|(0x00022000 + ((_i) * 2048 + (_INTVF) * 4))
end_define

begin_comment
comment|/* _i=0...2, _INTVF=0...511 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITRN_STAT_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_EVENT_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITRN_STAT_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_VFINT_ITRN_STAT_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT
parameter_list|(
name|_VF
parameter_list|)
value|(0x0002B000 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT_CREDIT_MASK
value|I40E_MASK(0xF, I40E_VFINT_RATE0_STAT_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_VFINT_RATE0_STAT_INTRL_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT
parameter_list|(
name|_INTVF
parameter_list|)
value|(0x00026000 + ((_INTVF) * 4))
end_define

begin_comment
comment|/* _i=0...511 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT_MAX_INDEX
value|511
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT_CREDIT_MASK
value|I40E_MASK(0xF, I40E_VFINT_RATEN_STAT_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_VFINT_RATEN_STAT_INTRL_TIME_SHIFT)
end_define

begin_comment
comment|/* PF - LAN Transmit Receive Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_PF_RECIPE
parameter_list|(
name|_i
parameter_list|)
value|(0x0012A5E0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_PF_RECIPE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_PF_RECIPE_RECIPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_PF_RECIPE_RECIPE_MASK
value|I40E_MASK(0x3, I40E_GLLAN_PF_RECIPE_RECIPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1
value|0x0012A504
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXMAX_EXPANSION_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXMAX_EXPANSION_MASK
value|I40E_MASK(0xF, I40E_GLLAN_RCTL_1_RXMAX_EXPANSION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDWBCTL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDWBCTL_MASK
value|I40E_MASK(0x1, I40E_GLLAN_RCTL_1_RXDWBCTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDRDCTL_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDRDCTL_MASK
value|I40E_MASK(0x1, I40E_GLLAN_RCTL_1_RXDRDCTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDESCRDROEN_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDESCRDROEN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_RCTL_1_RXDESCRDROEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDATAWRROEN_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_RCTL_1_RXDATAWRROEN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_RCTL_1_RXDATAWRROEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_0
value|0x000E6488
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_0_TXLANTH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_0_TXLANTH_MASK
value|I40E_MASK(0x3F, I40E_GLLAN_TCTL_0_TXLANTH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_0_TXDESCRDROEN_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_0_TXDESCRDROEN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_0_TXDESCRDROEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1
value|0x000442F0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_TXMAX_EXPANSION_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_TXMAX_EXPANSION_MASK
value|I40E_MASK(0xF, I40E_GLLAN_TCTL_1_TXMAX_EXPANSION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_TXDATARDROEN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_TXDATARDROEN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_TXDATARDROEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_RCU_BYPASS_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_RCU_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_RCU_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_LSO_CACHE_BYPASS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_LSO_CACHE_BYPASS_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_LSO_CACHE_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_WB_SEL_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_WB_SEL_MASK
value|I40E_MASK(0xF, I40E_GLLAN_TCTL_1_DBG_WB_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_FORCE_RS_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_FORCE_RS_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_DBG_FORCE_RS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_BYPASS_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_BYPASS_MASK
value|I40E_MASK(0x3FF, I40E_GLLAN_TCTL_1_DBG_BYPASS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_PRE_L2_ENA_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_PRE_L2_ENA_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_PRE_L2_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_UR_PROT_DIS_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_UR_PROT_DIS_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TCTL_1_UR_PROT_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_ECO_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_1_DBG_ECO_MASK
value|I40E_MASK(0xFF, I40E_GLLAN_TCTL_1_DBG_ECO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2
value|0x000AE080
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_TXMAX_EXPANSION_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_TXMAX_EXPANSION_MASK
value|I40E_MASK(0xF, I40E_GLLAN_TCTL_2_TXMAX_EXPANSION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_STAT_DBG_ADDR_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_STAT_DBG_ADDR_MASK
value|I40E_MASK(0x1F, I40E_GLLAN_TCTL_2_STAT_DBG_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_STAT_DBG_DSEL_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_STAT_DBG_DSEL_MASK
value|I40E_MASK(0x7, I40E_GLLAN_TCTL_2_STAT_DBG_DSEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_ECO_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TCTL_2_ECO_MASK
value|I40E_MASK(0xFFFFF, I40E_GLLAN_TCTL_2_ECO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TXEMP_EN
value|0x000AE0AC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TXEMP_EN_TXHOST_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TXEMP_EN_TXHOST_EN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TXEMP_EN_TXHOST_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TXHOST_EN
value|0x000A2208
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLLAN_TXHOST_EN_TXHOST_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLLAN_TXHOST_EN_TXHOST_EN_MASK
value|I40E_MASK(0x1, I40E_GLLAN_TXHOST_EN_TXHOST_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_ADDRESS
value|0x001C0AA4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x001C0AA8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_DATA_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_ADDRESS
value|0x00269BD4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCU_LB_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x00269898 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_LB_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCU_LB_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_ADDRESS
value|0x00269BCC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRCU_RX_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x00269888 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRCU_RX_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRCU_RX_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_ADDRESS
value|0x00051040
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLRDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x00051044 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLRDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_ADDRESS
value|0x00044264
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLTDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x00044268 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_DATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLTDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS
value|0x000E64dC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_MAHDL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_MAHDL_MASK
value|I40E_MASK(0x3FFF, I40E_GLTLAN_MIN_MAX_MSS_MAHDL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_MIHDL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_MIHDL_MASK
value|I40E_MASK(0x3FF, I40E_GLTLAN_MIN_MAX_MSS_MIHDL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_RSV_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_MSS_RSV_MASK
value|I40E_MASK(0x3F, I40E_GLTLAN_MIN_MAX_MSS_RSV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT
value|0x000E64DC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_MAHDL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_MAHDL_MASK
value|I40E_MASK(0x3FFF, I40E_GLTLAN_MIN_MAX_PKT_MAHDL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_MIHDL_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_MIHDL_MASK
value|I40E_MASK(0x3F, I40E_GLTLAN_MIN_MAX_PKT_MIHDL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_RSV_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLTLAN_MIN_MAX_PKT_RSV_MASK
value|I40E_MASK(0x3FF, I40E_GLTLAN_MIN_MAX_PKT_RSV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN
value|0x0012A480
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_RLAN_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_RLAN_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_RLAN_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_RLAN_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR
value|0x00078E00
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_FIRSTQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_FIRSTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_CSR_FIRSTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_LASTQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_LASTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_CSR_LASTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_CSR_VALID_MASK
value|I40E_MASK(0x1, I40E_PFLAN_QALLOC_CSR_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT
value|0x0003F000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_FIRSTQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_FIRSTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_INT_FIRSTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_LASTQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_LASTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_INT_LASTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_INT_VALID_MASK
value|I40E_MASK(0x1, I40E_PFLAN_QALLOC_INT_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT
value|0x000C0600
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_FIRSTQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_FIRSTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_PMAT_FIRSTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_LASTQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_LASTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_PMAT_LASTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_PMAT_VALID_MASK
value|I40E_MASK(0x1, I40E_PFLAN_QALLOC_PMAT_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB
value|0x00122080
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_FIRSTQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_FIRSTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_RCB_FIRSTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_LASTQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_LASTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_RCB_LASTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCB_VALID_MASK
value|I40E_MASK(0x1, I40E_PFLAN_QALLOC_RCB_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU
value|0x00246780
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_FIRSTQ_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_FIRSTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_RCU_FIRSTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_LASTQ_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_LASTQ_MASK
value|I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_RCU_LASTQ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PFLAN_QALLOC_RCU_VALID_MASK
value|I40E_MASK(0x1, I40E_PFLAN_QALLOC_RCU_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTLAN_RXEMP_EN
value|0x001E4780
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTLAN_RXEMP_EN_RXHOST_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTLAN_RXEMP_EN_RXHOST_EN_MASK
value|I40E_MASK(0x1, I40E_PRTLAN_RXEMP_EN_RXHOST_EN_SHIFT)
end_define

begin_comment
comment|/* PF - MAC Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_MPVCTL
value|0x001E2460
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTDCB_MPVCTL_PFCV_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_MPVCTL_PFCV_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_MPVCTL_PFCV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_MPVCTL_RFCV_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTDCB_MPVCTL_RFCV_MASK
value|I40E_MASK(0xFFFF, I40E_PRTDCB_MPVCTL_RFCV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1
value|0x0008C680
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_LP_AN_PAGE_LOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_LP_AN_PAGE_LOW_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_AN_LP_STATUS1_LP_AN_PAGE_LOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_AN_ARB_STATE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_AN_ARB_STATE_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_AN_LP_STATUS1_AN_ARB_STATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_RSVD_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_AN_LP_STATUS1_RSVD_MASK
value|I40E_MASK(0xFFF, I40E_PRTMAC_AN_LP_STATUS1_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL
value|0x001E2000
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_APPEND_CRC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_APPEND_CRC_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_APPEND_CRC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXCRCSTRP_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXCRCSTRP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_RXCRCSTRP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_JUMBOEN_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_JUMBOEN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_JUMBOEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD3_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD3_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD4_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD4_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD5_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD5_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD6_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD6_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD7_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD7_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_HLCTL_LEGACY_RSVD7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_SOFTRESET_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_SOFTRESET_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_SOFTRESET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TXPADEN_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TXPADEN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_TXPADEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TX_ENABLE_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TX_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_TX_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD12_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD12_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD12_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RX_ENABLE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RX_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_RX_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD14_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD14_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD14_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LPBK_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LPBK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LPBK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD16_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD16_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD16_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD17_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD17_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD17_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD18_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD18_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_LEGACY_RSVD18_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TXLB2NET_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_TXLB2NET_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_TXLB2NET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD20_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD20_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_HLCTL_LEGACY_RSVD20_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD24_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_LEGACY_RSVD24_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_HLCTL_LEGACY_RSVD24_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXLNGTHERREN_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXLNGTHERREN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_RXLNGTHERREN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXPADSTRIPEN_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTL_RXPADSTRIPEN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTL_RXPADSTRIPEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA
value|0x001E4760
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_DROP_US_PKTS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_DROP_US_PKTS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTLA_DROP_US_PKTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_RX_FWRD_CTRL_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_RX_FWRD_CTRL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTLA_RX_FWRD_CTRL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_CHOP_OS_PKT_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_CHOP_OS_PKT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTLA_CHOP_OS_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_TX_HYSTERESIS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_TX_HYSTERESIS_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_HLCTLA_TX_HYSTERESIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_HYS_FLUSH_PKT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLCTLA_HYS_FLUSH_PKT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLCTLA_HYS_FLUSH_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA
value|0x001E2020
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_REVID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_REVID_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_HLSTA_REVID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RESERVED_2_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RESERVED_2_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_RESERVED_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXERRSYM_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXERRSYM_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_RXERRSYM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXILLSYM_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXILLSYM_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_RXILLSYM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXIDLERR_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_RXIDLERR_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_RXIDLERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_LEGACY_RSVD1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_LEGACY_RSVD1_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_LEGACY_RSVD1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_LEGACY_RSVD2_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HLSTA_LEGACY_RSVD2_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HLSTA_LEGACY_RSVD2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL
value|0x001E3530
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_RX_SWZL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_RX_SWZL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_RX_SWZL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_TX_SWZL_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_TX_SWZL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_TX_SWZL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_CTL_RX_CHECK_ACK_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_CTL_RX_CHECK_ACK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_CTL_RX_CHECK_ACK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP
value|0x001E3160
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP_HSEC_CTL_RX_CHECK_ETYPE_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP_HSEC_CTL_RX_CHECK_ETYPE_GCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP_HSEC_CTL_RX_CHECK_ETYPE_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP
value|0x001E32A0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP_HSEC_CTL_RX_CHECK_ETYPE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP_HSEC_CTL_RX_CHECK_ETYPE_GPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP_HSEC_CTL_RX_CHECK_ETYPE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP
value|0x001E3210
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP_HSEC_CTL_RX_CHECK_ETYPE_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP_HSEC_CTL_RX_CHECK_ETYPE_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP_HSEC_CTL_RX_CHECK_ETYPE_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP
value|0x001E3320
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP_HSEC_CTL_RX_CHECK_ETYPE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP_HSEC_CTL_RX_CHECK_ETYPE_PPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP_HSEC_CTL_RX_CHECK_ETYPE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP
value|0x001E30F0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP_HSEC_CTL_RX_CHECK_MCAST_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP_HSEC_CTL_RX_CHECK_MCAST_GCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP_HSEC_CTL_RX_CHECK_MCAST_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP
value|0x001E3270
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP_HSEC_CTL_RX_CHECK_MCAST_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP_HSEC_CTL_RX_CHECK_MCAST_GPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP_HSEC_CTL_RX_CHECK_MCAST_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP
value|0x001E31C0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP_HSEC_CTL_RX_CHECK_MCAST_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP_HSEC_CTL_RX_CHECK_MCAST_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP_HSEC_CTL_RX_CHECK_MCAST_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP
value|0x001E32F0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP_HSEC_CTL_RX_CHECK_MCAST_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP_HSEC_CTL_RX_CHECK_MCAST_PPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP_HSEC_CTL_RX_CHECK_MCAST_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP
value|0x001E3170
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP_HSEC_CTL_RX_CHECK_OPCODE_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP_HSEC_CTL_RX_CHECK_OPCODE_GCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP_HSEC_CTL_RX_CHECK_OPCODE_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP
value|0x001E32C0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP_HSEC_CTL_RX_CHECK_OPCODE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP_HSEC_CTL_RX_CHECK_OPCODE_GPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP_HSEC_CTL_RX_CHECK_OPCODE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP
value|0x001E3230
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP_HSEC_CTL_RX_CHECK_OPCODE_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP_HSEC_CTL_RX_CHECK_OPCODE_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP_HSEC_CTL_RX_CHECK_OPCODE_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP
value|0x001E3340
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP_HSEC_CTL_RX_CHECK_OPCODE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP_HSEC_CTL_RX_CHECK_OPCODE_PPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP_HSEC_CTL_RX_CHECK_OPCODE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP
value|0x001E3130
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP_HSEC_CTL_RX_CHECK_SA_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP_HSEC_CTL_RX_CHECK_SA_GCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP_HSEC_CTL_RX_CHECK_SA_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP
value|0x001E3290
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP_HSEC_CTL_RX_CHECK_SA_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP_HSEC_CTL_RX_CHECK_SA_GPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP_HSEC_CTL_RX_CHECK_SA_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP
value|0x001E3200
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP_HSEC_CTL_RX_CHECK_SA_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP_HSEC_CTL_RX_CHECK_SA_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP_HSEC_CTL_RX_CHECK_SA_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP
value|0x001E3310
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP_HSEC_CTL_RX_CHECK_SA_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP_HSEC_CTL_RX_CHECK_SA_PPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP_HSEC_CTL_RX_CHECK_SA_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP
value|0x001E3100
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP_HSEC_CTL_RX_CHECK_UCAST_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP_HSEC_CTL_RX_CHECK_UCAST_GCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP_HSEC_CTL_RX_CHECK_UCAST_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP
value|0x001E3280
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP_HSEC_CTL_RX_CHECK_UCAST_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP_HSEC_CTL_RX_CHECK_UCAST_GPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP_HSEC_CTL_RX_CHECK_UCAST_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP
value|0x001E31D0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP_HSEC_CTL_RX_CHECK_UCAST_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP_HSEC_CTL_RX_CHECK_UCAST_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP_HSEC_CTL_RX_CHECK_UCAST_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP
value|0x001E3300
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP_HSEC_CTL_RX_CHECK_UCAST_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP_HSEC_CTL_RX_CHECK_UCAST_PPP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP_HSEC_CTL_RX_CHECK_UCAST_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS
value|0x001E3080
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS_HSEC_CTL_RX_DELETE_FCS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS_HSEC_CTL_RX_DELETE_FCS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS_HSEC_CTL_RX_DELETE_FCS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE
value|0x001E3070
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE_HSEC_CTL_RX_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE_HSEC_CTL_RX_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_ENABLE_HSEC_CTL_RX_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP
value|0x001E31B0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP_HSEC_CTL_RX_ENABLE_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP_HSEC_CTL_RX_ENABLE_PCP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP_HSEC_CTL_RX_ENABLE_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP
value|0x001E31A0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP_HSEC_CTL_RX_ETYPE_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP_HSEC_CTL_RX_ETYPE_GCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP_HSEC_CTL_RX_ETYPE_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP
value|0x001E32B0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP_HSEC_CTL_RX_ETYPE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP_HSEC_CTL_RX_ETYPE_GPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP_HSEC_CTL_RX_ETYPE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP
value|0x001E3220
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP_HSEC_CTL_RX_ETYPE_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP_HSEC_CTL_RX_ETYPE_PCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP_HSEC_CTL_RX_ETYPE_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP
value|0x001E3330
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP_HSEC_CTL_RX_ETYPE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP_HSEC_CTL_RX_ETYPE_PPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP_HSEC_CTL_RX_ETYPE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS
value|0x001E3090
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS_HSEC_CTL_RX_IGNORE_FCS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS_HSEC_CTL_RX_IGNORE_FCS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS_HSEC_CTL_RX_IGNORE_FCS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN
value|0x001E30A0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN_HSEC_CTL_RX_MAX_PACKET_LEN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN_HSEC_CTL_RX_MAX_PACKET_LEN_MASK
value|I40E_MASK(0x7FFF, I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN_HSEC_CTL_RX_MAX_PACKET_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN
value|0x001E30B0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN_HSEC_CTL_RX_MIN_PACKET_LEN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN_HSEC_CTL_RX_MIN_PACKET_LEN_MASK
value|I40E_MASK(0xFF, I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN_HSEC_CTL_RX_MIN_PACKET_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP
value|0x001E32D0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP_HSEC_CTL_RX_OPCODE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP_HSEC_CTL_RX_OPCODE_GPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP_HSEC_CTL_RX_OPCODE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP
value|0x001E3190
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP_HSEC_CTL_RX_OPCODE_MAX_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP_HSEC_CTL_RX_OPCODE_MAX_GCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP_HSEC_CTL_RX_OPCODE_MAX_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP
value|0x001E3250
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP_HSEC_CTL_RX_OPCODE_MAX_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP_HSEC_CTL_RX_OPCODE_MAX_PCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP_HSEC_CTL_RX_OPCODE_MAX_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP
value|0x001E3180
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP_HSEC_CTL_RX_OPCODE_MIN_GCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP_HSEC_CTL_RX_OPCODE_MIN_GCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP_HSEC_CTL_RX_OPCODE_MIN_GCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP
value|0x001E3240
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP_HSEC_CTL_RX_OPCODE_MIN_PCP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP_HSEC_CTL_RX_OPCODE_MIN_PCP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP_HSEC_CTL_RX_OPCODE_MIN_PCP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP
value|0x001E3350
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP_HSEC_CTL_RX_OPCODE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP_HSEC_CTL_RX_OPCODE_PPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP_HSEC_CTL_RX_OPCODE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1
value|0x001E31E0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2
value|0x001E31F0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1
value|0x001E3490
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1_HSEC_CTL_TX_DA_GPP_PART1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1_HSEC_CTL_TX_DA_GPP_PART1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1_HSEC_CTL_TX_DA_GPP_PART1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2
value|0x001E34A0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2_HSEC_CTL_TX_DA_GPP_PART2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2_HSEC_CTL_TX_DA_GPP_PART2_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2_HSEC_CTL_TX_DA_GPP_PART2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1
value|0x001E34F0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1_HSEC_CTL_TX_DA_PPP_PART1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1_HSEC_CTL_TX_DA_PPP_PART1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1_HSEC_CTL_TX_DA_PPP_PART1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2
value|0x001E3500
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2_HSEC_CTL_TX_DA_PPP_PART2_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2_HSEC_CTL_TX_DA_PPP_PART2_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2_HSEC_CTL_TX_DA_PPP_PART2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ENABLE
value|0x001E3000
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ENABLE_HSEC_CTL_TX_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ENABLE_HSEC_CTL_TX_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_ENABLE_HSEC_CTL_TX_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE
value|0x001E3060
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE_HSEC_CTL_TX_ERR_PKT_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE_HSEC_CTL_TX_ERR_PKT_MODE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE_HSEC_CTL_TX_ERR_PKT_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP
value|0x001E34D0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP_HSEC_CTL_TX_ETHERTYPE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP_HSEC_CTL_TX_ETHERTYPE_GPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP_HSEC_CTL_TX_ETHERTYPE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP
value|0x001E3510
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP_HSEC_CTL_TX_ETHERTYPE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP_HSEC_CTL_TX_ETHERTYPE_PPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP_HSEC_CTL_TX_ETHERTYPE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE
value|0x001E3020
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE_TX_FCS_INS_EN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE_TX_FCS_INS_EN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE_TX_FCS_INS_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP
value|0x001E3030
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP_HSEC_CTL_TX_FCS_STOMP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP_HSEC_CTL_TX_FCS_STOMP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP_HSEC_CTL_TX_FCS_STOMP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS
value|0x001E3040
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS_HSEC_CTL_TX_IGNORE_FCS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS_HSEC_CTL_TX_IGNORE_FCS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS_HSEC_CTL_TX_IGNORE_FCS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP
value|0x001E34E0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP_HSEC_CTL_TX_OPCODE_GPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP_HSEC_CTL_TX_OPCODE_GPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP_HSEC_CTL_TX_OPCODE_GPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP
value|0x001E3520
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP_HSEC_CTL_TX_OPCODE_PPP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP_HSEC_CTL_TX_OPCODE_PPP_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP_HSEC_CTL_TX_OPCODE_PPP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH
value|0x001E3010
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH_HSEC_CTL_TX_RDYOUT_THRESH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH_HSEC_CTL_TX_RDYOUT_THRESH_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH_HSEC_CTL_TX_RDYOUT_THRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK
value|0x001E3050
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK_HSEC_CTL_TX_TO_RX_LOOPBACK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK_HSEC_CTL_TX_TO_RX_LOOPBACK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK_HSEC_CTL_TX_TO_RX_LOOPBACK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII
value|0x001E3550
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LB_PHY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LB_PHY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_LB_PHY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_HI_TH_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_HI_TH_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_HSEC_CTL_XLGMII_HI_TH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LO_TH_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LO_TH_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_HSEC_CTL_XLGMII_LO_TH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_CTL_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_CTL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_CTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_DAT_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_DAT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_DAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWZL_DAT_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWZL_DAT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWZL_DAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_CTL_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_CTL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_CTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_DAT_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_DAT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_DAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWZL_DAT_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWZL_DAT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWZL_DAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_BYP_INP_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_RX_BYP_INP_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_HSEC_CTL_XLGMII_RX_BYP_INP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LB2TX_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_CTL_XLGMII_LB2TX_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_XLGMII_LB2TX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT
value|0x001E3540
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT_MAC_SINGLE_40G_PORT_SELECT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT_MAC_SINGLE_40G_PORT_SELECT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT_MAC_SINGLE_40G_PORT_SELECT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1
value|0x001E3560
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_DROP_US_PKTS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_DROP_US_PKTS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSECTL1_DROP_US_PKTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_PAD_US_PKT_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_PAD_US_PKT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSECTL1_PAD_US_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_TX_HYSTERESIS_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_TX_HYSTERESIS_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_HSECTL1_TX_HYSTERESIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_HYS_FLUSH_PKT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_HYS_FLUSH_PKT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSECTL1_HYS_FLUSH_PKT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_EN_SFD_CHECK_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_EN_SFD_CHECK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSECTL1_EN_SFD_CHECK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_EN_PREAMBLE_CHECK_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_HSECTL1_EN_PREAMBLE_CHECK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_HSECTL1_EN_PREAMBLE_CHECK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA
value|0x001E2420
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_EMPTY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_EMPTY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_EMPTY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_FULL_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_FULL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_FULL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_RF_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_RF_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_RF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_LF_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_LF_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_LF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_UP_PREV_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_UP_PREV_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_MAC_LINK_UP_PREV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_SPEED_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_SPEED_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_LINKSTA_MAC_LINK_SPEED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_UP_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_LINKSTA_MAC_LINK_UP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_LINKSTA_MAC_LINK_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC
value|0x001E24E0
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_LINK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_LINK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_FORCE_LINK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_PHY_LOOP_BACK_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_PHY_LOOP_BACK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_PHY_LOOP_BACK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWIZZLE_DATA_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWIZZLE_DATA_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_TX_SWIZZLE_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWAP_DATA_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWAP_DATA_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_TX_SWAP_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWAP_CTRL_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_TX_SWAP_CTRL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_TX_SWAP_CTRL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWIZZLE_DATA_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWIZZLE_DATA_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_RX_SWIZZLE_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWAP_DATA_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWAP_DATA_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_RX_SWAP_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWAP_CTRL_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_RX_SWAP_CTRL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_RX_SWAP_CTRL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FIFO_THRSHLD_HI_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FIFO_THRSHLD_HI_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_MACC_FIFO_THRSHLD_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FIFO_THRSHLD_LO_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FIFO_THRSHLD_LO_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_MACC_FIFO_THRSHLD_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_LEGACY_RSRVD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_LEGACY_RSRVD_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_MACC_LEGACY_RSRVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_FAULT_STATE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_FAULT_STATE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_MASK_FAULT_STATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_XGMII_IF_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_XGMII_IF_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_MACC_MASK_XGMII_IF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_LINK_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_MASK_LINK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_MASK_LINK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_SPEED_VALUE_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_SPEED_VALUE_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_MACC_FORCE_SPEED_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_SPEED_EN_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_MACC_FORCE_SPEED_EN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_MACC_FORCE_SPEED_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PAP
value|0x001E2040
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PAP_TXPAUSECNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PAP_TXPAUSECNT_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_PAP_TXPAUSECNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PAP_PACE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PAP_PACE_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_PAP_PACE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1
value|0x0008C600
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANACK2_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANACK2_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_ANACK2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANSF_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANSF_MASK
value|I40E_MASK(0x1F, I40E_PRTMAC_PCS_AN_CONTROL1_ANSF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_D10GMP_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_D10GMP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_D10GMP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_RATD_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_RATD_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_RATD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXAT_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXAT_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_PCS_AN_CONTROL1_ANRXAT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXDM_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXDM_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_ANRXDM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXLM_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANRXLM_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_ANRXLM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANPDT_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_ANPDT_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_AN_CONTROL1_ANPDT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_RF_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_RF_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL1_RF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_PB_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL1_PB_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_AN_CONTROL1_PB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2
value|0x0008C620
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_AN_PAGE_D_LOW_OVRD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_AN_PAGE_D_LOW_OVRD_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_PCS_AN_CONTROL2_AN_PAGE_D_LOW_OVRD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_RSVD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_RSVD_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_AN_CONTROL2_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_DDPT_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_DDPT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_DDPT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_AAPLL_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_AAPLL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_AAPLL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_ANAPO_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_ANAPO_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_AN_CONTROL2_ANAPO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_LH1GSI_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_LH1GSI_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_LH1GSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_LH1GAI_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_LH1GAI_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_LH1GAI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FANAS_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FANAS_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_PCS_AN_CONTROL2_FANAS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FASM_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FASM_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_AN_CONTROL2_FASM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_PDD_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_PDD_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_PDD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FEC_FORCE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL2_FEC_FORCE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL2_FEC_FORCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4
value|0x0008C660
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED0_MASK
value|I40E_MASK(0x1FFF, I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_VALUE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_VALUE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_RESULT_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_RESULT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_RESULT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_VALUE_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_VALUE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_RESULT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_RESULT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_RESULT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_VALUE_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_VALUE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_RESULT_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_RESULT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_RESULT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_VALUE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_VALUE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_VALUE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_RESULT_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_RESULT_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_RESULT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED1_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED1_MASK
value|I40E_MASK(0x7FF, I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL
value|0x0008C260
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_40G_R_TYPE_SELECTION_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_40G_R_TYPE_SELECTION_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_LINK_CTRL_PMD_40G_R_TYPE_SELECTION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_R_TYPE_SELECTION_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_R_TYPE_SELECTION_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_R_TYPE_SELECTION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_X_TYPE_SELECTION_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_X_TYPE_SELECTION_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_X_TYPE_SELECTION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION0_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION0_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_SPEED_SELECTION_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_SPEED_SELECTION_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_PCS_LINK_CTRL_SPEED_SELECTION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION1_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION1_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_AN_CLAUSE_37_ENABLE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_AN_CLAUSE_37_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_AN_CLAUSE_37_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_FEC_CAPABILITY_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_FEC_CAPABILITY_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_LINK_CTRL_FEC_CAPABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX_ABILITY_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KX_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX4_ABILITY_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX4_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KX4_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR_ABILITY_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KR_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR4_ABILITY_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR4_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KR4_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_CR4_ABILITY_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_CR4_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_CR4_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR2_ABILITY_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR2_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KR2_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_POWER_DOWN_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_POWER_DOWN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_POWER_DOWN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX_EEE_ABILITY_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX_EEE_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KX_EEE_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX4_EEE_ABILITY_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KX4_EEE_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KX4_EEE_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR_EEE_ABILITY_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_KR_EEE_ABILITY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_KR_EEE_ABILITY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_AUTO_NEG_ENABLE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_AUTO_NEG_ENABLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_AUTO_NEG_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_FORCE_LINK_UP_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_FORCE_LINK_UP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_FORCE_LINK_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_RESTART_AUTO_NEG_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_CTRL_RESTART_AUTO_NEG_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_CTRL_RESTART_AUTO_NEG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1
value|0x0008C200
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_1G_MODE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_1G_MODE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_1G_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_0_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_0_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_1_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_1_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_2_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_2_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_3_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_3_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_COMBINED_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_COMBINED_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_COMBINED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE0_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE0_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE1_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE1_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE2_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE2_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE3_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE3_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_AN_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_AN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_AN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_X4_PARALLEL_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_X4_PARALLEL_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_X4_PARALLEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_FEC_10G_ENABLED_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_FEC_10G_ENABLED_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_FEC_10G_ENABLED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_40G_BASE_R4_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_40G_BASE_R4_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_40G_BASE_R4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_R1_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_R1_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_R1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1G_SGMII_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1G_SGMII_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1G_SGMII_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_MODE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_MODE_MASK
value|I40E_MASK(0x3, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_SPEED_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_SPEED_MASK
value|I40E_MASK(0x7, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_SPEED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_UP_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_LINK_UP_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_LINK_UP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_AN_COMPLETED_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_AN_COMPLETED_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_AN_COMPLETED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_PCS_READY_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_PCS_READY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_PCS_READY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_MAC_READY_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS1_MAC_READY_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS1_MAC_READY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2
value|0x0008C220
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_SIGNAL_DETECTED_FEC_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_SIGNAL_DETECTED_FEC_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_SIGNAL_DETECTED_FEC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_FEC_BLOCK_LOCK_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_FEC_BLOCK_LOCK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_FEC_BLOCK_LOCK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_KR_HI_BERR_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_KR_HI_BERR_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_KR_HI_BERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_KR_10G_PCS_LCOK_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_KR_10G_PCS_LCOK_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_KR_10G_PCS_LCOK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_AN_NEXT_PAGE_RECEIVED_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_AN_NEXT_PAGE_RECEIVED_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_AN_NEXT_PAGE_RECEIVED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_AN_PAGE_RECEIVED_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_AN_PAGE_RECEIVED_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_AN_PAGE_RECEIVED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_LINK_STATUS_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_LINK_STATUS_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_LINK_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_10G_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_10G_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_10G_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_1G_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_1G_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_1G_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_BP_AN_RECEIVER_IDLE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_LINK_STATUS2_BP_AN_RECEIVER_IDLE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_PCS_LINK_STATUS2_BP_AN_RECEIVER_IDLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KR
value|0x0008C000
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KR_PCS_MUX_KR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KR_PCS_MUX_KR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_PCS_MUX_KR_PCS_MUX_KR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KX
value|0x0008C008
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KX_PCS_MUX_KX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PCS_MUX_KX_PCS_MUX_KX_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_PCS_MUX_KX_PCS_MUX_KX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_ADD
value|0x000A4038
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_ADD_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_ADD_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_PRTMAC_PHY_ANA_ADD_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_ADD_BYTE_EN_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_ADD_BYTE_EN_MASK
value|I40E_MASK(0xF, I40E_PRTMAC_PHY_ANA_ADD_BYTE_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_DATA
value|0x000A403c
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_DATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PHY_ANA_DATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_PHY_ANA_DATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KR
value|0x0008C004
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KR_PMD_MUX_KR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KR_PMD_MUX_KR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_PMD_MUX_KR_PMD_MUX_KR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KX
value|0x0008C00C
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KX_PMD_MUX_KX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_PMD_MUX_KX_PMD_MUX_KX_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_PMD_MUX_KX_PMD_MUX_KX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG
value|0x001E2160
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_ILGLCODETXERRTST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_ILGLCODETXERRTST_MASK
value|I40E_MASK(0xFF, I40E_PRTMAC_TREG_ILGLCODETXERRTST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_CTRLTXERRTST_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_CTRLTXERRTST_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_TREG_CTRLTXERRTST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_TXXGMIITSTMODE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_TXXGMIITSTMODE_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_TREG_TXXGMIITSTMODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_BUSYIDLCODE_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_BUSYIDLCODE_MASK
value|I40E_MASK(0xFF, I40E_PRTMAC_TREG_BUSYIDLCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_BUSYIDLEN_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_PRTMAC_TREG_BUSYIDLEN_MASK
value|I40E_MASK(0x1, I40E_PRTMAC_TREG_BUSYIDLEN_SHIFT)
end_define

begin_comment
comment|/* PF - Manageability  Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_TCO_ISOLATE
value|0x00078E80
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_TCO_ISOLATE_EMP_TCO_ISOLATE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_TCO_ISOLATE_EMP_TCO_ISOLATE_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_TCO_ISOLATE_EMP_TCO_ISOLATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR
value|0x00083240
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_ADDR_MASK
value|I40E_MASK(0x1FFFFF, I40E_GL_MNG_FRIACR_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_WR_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_WR_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_FRIACR_WR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_RD_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIACR_RD_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_FRIACR_RD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARDR
value|0x00083248
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARDR_RDATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARDR_RDATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_MNG_FRIARDR_RDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARR
value|0x0008324C
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARR_HALT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARR_HALT_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_FRIARR_HALT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARR_RST_EN_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIARR_RST_EN_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_FRIARR_RST_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIAWDR
value|0x00083244
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIAWDR_WDATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_FRIAWDR_WDATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_MNG_FRIAWDR_WDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM
value|0x00083040
end_define

begin_comment
comment|/* Reset: EMPR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_0_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_RRDFM_RMII_DBG_FIL_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_1_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_RRDFM_RMII_DBG_FIL_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_2_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_RRDFM_RMII_DBG_FIL_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_3_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GL_MNG_RRDFM_RMII_DBG_FIL_3_MASK
value|I40E_MASK(0x1, I40E_GL_MNG_RRDFM_RMII_DBG_FIL_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PL_THR
value|0x00269FDC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_PL_THR_PIPE_LIMIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PL_THR_PIPE_LIMIT_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PL_THR_PIPE_LIMIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR
value|0x00269FBC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_UP_THR_UP_PORT_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_1_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_1_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_UP_THR_UP_PORT_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_2_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_2_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_UP_THR_UP_PORT_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_3_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PM_UP_THR_UP_PORT_3_MASK
value|I40E_MASK(0xFF, I40E_GL_SWR_PM_UP_THR_UP_PORT_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MNG_FTFT_IGNORETAGS
value|0x00085280
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_0_MASK
value|I40E_MASK(0x1, I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_MASK
value|I40E_MASK(0xFF, I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_SHIFT)
end_define

begin_comment
comment|/* PF - MSI-X Table Registers  */
end_comment

begin_comment
comment|/* PF - NVM Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCNT
value|0x000B6128
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCNT_RDCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCNT_RDCNT_MASK
value|I40E_MASK(0x1FFFFFF, I40E_EMPNVM_FLCNT_RDCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCNT_ABORT_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCNT_ABORT_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_FLCNT_ABORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL
value|0x000B6120
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_ADDR_MASK
value|I40E_MASK(0xFFFFFF, I40E_EMPNVM_FLCTL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_CMD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_CMD_MASK
value|I40E_MASK(0x3, I40E_EMPNVM_FLCTL_CMD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_CMDV_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_CMDV_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_FLCTL_CMDV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_FLBUSY_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_FLBUSY_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_FLCTL_FLBUSY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_DONE_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_DONE_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_FLCTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_GLDONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLCTL_GLDONE_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_FLCTL_GLDONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLDATA
value|0x000B6124
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLDATA_FLMNGDATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_FLDATA_FLMNGDATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMPNVM_FLDATA_FLMNGDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL
value|0x000B6118
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_ADDR_MASK
value|I40E_MASK(0x7FFF, I40E_EMPNVM_SRCTL_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_START_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_START_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_START_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_WRITE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_WRITE_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_WRITE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_SRBUSY_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_SRBUSY_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_SRBUSY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_TRANS_ABORTED_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_TRANS_ABORTED_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_TRANS_ABORTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_DEFERAL_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_DEFERAL_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_DEFERAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_SR_LOAD_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_SR_LOAD_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_SR_LOAD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRCTL_DONE_MASK
value|I40E_MASK(0x1, I40E_EMPNVM_SRCTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRDATA
value|0x000B611C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRDATA_WRDATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRDATA_WRDATA_MASK
value|I40E_MASK(0xFFFF, I40E_EMPNVM_SRDATA_WRDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRDATA_RDDATA_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMPNVM_SRDATA_RDDATA_MASK
value|I40E_MASK(0xFFFF, I40E_EMPNVM_SRDATA_RDDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ALTIMERS
value|0x000B6140
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ALTIMERS_PCI_ALTIMER_MASK
value|I40E_MASK(0xFFF, I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ALTIMERS_GEN_ALTIMER_MASK
value|I40E_MASK(0xFFFFF, I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPLD
value|0x000B610C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPLD_EMP_CORE_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPLD_EMP_CORE_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_EMPLD_EMP_CORE_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPLD_EMP_GLOBAL_DONE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPLD_EMP_GLOBAL_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_EMPLD_EMP_GLOBAL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPRQ
value|0x000B613C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPRQ_EMP_CORE_REQD_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPRQ_EMP_CORE_REQD_MASK
value|I40E_MASK(0x1, I40E_GLNVM_EMPRQ_EMP_CORE_REQD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPRQ_EMP_GLOBAL_REQD_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_EMPRQ_EMP_GLOBAL_REQD_MASK
value|I40E_MASK(0x1, I40E_GLNVM_EMPRQ_EMP_GLOBAL_REQD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD
value|0x000B600C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIR_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIR_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_PCIR_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIRTL_DONE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIRTL_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_PCIRTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_LCB_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_LCB_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_LCB_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_CORE_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_CORE_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_CORE_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_GLOBAL_DONE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_GLOBAL_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_GLOBAL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_POR_DONE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_POR_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_POR_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIE_ANA_DONE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIE_ANA_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_PCIE_ANA_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PHY_ANA_DONE_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PHY_ANA_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_PHY_ANA_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_EMP_DONE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_EMP_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_EMP_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIALT_DONE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_SRLD_HW_PCIALT_DONE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_SRLD_HW_PCIALT_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT
value|0x000B6154
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIR_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIRTL_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_LCB_AE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_LCB_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_LCB_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_CORE_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_GLOBAL_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_POR_AE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_POR_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_POR_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_EMP_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLNVM_ULT_CONF_PCIALT_AE_MASK
value|I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE
value|0x000B6004
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_CMLAN_INIT_DONE_GATE_AL_DONE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_CMLAN_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_CMLAN_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_PMAT_INIT_DONE_GATE_AL_DONE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_PMAT_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_PMAT_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RCU_INIT_DONE_GATE_AL_DONE_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RCU_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_RCU_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TDPU_INIT_DONE_GATE_AL_DONE_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TDPU_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_TDPU_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TLAN_INIT_DONE_GATE_AL_DONE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TLAN_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_TLAN_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RLAN_INIT_DONE_GATE_AL_DONE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RLAN_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_RLAN_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RDPU_INIT_DONE_GATE_AL_DONE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RDPU_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_RDPU_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_PPRS_INIT_DONE_GATE_AL_DONE_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_PPRS_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_PPRS_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RPB_INIT_DONE_GATE_AL_DONE_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RPB_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_RPB_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TPB_INIT_DONE_GATE_AL_DONE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TPB_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_TPB_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_FOC_INIT_DONE_GATE_AL_DONE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_FOC_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_FOC_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TSCD_INIT_DONE_GATE_AL_DONE_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TSCD_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_TSCD_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TCB_INIT_DONE_GATE_AL_DONE_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_TCB_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_TCB_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RCB_INIT_DONE_GATE_AL_DONE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_RCB_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_RCB_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_WUC_INIT_DONE_GATE_AL_DONE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_WUC_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_WUC_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_STAT_INIT_DONE_GATE_AL_DONE_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_STAT_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_STAT_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_ITR_INIT_DONE_GATE_AL_DONE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_DONE_ITR_INIT_DONE_GATE_AL_DONE_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_DONE_ITR_INIT_DONE_GATE_AL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR
value|0x000B6000
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_CMLAN_INIT_DONE_GATE_AL_STRT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_CMLAN_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_CMLAN_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_PMAT_INIT_DONE_GATE_AL_STRT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_PMAT_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_PMAT_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RCU_INIT_DONE_GATE_AL_STRT_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RCU_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_RCU_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TDPU_INIT_DONE_GATE_AL_STRT_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TDPU_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_TDPU_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TLAN_INIT_DONE_GATE_AL_STRT_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TLAN_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_TLAN_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RLAN_INIT_DONE_GATE_AL_STRT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RLAN_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_RLAN_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RDPU_INIT_DONE_GATE_AL_STRT_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RDPU_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_RDPU_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_PPRS_INIT_DONE_GATE_AL_STRT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_PPRS_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_PPRS_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RPB_INIT_DONE_GATE_AL_STRT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RPB_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_RPB_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TPB_INIT_DONE_GATE_AL_STRT_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TPB_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_TPB_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_FOC_INIT_DONE_GATE_AL_STRT_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_FOC_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_FOC_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TSCD_INIT_DONE_GATE_AL_STRT_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TSCD_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_TSCD_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TCB_INIT_DONE_GATE_AL_STRT_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_TCB_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_TCB_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RCB_INIT_DONE_GATE_AL_STRT_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_RCB_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_RCB_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_WUC_INIT_DONE_GATE_AL_STRT_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_WUC_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_WUC_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_STAT_INIT_DONE_GATE_AL_STRT_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_STAT_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_STAT_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_ITR_INIT_DONE_GATE_AL_STRT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_MEM_INIT_GATE_AL_STR_ITR_INIT_DONE_GATE_AL_STRT_MASK
value|I40E_MASK(0x1, I40E_MEM_INIT_GATE_AL_STR_ITR_INIT_DONE_GATE_AL_STRT_SHIFT)
end_define

begin_comment
comment|/* PF - PCIe Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA
value|0x0009C4D0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_ADDRESS_MASK
value|I40E_MASK(0xFFF, I40E_EMP_PCI_CIAA_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_FNUM_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_FNUM_MASK
value|I40E_MASK(0x7F, I40E_EMP_PCI_CIAA_FNUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_PF_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAA_PF_MASK
value|I40E_MASK(0x1, I40E_EMP_PCI_CIAA_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAD
value|0x0009C4D4
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAD_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_PCI_CIAD_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_PCI_CIAD_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PCI_DBGCTL
value|0x000BE4F4
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PCI_DBGCTL_CONFIG_ACCESS_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PCI_DBGCTL_CONFIG_ACCESS_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PCI_DBGCTL_CONFIG_ACCESS_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWPFRSTAT
value|0x0009C4E8
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_FWPFRSTAT_PF_FLR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWPFRSTAT_PF_FLR_MASK
value|I40E_MASK(0xFFFF, I40E_GLGEN_FWPFRSTAT_PF_FLR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWVFRSTAT
parameter_list|(
name|_i
parameter_list|)
value|(0x0009C4D8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_FWVFRSTAT_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWVFRSTAT_VF_FLR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_FWVFRSTAT_VF_FLR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLGEN_FWVFRSTAT_VF_FLR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_PCI
value|0x000BE4A0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_PCI_PCIPFCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_PCI_PCIPFCNT_MASK
value|I40E_MASK(0x1F, I40E_GLGEN_PCIFCNCNT_PCI_PCIPFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_PCI_PCIVFCNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLGEN_PCIFCNCNT_PCI_PCIVFCNT_MASK
value|I40E_MASK(0xFF, I40E_GLGEN_PCIFCNCNT_PCI_PCIVFCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_ADD
value|0x000BA000
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_ADD_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_ADD_ADDRESS_MASK
value|I40E_MASK(0xFFFF, I40E_GLPCI_ANA_ADD_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_ADD_BYTE_EN_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_ADD_BYTE_EN_MASK
value|I40E_MASK(0xF, I40E_GLPCI_ANA_ADD_BYTE_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_DATA
value|0x000BA004
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_DATA_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_ANA_DATA_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_ANA_DATA_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD
value|0x0009C4C0
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_ADDRESS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_ADDRESS_MASK
value|I40E_MASK(0x3FFFF, I40E_GLPCI_LCBADD_ADDRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_BLOCK_ID_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_BLOCK_ID_MASK
value|I40E_MASK(0x7FF, I40E_GLPCI_LCBADD_BLOCK_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_LOCK_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBADD_LOCK_MASK
value|I40E_MASK(0x1, I40E_GLPCI_LCBADD_LOCK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBDATA
value|0x0009C4C4
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBDATA_LCB_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_LCBDATA_LCB_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPCI_LCBDATA_LCB_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST1
value|0x000BE488
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST1_IGNORE_RID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST1_IGNORE_RID_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PCITEST1_IGNORE_RID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST1_V_MSIX_EN_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST1_V_MSIX_EN_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PCITEST1_V_MSIX_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST2
value|0x000BE4BC
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST2_IOV_TEST_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST2_IOV_TEST_MODE_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PCITEST2_IOV_TEST_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST2_TAG_ALLOC_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PCITEST2_TAG_ALLOC_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PCITEST2_TAG_ALLOC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL
value|0x000BE480
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DISABLE_READ_HINT_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DISABLE_READ_HINT_MASK
value|I40E_MASK(0x1, I40E_GLTPH_CTRL_DISABLE_READ_HINT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DESC_PH_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DESC_PH_MASK
value|I40E_MASK(0x3, I40E_GLTPH_CTRL_DESC_PH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DATA_PH_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_DATA_PH_MASK
value|I40E_MASK(0x3, I40E_GLTPH_CTRL_DATA_PH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_TPH_AUTOLEARN_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLTPH_CTRL_TPH_AUTOLEARN_MASK
value|I40E_MASK(0x1, I40E_GLTPH_CTRL_TPH_AUTOLEARN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE
value|0x000BE380
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_PCIE_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_PCIE_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PCIE_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_PCIE_VALID_SHIFT)
end_define

begin_comment
comment|/* PF - Power Management Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT
value|0x000BE4E4
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF0_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF1_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF1_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF2_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF2_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF3_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF3_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF4_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF4_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF5_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF5_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF6_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF6_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF7_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF7_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF8_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF8_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF8_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF9_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF9_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF9_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF10_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF10_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF10_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF11_SHIFT
value|11
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF11_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF11_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF12_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF12_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF12_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF13_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF13_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF13_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF14_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF14_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF14_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF15_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF15_MASK
value|I40E_MASK(0x1, I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF15_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_ENC
value|0x000881F0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_ENC_DMACENTRY_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_ENC_DMACENTRY_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPM_DMAC_ENC_DMACENTRY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_EXC
value|0x000881FC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_EXC_DMACTIMEREXIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_EXC_DMACTIMEREXIT_MASK
value|I40E_MASK(0xFFFF, I40E_GLPM_DMAC_EXC_DMACTIMEREXIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_EXC_DMAIMMEXIT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMAC_EXC_DMAIMMEXIT_MASK
value|I40E_MASK(0xFFFF, I40E_GLPM_DMAC_EXC_DMAIMMEXIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR
value|0x000881F4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_DMACWT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_DMACWT_MASK
value|I40E_MASK(0xFFFF, I40E_GLPM_DMACR_DMACWT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_EXIT_DC_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_EXIT_DC_MASK
value|I40E_MASK(0x1, I40E_GLPM_DMACR_EXIT_DC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_LX_COALESCING_INDICATION_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_LX_COALESCING_INDICATION_MASK
value|I40E_MASK(0x1, I40E_GLPM_DMACR_LX_COALESCING_INDICATION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_DMAC_EN_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMACR_DMAC_EN_MASK
value|I40E_MASK(0x1, I40E_GLPM_DMACR_DMAC_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTH
value|0x000AC7E4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTH_DMACRXT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTH_DMACRXT_MASK
value|I40E_MASK(0x3FF, I40E_GLPM_DMCTH_DMACRXT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTLX
value|0x000881F8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTLX_TTLX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_DMCTLX_TTLX_MASK
value|I40E_MASK(0xFFF, I40E_GLPM_DMCTLX_TTLX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU
value|0x001E4340
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_DTW_MIN_1000_BASE_T_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_DTW_MIN_1000_BASE_T_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_DTW_MIN_1000_BASE_T_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_DTW_MIN_100_BASE_TX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_DTW_MIN_100_BASE_TX_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_DTW_MIN_100_BASE_TX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT
value|0x001E4344
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_1000_BASE_KX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_1000_BASE_KX_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_EXT_DTW_MIN_1000_BASE_KX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KX4_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KX4_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KX4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KR_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KR_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_T_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_T_MASK
value|I40E_MASK(0xFF, I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_T_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC
value|0x000BE500
end_define

begin_comment
comment|/* Reset: PCIR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_SLTRV_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_SLTRV_MASK
value|I40E_MASK(0x3FF, I40E_GLPM_LTRC_SLTRV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_SSCALE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_SSCALE_MASK
value|I40E_MASK(0x7, I40E_GLPM_LTRC_SSCALE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTRS_REQUIREMENT_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTRS_REQUIREMENT_MASK
value|I40E_MASK(0x1, I40E_GLPM_LTRC_LTRS_REQUIREMENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_NSLTRV_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_NSLTRV_MASK
value|I40E_MASK(0x3FF, I40E_GLPM_LTRC_NSLTRV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_NSSCALE_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_NSSCALE_MASK
value|I40E_MASK(0x7, I40E_GLPM_LTRC_NSSCALE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTR_SEND_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTR_SEND_MASK
value|I40E_MASK(0x1, I40E_GLPM_LTRC_LTR_SEND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTRNS_REQUIREMENT_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLPM_LTRC_LTRNS_REQUIREMENT_MASK
value|I40E_MASK(0x1, I40E_GLPM_LTRC_LTRNS_REQUIREMENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPM_EEEDBG
value|0x001E4420
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPM_EEEDBG_FORCE_TLPI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPM_EEEDBG_FORCE_TLPI_MASK
value|I40E_MASK(0x1, I40E_PRTPM_EEEDBG_FORCE_TLPI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTPM_HPTC
value|0x000AC800
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTPM_HPTC_HIGH_PRI_TC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTPM_HPTC_HIGH_PRI_TC_MASK
value|I40E_MASK(0xFF, I40E_PRTPM_HPTC_HIGH_PRI_TC_SHIFT)
end_define

begin_comment
comment|/* PF - Receive Packet Buffer Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_DHWS
value|0x000AC820
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_DHWS_DHW_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_DHWS_DHW_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_DHWS_DHW_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_DLWS
value|0x000AC824
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_DLWS_DLW_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_DLWS_DLW_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_DLWS_DLW_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_GFC
value|0x000AC82C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_GFC_GFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_GFC_GFC_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_GFC_GFC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_GPC
value|0x000AC838
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_GPC_GPC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_GPC_GPC_MASK
value|I40E_MASK(0x3FFF, I40E_GLRPB_GPC_GPC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTL
value|0x000AC83C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTL_LTRTL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTL_LTRTL_MASK
value|I40E_MASK(0x3FF, I40E_GLRPB_LTRTL_LTRTL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTV
value|0x000AC840
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTV_LTRTV_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_LTRTV_LTRTV_MASK
value|I40E_MASK(0x3FF, I40E_GLRPB_LTRTV_LTRTV_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SHTS
value|0x000AC84C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_SHTS_SHT_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SHTS_SHT_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_SHTS_SHT_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SHWS
value|0x000AC850
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_SHWS_SHW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SHWS_SHW_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_SHWS_SHW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SLTS
value|0x000AC854
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_SLTS_SLT_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SLTS_SLT_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_SLTS_SLT_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SLWS
value|0x000AC858
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_SLWS_SLW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SLWS_SLW_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_SLWS_SLW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SPSS
value|0x000AC85C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLRPB_SPSS_SPS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLRPB_SPSS_SPS_MASK
value|I40E_MASK(0xFFFFF, I40E_GLRPB_SPSS_SPS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_DFC
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC000 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_DFC_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_DFC_DFC_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_DFC_DFC_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTRPB_DFC_DFC_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_PFC
value|0x000AC420
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_PFC_PFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_PFC_PFC_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTRPB_PFC_PFC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC
value|0x000AC440
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP0TC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP0TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP0TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP1TC_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP1TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP1TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP2TC_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP2TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP2TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP3TC_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP3TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP3TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP4TC_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP4TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP4TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP5TC_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP5TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP5TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP6TC_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP6TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP6TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP7TC_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_RUP2TC_UP7TC_MASK
value|I40E_MASK(0x7, I40E_PRTRPB_RUP2TC_UP7TC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_SFC
value|0x000AC460
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_SFC_SFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_SFC_SFC_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTRPB_SFC_SFC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_SOC
parameter_list|(
name|_i
parameter_list|)
value|(0x000AC6C0 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_SOC_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_SOC_SOC_TCN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_SOC_SOC_TCN_MASK
value|I40E_MASK(0xFFFFF, I40E_PRTRPB_SOC_SOC_TCN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_TC2PFC
value|0x000AC200
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTRPB_TC2PFC_TC2PFC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTRPB_TC2PFC_TC2PFC_MASK
value|I40E_MASK(0xFF, I40E_PRTRPB_TC2PFC_TC2PFC_SHIFT)
end_define

begin_comment
comment|/* PF - Rx Filters Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM
parameter_list|(
name|_i
parameter_list|)
value|(0x00269760 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_FV_BYTE_INDX_MASK
value|I40E_MASK(0x7F, I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_RULE_BUS_INDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_MSK_ENA_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRS_FVBM_MSK_ENA_MASK
value|I40E_MASK(0x1, I40E_GL_PRS_FVBM_MSK_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FCOEQCNT
value|0x0010C438
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FCOEQCNT_FCOE_DDP_CNT_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_FCOEQCNT_FCOE_DDP_CNT_MASK
value|I40E_MASK(0x3FF, I40E_GLCM_LAN_FCOEQCNT_FCOE_DDP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_LANQCNT
value|0x0010C434
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_LANQCNT_LANTX_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_LANQCNT_LANTX_CNT_MASK
value|I40E_MASK(0x3FF, I40E_GLCM_LAN_LANQCNT_LANTX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_LANQCNT_LANRX_CNT_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLCM_LAN_LANQCNT_LANRX_CNT_MASK
value|I40E_MASK(0x3FF, I40E_GLCM_LAN_LANQCNT_LANRX_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL
value|0x000AA000
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_FD_ALLOCATION_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_FD_ALLOCATION_MASK
value|I40E_MASK(0x3, I40E_GLFOC_CACHE_CTL_FD_ALLOCATION_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_SCALE_FACTOR_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_SCALE_FACTOR_MASK
value|I40E_MASK(0x3, I40E_GLFOC_CACHE_CTL_SCALE_FACTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_EN_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_EN_MASK
value|I40E_MASK(0x1, I40E_GLFOC_CACHE_CTL_DBGMUX_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_LO_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_LO_MASK
value|I40E_MASK(0x1F, I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_LO_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_HI_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_HI_MASK
value|I40E_MASK(0x1F, I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_HI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FSTAT
value|0x000AA004
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLFOC_FSTAT_PE_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FSTAT_PE_CNT_MASK
value|I40E_MASK(0x7FF, I40E_GLFOC_FSTAT_PE_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FSTAT_FC_CNT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLFOC_FSTAT_FC_CNT_MASK
value|I40E_MASK(0x7FF, I40E_GLFOC_FSTAT_FC_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_INSET
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x002695A0 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FC_INSET_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_INSET_INSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_INSET_INSET_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_FC_INSET_INSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x002690C0 + ((_i) * 4 + (_j) * 16))
end_define

begin_comment
comment|/* _i=0...3, _j=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_GLQF_FC_MSK_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FC_MSK_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GLQF_FC_MSK_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE
parameter_list|(
name|_i
parameter_list|)
value|(0x00269520 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE_PCTYPE_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE_PCTYPE_INDEX_MASK
value|I40E_MASK(0x3F, I40E_GLQF_FCTYPE_PCTYPE_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE_PCTYPE_ENA_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FCTYPE_PCTYPE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLQF_FCTYPE_PCTYPE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00267200 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_GLQF_FD_MSK_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FD_MSK_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GLQF_FD_MSK_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_1
value|0x00269BB4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_1_BUCKETCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_1_BUCKETCNT_MASK
value|I40E_MASK(0x3FFF, I40E_GLQF_FDCNT_1_BUCKETCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_2
value|0x00269BBC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_2_HITSBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_2_HITSBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_FDCNT_2_HITSBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_3
value|0x00269BC4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_3_HITLBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDCNT_3_HITLBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_FDCNT_3_HITLBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDENA
parameter_list|(
name|_i
parameter_list|)
value|(0x002698A8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_FDENA_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDENA_FD_ENA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_FDENA_FD_ENA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_FDENA_FD_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_INSET
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00267600 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_INSET_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_INSET_INSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_INSET_INSET_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_HASH_INSET_INSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00267A00 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_GLQF_HASH_MSK_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_HASH_MSK_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GLQF_HASH_MSK_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT
parameter_list|(
name|_i
parameter_list|)
value|(0x00268900 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_MAX_INDEX
value|63
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_PIT_INDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_PIT_INDX_MASK
value|I40E_MASK(0x1F, I40E_GLQF_ORT_PIT_INDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_FIELD_CNT_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_FIELD_CNT_MASK
value|I40E_MASK(0x3, I40E_GLQF_ORT_FIELD_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_ORT_FLX_PAYLOAD_MASK
value|I40E_MASK(0x1, I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_INSET
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00269140 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PE_INSET_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_INSET_INSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_INSET_INSET_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_PE_INSET_INSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x002691C0 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_GLQF_PE_MSK_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PE_MSK_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GLQF_PE_MSK_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_0
value|0x00269FA4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_0_PROG_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_0_PROG_CNT_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PECNT_0_PROG_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1
value|0x00269FAC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_ADD_OK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_ADD_OK_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PECNT_1_ADD_OK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_ADD_FAIL_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_ADD_FAIL_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PECNT_1_ADD_FAIL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_REMOVE_OK_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_REMOVE_OK_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PECNT_1_REMOVE_OK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_REMOVE_FAIL_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PECNT_1_REMOVE_FAIL_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PECNT_1_REMOVE_FAIL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE
parameter_list|(
name|_i
parameter_list|)
value|(0x00269560 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE_PCTYPE_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE_PCTYPE_INDEX_MASK
value|I40E_MASK(0x3F, I40E_GLQF_PETYPE_PCTYPE_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE_PCTYPE_ENA_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PETYPE_PCTYPE_ENA_MASK
value|I40E_MASK(0x1, I40E_GLQF_PETYPE_PCTYPE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT
parameter_list|(
name|_i
parameter_list|)
value|(0x00268C80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...23 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_MAX_INDEX
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_SOURCE_OFF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_SOURCE_OFF_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PIT_SOURCE_OFF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_FSIZE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_FSIZE_MASK
value|I40E_MASK(0x1F, I40E_GLQF_PIT_FSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_DEST_OFF_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PIT_DEST_OFF_MASK
value|I40E_MASK(0x3F, I40E_GLQF_PIT_DEST_OFF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00268200 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_PROT_LAYER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_PROT_LAYER_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_PTYPE_PROT_LAYER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_ENA
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00268600 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_ENA_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_ENA_PROT_LAYER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLQF_PTYPE_ENA_PROT_LAYER_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLQF_PTYPE_ENA_PROT_LAYER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT
value|0x000C0700
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PEHSIZE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PEHSIZE_MASK
value|I40E_MASK(0x1F, I40E_PFQF_CTL_0_PMAT_PEHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PEDSIZE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PEDSIZE_MASK
value|I40E_MASK(0x1F, I40E_PFQF_CTL_0_PMAT_PEDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PFFCHSIZE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PFFCHSIZE_MASK
value|I40E_MASK(0xF, I40E_PFQF_CTL_0_PMAT_PFFCHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PFFCDSIZE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_PFFCDSIZE_MASK
value|I40E_MASK(0x3, I40E_PFQF_CTL_0_PMAT_PFFCDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_HASHLUTSIZE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_HASHLUTSIZE_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_PMAT_HASHLUTSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_FD_ENA_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_FD_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_PMAT_FD_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_ETYPE_ENA_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_ETYPE_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_PMAT_ETYPE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_MACVLAN_ENA_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_MACVLAN_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_PMAT_MACVLAN_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_VFFCHSIZE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_VFFCHSIZE_MASK
value|I40E_MASK(0xF, I40E_PFQF_CTL_0_PMAT_VFFCHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_VFFCDSIZE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_PMAT_VFFCDSIZE_MASK
value|I40E_MASK(0x3, I40E_PFQF_CTL_0_PMAT_VFFCDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU
value|0x00245C80
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PEHSIZE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PEHSIZE_MASK
value|I40E_MASK(0x1F, I40E_PFQF_CTL_0_RCU_PEHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PEDSIZE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PEDSIZE_MASK
value|I40E_MASK(0x1F, I40E_PFQF_CTL_0_RCU_PEDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PFFCHSIZE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PFFCHSIZE_MASK
value|I40E_MASK(0xF, I40E_PFQF_CTL_0_RCU_PFFCHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PFFCDSIZE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_PFFCDSIZE_MASK
value|I40E_MASK(0x3, I40E_PFQF_CTL_0_RCU_PFFCDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_HASHLUTSIZE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_HASHLUTSIZE_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_RCU_HASHLUTSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_FD_ENA_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_FD_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_RCU_FD_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_ETYPE_ENA_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_ETYPE_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_RCU_ETYPE_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_MACVLAN_ENA_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_MACVLAN_ENA_MASK
value|I40E_MASK(0x1, I40E_PFQF_CTL_0_RCU_MACVLAN_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_VFFCHSIZE_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_VFFCHSIZE_MASK
value|I40E_MASK(0xF, I40E_PFQF_CTL_0_RCU_VFFCHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_VFFCDSIZE_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_CTL_0_RCU_VFFCDSIZE_MASK
value|I40E_MASK(0x3, I40E_PFQF_CTL_0_RCU_VFFCDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_DDPCNT
value|0x00246180
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_DDPCNT_DDP_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_DDPCNT_DDP_CNT_MASK
value|I40E_MASK(0x1FFF, I40E_PFQF_DDPCNT_DDP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_0
value|0x00245E80
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_0_BUCKETCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_0_BUCKETCNT_MASK
value|I40E_MASK(0x1FFF, I40E_PFQF_FCCNT_0_BUCKETCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_1
value|0x00245F80
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_1_HITSBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_1_HITSBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PFQF_FCCNT_1_HITSBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_2
value|0x00246080
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_2_HITLBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_FCCNT_2_HITLBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PFQF_FCCNT_2_HITLBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION
parameter_list|(
name|_i
parameter_list|)
value|(0x00245400 + ((_i) * 128))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_0_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_0_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_0_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_1_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_1_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_1_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_2_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_2_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_2_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_3_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_3_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_3_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_4_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_4_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_4_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_5_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_5_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_5_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_6_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_6_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_6_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_OVERRIDE_ENA_7_MASK
value|I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_7_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_HREGION_REGION_7_MASK
value|I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_0
value|0x00246480
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_0_BUCKETCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_0_BUCKETCNT_MASK
value|I40E_MASK(0x7FFFF, I40E_PFQF_PECNT_0_BUCKETCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_1
value|0x00246580
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_1_HITSBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_1_HITSBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PFQF_PECNT_1_HITSBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_2
value|0x00246680
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_2_HITLBCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_2_HITLBCNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PFQF_PECNT_2_HITLBCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_CNTX
value|0x0026CA80
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_CNTX_FLTCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFQF_PECNT_CNTX_FLTCNT_MASK
value|I40E_MASK(0x7FFFF, I40E_PFQF_PECNT_CNTX_FLTCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTQF_FD_INSET
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00250000 + ((_i) * 64 + (_j) * 32))
end_define

begin_comment
comment|/* _i=0...63, _j=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTQF_FD_INSET_MAX_INDEX
value|63
end_define

begin_define
define|#
directive|define
name|I40E_PRTQF_FD_INSET_INSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTQF_FD_INSET_INSET_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTQF_FD_INSET_INSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU
parameter_list|(
name|_VF
parameter_list|)
value|(0x00231C00 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_PEHSIZE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_PEHSIZE_MASK
value|I40E_MASK(0x1F, I40E_VPQF_CTL_RCU_PEHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_PEDSIZE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_PEDSIZE_MASK
value|I40E_MASK(0x1F, I40E_VPQF_CTL_RCU_PEDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_FCHSIZE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_FCHSIZE_MASK
value|I40E_MASK(0xF, I40E_VPQF_CTL_RCU_FCHSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_FCDSIZE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_CTL_RCU_FCDSIZE_MASK
value|I40E_MASK(0x3, I40E_VPQF_CTL_RCU_FCDSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT1
parameter_list|(
name|_VF
parameter_list|)
value|(0x00231400 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT1_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT1_DDP_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT1_DDP_CNT_MASK
value|I40E_MASK(0x1FFF, I40E_VPQF_DDPCNT1_DDP_CNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_FCCNT_0
parameter_list|(
name|_VF
parameter_list|)
value|(0x0026A400 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_FCCNT_0_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_FCCNT_0_BUCKETCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_FCCNT_0_BUCKETCNT_MASK
value|I40E_MASK(0x1FFF, I40E_VPQF_FCCNT_0_BUCKETCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_0
parameter_list|(
name|_VF
parameter_list|)
value|(0x0026B400 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_0_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_0_BUCKETCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_0_BUCKETCNT_MASK
value|I40E_MASK(0x7FFFF, I40E_VPQF_PECNT_0_BUCKETCNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_1
parameter_list|(
name|_VF
parameter_list|)
value|(0x0026BC00 + ((_VF) * 4))
end_define

begin_comment
comment|/* _i=0...127 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_1_MAX_INDEX
value|127
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_1_FLTCNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_PECNT_1_FLTCNT_MASK
value|I40E_MASK(0x7FFFF, I40E_VPQF_PECNT_1_FLTCNT_SHIFT)
end_define

begin_comment
comment|/* PF - Statistics Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCH
parameter_list|(
name|_i
parameter_list|)
value|(0x00300A44 + ((_i) * 8))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCH_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCH_AORCH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCH_AORCH_MASK
value|I40E_MASK(0xFFFF, I40E_GLPRT_AORCH_AORCH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCL
parameter_list|(
name|_i
parameter_list|)
value|(0x00300A40 + ((_i) * 8))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCL_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCL_VGORC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_AORCL_VGORC_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPRT_AORCL_VGORC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_ERRBC
parameter_list|(
name|_i
parameter_list|)
value|(0x003000C0 + ((_i) * 8))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_ERRBC_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_ERRBC_ERRBC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_ERRBC_ERRBC_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPRT_ERRBC_ERRBC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_MSPDC
parameter_list|(
name|_i
parameter_list|)
value|(0x00300060 + ((_i) * 8))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_MSPDC_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_MSPDC_MSPDC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_MSPDC_MSPDC_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPRT_MSPDC_MSPDC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_STDC
parameter_list|(
name|_i
parameter_list|)
value|(0x00300640 + ((_i) * 8))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLPRT_STDC_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_STDC_STDC_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLPRT_STDC_STDC_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLPRT_STDC_STDC_SHIFT)
end_define

begin_comment
comment|/* PF - Switch Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH
value|0x00269BE4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_PROTOCOL_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_PROTOCOL_ID_MASK
value|I40E_MASK(0x3F, I40E_EMP_MTG_FLU_ICH_PROTOCOL_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_IGNORE_PROTOCOL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_IGNORE_PROTOCOL_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICH_IGNORE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_USE_MAN_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICH_USE_MAN_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICH_USE_MAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL
value|0x00269BDC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W0_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W0_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_MTG_FLU_ICL_W0_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W0_STATUS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W0_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_W0_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W1_OFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W1_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_MTG_FLU_ICL_W1_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W1_STATUS_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W1_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_W1_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W2_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W2_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_MTG_FLU_ICL_W2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W2_STATUS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_W2_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_W2_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_ETYPE_ENABLE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_IGNORE_PHASE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_IGNORE_PHASE_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_IGNORE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_EGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_EGRESS_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_EGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_MTG_FLU_ICL_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_MTG_FLU_ICL_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CCTRL
value|0x00269770
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CCTRL_LLVSI_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CCTRL_LLVSI_MASK
value|I40E_MASK(0x3FF, I40E_EMP_SWT_CCTRL_LLVSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CCTRL_PROXYVSI_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CCTRL_PROXYVSI_MASK
value|I40E_MASK(0x3FF, I40E_EMP_SWT_CCTRL_PROXYVSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CGEN
value|0x0006D000
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CGEN_GLEN_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CGEN_GLEN_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CGEN_GLEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE
parameter_list|(
name|_i
parameter_list|)
value|(0x00269790 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CLLE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CLLE_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CLLE_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CLLE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CLLE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMASK
value|0x0006D180
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMASK_UNICASTTAGMASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMASK_UNICASTTAGMASK_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CMASK_UNICASTTAGMASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMASK_MULTICASTTAGMASK_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMASK_MULTICASTTAGMASK_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CMASK_MULTICASTTAGMASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTD
parameter_list|(
name|_i
parameter_list|)
value|(0x0006E000 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...511 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTD_MAX_INDEX
value|511
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTD_PFLIST_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTD_PFLIST_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CMTTD_PFLIST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL
parameter_list|(
name|_i
parameter_list|)
value|(0x0006D800 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...511 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_MAX_INDEX
value|511
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_MTAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_MTAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CMTTL_MTAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_PORT_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_PORT_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CMTTL_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_ENABLE_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CMTTL_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CMTTL_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET
value|0x0006D200
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_UNICASTTAGOFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_UNICASTTAGOFFSET_MASK
value|I40E_MASK(0x1F, I40E_EMP_SWT_COFFSET_UNICASTTAGOFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_RESERVED_2_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_RESERVED_2_MASK
value|I40E_MASK(0x7, I40E_EMP_SWT_COFFSET_RESERVED_2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_MULTICASTTAGOFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_COFFSET_MULTICASTTAGOFFSET_MASK
value|I40E_MASK(0x1F, I40E_EMP_SWT_COFFSET_MULTICASTTAGOFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE
parameter_list|(
name|_i
parameter_list|)
value|(0x001C09E0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CPFE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CPFE_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU
parameter_list|(
name|_i
parameter_list|)
value|(0x00269040 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CPFE_RCU_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_RCU_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CPFE_RCU_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_RCU_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_RCU_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC
parameter_list|(
name|_i
parameter_list|)
value|(0x0006D080 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CPFE_WUC_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_WUC_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CPFE_WUC_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPFE_WUC_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPFE_WUC_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE
parameter_list|(
name|_i
parameter_list|)
value|(0x002697B0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CPTE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPTE_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CPTE_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPTE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2
parameter_list|(
name|_i
parameter_list|)
value|(0x002697D0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_TAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_TAG_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CPTE2_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_IGNORE_TAG_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_IGNORE_TAG_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPTE2_IGNORE_TAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_PORT_NUMBER_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_PORT_NUMBER_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_CPTE2_PORT_NUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CPTE2_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CPTE2_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CTAG
value|0x00269B64
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CTAG_TAG_INDEX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CTAG_TAG_INDEX_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_CTAG_TAG_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CTAG_TAG_MASK_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CTAG_TAG_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_CTAG_TAG_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD
value|0x0006D100
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT0_PF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT0_PF_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_CUPD_UNTAGGED_PORT0_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT1_PF_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT1_PF_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_CUPD_UNTAGGED_PORT1_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT2_PF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT2_PF_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_CUPD_UNTAGGED_PORT2_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT3_PF_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_UNTAGGED_PORT3_PF_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_CUPD_UNTAGGED_PORT3_PF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT0_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT0_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT1_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT1_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT2_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT2_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT3_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT3_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDUCTST_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDUCTST_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDUCTST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDMCTST_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDMCTST_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDMCTST_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_ETHMATCH
value|0x00269B6C
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_ETHMATCH_ETHMATCH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_ETHMATCH_ETHMATCH_MASK
value|I40E_MASK(0xFFFF, I40E_EMP_SWT_ETHMATCH_ETHMATCH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0
parameter_list|(
name|_i
parameter_list|)
value|(0x002695E0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...4 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_MAX_INDEX
value|4
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_PROTOCOL_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_PROTOCOL_ID_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICH_PHASE0_PROTOCOL_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_IGNORE_PROTOCOL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_IGNORE_PROTOCOL_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICH_PHASE0_IGNORE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_USE_MAN_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE0_USE_MAN_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICH_PHASE0_USE_MAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1
parameter_list|(
name|_i
parameter_list|)
value|(0x00269660 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...4 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_MAX_INDEX
value|4
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_PROTOCOL_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_PROTOCOL_ID_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICH_PHASE1_PROTOCOL_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_IGNORE_PROTOCOL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_IGNORE_PROTOCOL_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICH_PHASE1_IGNORE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_USE_MAN_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICH_PHASE1_USE_MAN_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICH_PHASE1_USE_MAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0
parameter_list|(
name|_i
parameter_list|)
value|(0x00269620 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_STATUS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_OFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_STATUS_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_STATUS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_ETYPE_ENABLE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_IGNORE_PHASE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_IGNORE_PHASE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_IGNORE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_EGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_EGRESS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_EGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE0_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE0_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1
parameter_list|(
name|_i
parameter_list|)
value|(0x002696A0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_STATUS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_OFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_STATUS_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_STATUS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_STATUS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_ETYPE_ENABLE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_IGNORE_PHASE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_IGNORE_PHASE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_IGNORE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_EGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_EGRESS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_EGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L1_ICL_PHASE1_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L1_ICL_PHASE1_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0
parameter_list|(
name|_i
parameter_list|)
value|(0x002696E0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_L1_OBJECT_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_ENABLE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_L1_OBJECT_TYPE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_ENABLE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_L1_OBJECT_TYPE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_ENABLE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_ETYPE_ENABLE_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_IGNORE_PHASE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_IGNORE_PHASE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_IGNORE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_EGRESS_INGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_EGRESS_INGRESS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_EGRESS_INGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE0_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE0_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1
parameter_list|(
name|_i
parameter_list|)
value|(0x00269720 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_L1_OBJECT_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_ENABLE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_L1_OBJECT_TYPE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_ENABLE_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_L1_OBJECT_TYPE_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_L1_OBJECT_TYPE_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_L1_OBJECT_TYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_ENABLE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_ETYPE_ENABLE_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_IGNORE_PHASE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_IGNORE_PHASE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_IGNORE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_EGRESS_INGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_EGRESS_INGRESS_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_EGRESS_INGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_FLU_L2_IC_PHASE1_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_FLU_L2_IC_PHASE1_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOCMD
parameter_list|(
name|_i
parameter_list|)
value|(0x00269460 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOCMD_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOCMD_COMMAND_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOCMD_COMMAND_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_SWT_LOCMD_COMMAND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOFV
parameter_list|(
name|_i
parameter_list|)
value|(0x00268D80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...31 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOFV_MAX_INDEX
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOFV_FIELDVECTOR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_LOFV_FIELDVECTOR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_SWT_LOFV_FIELDVECTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIREGVSI
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00263000 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...383 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIREGVSI_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIREGVSI_ENABLEDRULES_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIREGVSI_ENABLEDRULES_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_SWT_MIREGVSI_ENABLEDRULES_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRIGVSI
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00265000 + ((_i) * 4 + (_j) * 8))
end_define

begin_comment
comment|/* _i=0...1, _j=0...383 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRIGVSI_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRIGVSI_ENABLEDRULES_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRIGVSI_ENABLEDRULES_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_SWT_MIRIGVSI_ENABLEDRULES_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI
parameter_list|(
name|_i
parameter_list|)
value|(0x00268B00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...63 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_MAX_INDEX
value|63
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_TARGETVSI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_TARGETVSI_MASK
value|I40E_MASK(0x1FF, I40E_EMP_SWT_MIRTARVSI_TARGETVSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_VFVMNUMBER_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_VFVMNUMBER_MASK
value|I40E_MASK(0x3FF, I40E_EMP_SWT_MIRTARVSI_VFVMNUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_PFNUMBER_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_PFNUMBER_MASK
value|I40E_MASK(0xF, I40E_EMP_SWT_MIRTARVSI_PFNUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_FUNCTIONTYPE_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_FUNCTIONTYPE_MASK
value|I40E_MASK(0x3, I40E_EMP_SWT_MIRTARVSI_FUNCTIONTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_RULEENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_MIRTARVSI_RULEENABLE_MASK
value|I40E_MASK(0x1, I40E_EMP_SWT_MIRTARVSI_RULEENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_STS
parameter_list|(
name|_i
parameter_list|)
value|(0x002692C0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...9 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_EMP_SWT_STS_MAX_INDEX
value|9
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_STS_EMP_SWT_STS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_EMP_SWT_STS_EMP_SWT_STS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_EMP_SWT_STS_EMP_SWT_STS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_FLU_MSK_L
value|0x00269F44
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MTG_FLU_MSK_L_MASK_LOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MTG_FLU_MSK_L_MASK_LOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_MTG_FLU_MSK_L_MASK_LOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_H
parameter_list|(
name|_i
parameter_list|)
value|(0x00269EA0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_H_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_H_MASK_HIGH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_H_MASK_HIGH_MASK
value|I40E_MASK(0xFFFF, I40E_GL_PRE_FLU_MSK_PH0_H_MASK_HIGH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_L
parameter_list|(
name|_i
parameter_list|)
value|(0x00269E60 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_L_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_L_MASK_LOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH0_L_MASK_LOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_FLU_MSK_PH0_L_MASK_LOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_H
parameter_list|(
name|_i
parameter_list|)
value|(0x00269F20 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_H_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_H_MASK_HIGH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_H_MASK_HIGH_MASK
value|I40E_MASK(0xFFFF, I40E_GL_PRE_FLU_MSK_PH1_H_MASK_HIGH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_L
parameter_list|(
name|_i
parameter_list|)
value|(0x00269EE0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...6 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_L_MAX_INDEX
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_L_MASK_LOW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_FLU_MSK_PH1_L_MASK_LOW_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_FLU_MSK_PH1_L_MASK_LOW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_GEN_CFG
value|0x002699A4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_GEN_CFG_FILTER_ENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_GEN_CFG_FILTER_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_GEN_CFG_FILTER_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_GEN_CFG_HASH_MODE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_GEN_CFG_HASH_MODE_MASK
value|I40E_MASK(0x3, I40E_GL_PRE_GEN_CFG_HASH_MODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0
value|0x002699C4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1
value|0x002699D4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D3
value|0x00269A0C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D3_BIT_MSK0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_ENT_D3_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_BIG_ENT_D3_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D1
value|0x00269A34
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D1_H1_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D1_H1_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_BIG_HSH_KEY_D1_H1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D3
value|0x00269A54
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D3_H3_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_BIG_HSH_KEY_D3_H3_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_BIG_HSH_KEY_D3_H3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0
value|0x00269B74
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_PROTOCOL_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_PROTOCOL_ID_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_H_PHASE0_PROTOCOL_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_IGNORE_PROTOCOL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_IGNORE_PROTOCOL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_H_PHASE0_IGNORE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK0_INDEX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK0_INDEX_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_H_PHASE0_MASK0_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK1_INDEX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK1_INDEX_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_H_PHASE0_MASK1_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK0_BITS_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK0_BITS_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_H_PHASE0_MASK0_BITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK1_BITS_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE0_MASK1_BITS_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_H_PHASE0_MASK1_BITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1
value|0x00269B7C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_PROTOCOL_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_PROTOCOL_ID_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_H_PHASE1_PROTOCOL_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_IGNORE_PROTOCOL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_IGNORE_PROTOCOL_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_H_PHASE1_IGNORE_PROTOCOL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK0_INDEX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK0_INDEX_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_H_PHASE1_MASK0_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK1_INDEX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK1_INDEX_MASK
value|I40E_MASK(0xF, I40E_GL_PRE_PRX_H_PHASE1_MASK1_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK0_BITS_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK0_BITS_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_H_PHASE1_MASK0_BITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK1_BITS_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_H_PHASE1_MASK1_BITS_MASK
value|I40E_MASK(0xFF, I40E_GL_PRE_PRX_H_PHASE1_MASK1_BITS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D0
value|0x00269A24
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D0_H0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_HSH_KEY_D0_H0_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_PRE_PRX_HSH_KEY_D0_H0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0
value|0x00269B8C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE0_W0_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_STATUS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W0_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_VALID_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W0_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W0_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_OFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE0_W1_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_STATUS_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W1_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_VALID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W1_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W1_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE0_W2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_STATUS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W2_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_VALID_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_W2_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_W2_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_ETYPE_ENABLE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_PRUNE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_PRUNE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_PRUNE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_EGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_EGRESS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_EGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE0_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE0_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1
value|0x00269B84
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE1_W0_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_STATUS_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W0_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_VALID_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W0_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W0_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_OFFSET_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE1_W1_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_STATUS_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W1_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_VALID_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W1_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W1_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_OFFSET_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_OFFSET_MASK
value|I40E_MASK(0x3F, I40E_GL_PRE_PRX_L_PHASE1_W2_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_STATUS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_STATUS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W2_STATUS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_VALID_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_W2_VALID_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_W2_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_ETYPE_ENABLE_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_ETYPE_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_ETYPE_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_PRUNE_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_PRUNE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_PRUNE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_EGRESS_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_EGRESS_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_EGRESS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_PORT_ENABLE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_PRE_PRX_L_PHASE1_PORT_ENABLE_MASK
value|I40E_MASK(0x1, I40E_GL_PRE_PRX_L_PHASE1_PORT_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SW_SWT_STS
parameter_list|(
name|_i
parameter_list|)
value|(0x00269340 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...9 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SW_SWT_STS_MAX_INDEX
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GL_SW_SWT_STS_EMP_SWT_STS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SW_SWT_STS_EMP_SWT_STS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SW_SWT_STS_EMP_SWT_STS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_HIT
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CF00 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_HIT_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_HIT_FILTERS_NEED_HIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_HIT_FILTERS_NEED_HIT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_FILTERS_NEED_HIT_FILTERS_NEED_HIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_MISS
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CF10 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_MISS_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_MISS_FILTERS_NEED_MISS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_FILTERS_NEED_MISS_FILTERS_NEED_MISS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_FILTERS_NEED_MISS_FILTERS_NEED_MISS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_HIT_FILTERS
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CF08 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_HIT_FILTERS_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_HIT_FILTERS_HIT_FILTERS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_HIT_FILTERS_HIT_FILTERS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_HIT_FILTERS_HIT_FILTERS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MISS_FILTERS
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CF18 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...1 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_MISS_FILTERS_MAX_INDEX
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MISS_FILTERS_MISS_FILTERS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_MISS_FILTERS_MISS_FILTERS_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_MISS_FILTERS_MISS_FILTERS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_JOIN_MAP
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CE20 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...8 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_JOIN_MAP_MAX_INDEX
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_JOIN_MAP_GL_SWR_PRI_MAP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_JOIN_MAP_GL_SWR_PRI_MAP_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_PRI_JOIN_MAP_GL_SWR_PRI_MAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_MAP
parameter_list|(
name|_i
parameter_list|)
value|(0x0026CDE0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...8 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_MAP_MAX_INDEX
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_MAP_GL_SWR_PRI_MAP_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWR_PRI_MAP_GL_SWR_PRI_MAP_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_PRI_MAP_GL_SWR_PRI_MAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0
value|0x002699BC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1
value|0x002699CC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2
value|0x002699FC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PHASE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PHASE_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_INGR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_INGR_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_INGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PORT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PORT_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_TR_INDEX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_TR_INDEX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_TR_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_MAN_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_MAN_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_MAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_TR_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_TR_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_TR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK0_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK0_MASK
value|I40E_MASK(0xF, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK1_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK1_MASK
value|I40E_MASK(0xF, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BIT_MSK0_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3
value|0x00269A14
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3_BIT_MSK0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0
value|0x002699DC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1
value|0x002699E4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_IDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_SEL_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_VLD_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_IDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_IDX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_SEL_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_VLD_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_VLD_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_VLD_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_SEL_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_SEL_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_IDX_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_VLD_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_VLD_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_VLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_IDX_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_IDX_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_IDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2
value|0x002699F4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PHASE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PHASE_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PHASE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_INGR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_INGR_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_INGR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PORT_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PORT_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PORT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_TR_INDEX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_TR_INDEX_MASK
value|I40E_MASK(0x3F, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_TR_INDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_MAN_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_MAN_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_MAN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_TR_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_TR_MASK
value|I40E_MASK(0x1, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_TR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK0_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK0_MASK
value|I40E_MASK(0xF, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK1_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK1_MASK
value|I40E_MASK(0xF, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BIT_MSK0_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3
value|0x00269A04
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3_BIT_MSK0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3_BIT_MSK0_MASK
value|I40E_MASK(0xFF, I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3_BIT_MSK0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_PE
parameter_list|(
name|_i
parameter_list|)
value|(0x002694A0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_PE_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_PE_COMMAND_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_PE_COMMAND_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_LOCMD_PE_COMMAND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_SW
parameter_list|(
name|_i
parameter_list|)
value|(0x002694E0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_SW_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_SW_COMMAND_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOCMD_SW_COMMAND_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_LOCMD_SW_COMMAND_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_PE
parameter_list|(
name|_i
parameter_list|)
value|(0x00268E80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...31 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_PE_MAX_INDEX
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_PE_FIELDVECTOR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_PE_FIELDVECTOR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_LOFV_PE_FIELDVECTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_SW
parameter_list|(
name|_i
parameter_list|)
value|(0x00268F80 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...31 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_SW_MAX_INDEX
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_SW_FIELDVECTOR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_SWT_LOFV_SW_FIELDVECTOR_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GL_SWT_LOFV_SW_FIELDVECTOR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MSCCNT
value|0x00256BA0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_MSCCNT_CCOUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_MSCCNT_CCOUNT_MASK
value|I40E_MASK(0x1FFFFFF, I40E_PRT_MSCCNT_CCOUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SBPVSI
value|0x00256BE0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SBPVSI_BAD_FRAMES_VSI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SBPVSI_BAD_FRAMES_VSI_MASK
value|I40E_MASK(0x1FF, I40E_PRT_SBPVSI_BAD_FRAMES_VSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SBPVSI_SBP_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SBPVSI_SBP_MASK
value|I40E_MASK(0x1, I40E_PRT_SBPVSI_SBP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS
value|0x00256C20
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_BSCA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_BSCA_MASK
value|I40E_MASK(0x1, I40E_PRT_SCSTS_BSCA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_BSCAP_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_BSCAP_MASK
value|I40E_MASK(0x1, I40E_PRT_SCSTS_BSCAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_MSCA_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_MSCA_MASK
value|I40E_MASK(0x1, I40E_PRT_SCSTS_MSCA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_MSCAP_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SCSTS_MSCAP_MASK
value|I40E_MASK(0x1, I40E_PRT_SCSTS_MSCAP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCCNT
value|0x00256C60
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCCNT_CCOUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCCNT_CCOUNT_MASK
value|I40E_MASK(0x1FFFFFF, I40E_PRT_SWT_BSCCNT_CCOUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCTRH
value|0x00256CA0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCTRH_UTRESH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_BSCTRH_UTRESH_MASK
value|I40E_MASK(0x7FFFF, I40E_PRT_SWT_BSCTRH_UTRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_DEFPORTS
value|0x00256CE0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_MASK
value|I40E_MASK(0x1FF, I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_VALID_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_MSCTRH
value|0x00256D20
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_MSCTRH_UTRESH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_MSCTRH_UTRESH_MASK
value|I40E_MASK(0x7FFFF, I40E_PRT_SWT_MSCTRH_UTRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCBI
value|0x00256D60
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCBI_BI_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCBI_BI_MASK
value|I40E_MASK(0x1FFFFFF, I40E_PRT_SWT_SCBI_BI_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL
value|0x00256DA0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_MDIPW_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_MDIPW_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SCCRL_MDIPW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_MDICW_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_MDICW_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SCCRL_MDICW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BDIPW_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BDIPW_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SCCRL_BDIPW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BDICW_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BDICW_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SCCRL_BDICW_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BIDU_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_BIDU_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SCCRL_BIDU_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_INTERVAL_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCCRL_INTERVAL_MASK
value|I40E_MASK(0x3FF, I40E_PRT_SWT_SCCRL_INTERVAL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCTC
value|0x00256DE0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCTC_COUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SCTC_COUNT_MASK
value|I40E_MASK(0x3FF, I40E_PRT_SWT_SCTC_COUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID
value|0x00256E20
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_SWID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_SWID_MASK
value|I40E_MASK(0xFFF, I40E_PRT_SWT_SWITCHID_SWID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_ISNSTAG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_ISNSTAG_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SWITCHID_ISNSTAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_SWIDVALID_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_SWIDVALID_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SWITCHID_SWIDVALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_FORWARD_MUTICAST_ETAG_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PRT_SWT_SWITCHID_FORWARD_MUTICAST_ETAG_MASK
value|I40E_MASK(0x1, I40E_PRT_SWT_SWITCHID_FORWARD_MUTICAST_ETAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR
parameter_list|(
name|_i
parameter_list|)
value|(0x00044000 + ((_i) * 32))
end_define

begin_comment
comment|/* _i=0...7 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP0_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP1_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP1_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP2_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP2_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP3_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP3_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP4_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP4_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP5_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP5_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP6_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP6_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP7_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_PRT_TCTUPR_UP7_MASK
value|I40E_MASK(0x7, I40E_PRT_TCTUPR_UP7_SHIFT)
end_define

begin_comment
comment|/* PF - TimeSync (IEEE 1588) Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H
value|0x001E4020
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H_TSYNTIME_H_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H_TSYNTIME_H_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_VFTIME_H_TSYNTIME_H_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L
value|0x001E4000
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L_TSYNTIME_L_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L_TSYNTIME_L_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_VFTIME_L_TSYNTIME_L_SHIFT)
end_define

begin_comment
comment|/* PF - Transmit Scheduler Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLCREDUPDATE
value|0x000B2148
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLCREDUPDATE_BWLCREDUPDATE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLCREDUPDATE_BWLCREDUPDATE_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_BWLCREDUPDATE_BWLCREDUPDATE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLLINESPERARB
value|0x000B214C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLLINESPERARB_BWLLINESPERARB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_BWLLINESPERARB_BWLLINESPERARB_MASK
value|I40E_MASK(0x7FF, I40E_GLSCD_BWLLINESPERARB_BWLLINESPERARB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_CREDITSPERQUANTA
value|0x000B2144
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_CREDITSPERQUANTA_TSCDCREDITSPERQUANTA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_CREDITSPERQUANTA_TSCDCREDITSPERQUANTA_MASK
value|I40E_MASK(0xFFFF, I40E_GLSCD_CREDITSPERQUANTA_TSCDCREDITSPERQUANTA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_ERRSTATREG
value|0x000B2150
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_ERRSTATREG_LOOP_DETECTED_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_ERRSTATREG_LOOP_DETECTED_MASK
value|I40E_MASK(0x1, I40E_GLSCD_ERRSTATREG_LOOP_DETECTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_ERRSTATREG_SHRTBWLIMUPDATEPER_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_ERRSTATREG_SHRTBWLIMUPDATEPER_MASK
value|I40E_MASK(0x1, I40E_GLSCD_ERRSTATREG_SHRTBWLIMUPDATEPER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH
value|0x000B20A0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_FLDOFFS_NUMENTS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_FLDOFFS_NUMENTS_MASK
value|I40E_MASK(0x7F, I40E_GLSCD_IFBCMDH_FLDOFFS_NUMENTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_FLDSZ_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_FLDSZ_MASK
value|I40E_MASK(0x1F, I40E_GLSCD_IFBCMDH_FLDSZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_VALUE_ENTRYIDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_VALUE_ENTRYIDX_MASK
value|I40E_MASK(0x7FFFF, I40E_GLSCD_IFBCMDH_VALUE_ENTRYIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_RSVD_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDH_RSVD_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFBCMDH_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL
value|0x000B209c
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_OPCODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_OPCODE_MASK
value|I40E_MASK(0xF, I40E_GLSCD_IFBCMDL_OPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_TBLTYPE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_TBLTYPE_MASK
value|I40E_MASK(0xF, I40E_GLSCD_IFBCMDL_TBLTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_TBLENTRYIDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_TBLENTRYIDX_MASK
value|I40E_MASK(0x7FF, I40E_GLSCD_IFBCMDL_TBLENTRYIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_CTRLTYPE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_CTRLTYPE_MASK
value|I40E_MASK(0x7, I40E_GLSCD_IFBCMDL_CTRLTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_RSVD_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFBCMDL_RSVD_MASK
value|I40E_MASK(0x3FF, I40E_GLSCD_IFBCMDL_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL
value|0x000B20A8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_BCMDDB_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_BCMDDB_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFCTRL_BCMDDB_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_ICMDCLRERR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_ICMDCLRERR_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFCTRL_ICMDCLRERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_BCMDCLRERR_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_BCMDCLRERR_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFCTRL_BCMDCLRERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_SCH_ENA_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_SCH_ENA_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFCTRL_SCH_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_SMALL_CRED_DISABLE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFCTRL_SMALL_CRED_DISABLE_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFCTRL_SMALL_CRED_DISABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFDATA
parameter_list|(
name|_i
parameter_list|)
value|(0x000B2084 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...3 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFDATA_MAX_INDEX
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFDATA_TSCDIFDATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFDATA_TSCDIFDATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_IFDATA_TSCDIFDATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH
value|0x000B2098
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_FLDOFFS_NUMENTS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_FLDOFFS_NUMENTS_MASK
value|I40E_MASK(0x7F, I40E_GLSCD_IFICMDH_FLDOFFS_NUMENTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_FLDSZ_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_FLDSZ_MASK
value|I40E_MASK(0x1F, I40E_GLSCD_IFICMDH_FLDSZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_VALUE_ENTRYIDX_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_VALUE_ENTRYIDX_MASK
value|I40E_MASK(0x7FFFF, I40E_GLSCD_IFICMDH_VALUE_ENTRYIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_RSVD_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDH_RSVD_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFICMDH_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL
value|0x000B2094
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_OPCODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_OPCODE_MASK
value|I40E_MASK(0xF, I40E_GLSCD_IFICMDL_OPCODE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_TBLTYPE_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_TBLTYPE_MASK
value|I40E_MASK(0xF, I40E_GLSCD_IFICMDL_TBLTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_TBLENTRYIDX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_TBLENTRYIDX_MASK
value|I40E_MASK(0x7FF, I40E_GLSCD_IFICMDL_TBLENTRYIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_CTRLTYPE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_CTRLTYPE_MASK
value|I40E_MASK(0x7, I40E_GLSCD_IFICMDL_CTRLTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_RSVD_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFICMDL_RSVD_MASK
value|I40E_MASK(0x3FF, I40E_GLSCD_IFICMDL_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS
value|0x000B20A4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ENTRAVAIL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ENTRAVAIL_MASK
value|I40E_MASK(0x3F, I40E_GLSCD_IFSTATUS_ENTRAVAIL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ICMDBZ_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ICMDBZ_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFSTATUS_ICMDBZ_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ICMDERR_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_ICMDERR_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFSTATUS_ICMDERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_BCMDERR_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_BCMDERR_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFSTATUS_BCMDERR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_SCH_ENA_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_SCH_ENA_MASK
value|I40E_MASK(0x1, I40E_GLSCD_IFSTATUS_SCH_ENA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_RSVD_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_IFSTATUS_RSVD_MASK
value|I40E_MASK(0x3FFFFF, I40E_GLSCD_IFSTATUS_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_INCSCHEDCFGCOUNT
value|0x000B2140
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_INCSCHEDCFGCOUNT_INCSCHEDCFGCOUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_INCSCHEDCFGCOUNT_INCSCHEDCFGCOUNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_INCSCHEDCFGCOUNT_INCSCHEDCFGCOUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_LANTCBCMDS
value|0x000B2154
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_LANTCBCMDS_NUMLANTCBCMDS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_LANTCBCMDS_NUMLANTCBCMDS_MASK
value|I40E_MASK(0x7F, I40E_GLSCD_LANTCBCMDS_NUMLANTCBCMDS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_LLPREALTHRESH
value|0x000B213C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_LLPREALTHRESH_LLPREALTHRESH_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_LLPREALTHRESH_LLPREALTHRESH_MASK
value|I40E_MASK(0xF, I40E_GLSCD_LLPREALTHRESH_LLPREALTHRESH_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL
parameter_list|(
name|_i
parameter_list|)
value|(0x000B20FC + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_COUNTERTYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_COUNTERTYPE_MASK
value|I40E_MASK(0x7, I40E_GLSCD_PRGPERFCONTROL_COUNTERTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_RESOURCESELECT_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_RESOURCESELECT_MASK
value|I40E_MASK(0x3, I40E_GLSCD_PRGPERFCONTROL_RESOURCESELECT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_PORTINDEX_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_PORTINDEX_MASK
value|I40E_MASK(0x3, I40E_GLSCD_PRGPERFCONTROL_PORTINDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_TCINDEX_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_TCINDEX_MASK
value|I40E_MASK(0x7, I40E_GLSCD_PRGPERFCONTROL_TCINDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_QSINDEX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCONTROL_QSINDEX_MASK
value|I40E_MASK(0x3FF, I40E_GLSCD_PRGPERFCONTROL_QSINDEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCOUNT
parameter_list|(
name|_i
parameter_list|)
value|(0x000B20BC + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCOUNT_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCOUNT_PRGPERFCOUNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_PRGPERFCOUNT_PRGPERFCOUNT_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_PRGPERFCOUNT_PRGPERFCOUNT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL
parameter_list|(
name|_i
parameter_list|)
value|(0x000B28c0 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...9 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_MAX_INDEX
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_ADR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_ADR_MASK
value|I40E_MASK(0x3FFFF, I40E_GLSCD_RAM_DBG_CTL_ADR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_DW_SEL_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_DW_SEL_MASK
value|I40E_MASK(0xFF, I40E_GLSCD_RAM_DBG_CTL_DW_SEL_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_RD_EN_SHIFT
value|30
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_RD_EN_MASK
value|I40E_MASK(0x1, I40E_GLSCD_RAM_DBG_CTL_RD_EN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_DONE_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_CTL_DONE_MASK
value|I40E_MASK(0x1, I40E_GLSCD_RAM_DBG_CTL_DONE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_DATA
parameter_list|(
name|_i
parameter_list|)
value|(0x000b28e8 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...9 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_DATA_MAX_INDEX
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_DATA_GLSCD_RAM_DBG_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RAM_DBG_DATA_GLSCD_RAM_DBG_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_RAM_DBG_DATA_GLSCD_RAM_DBG_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2CMD
value|0x000B2158
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2CMD_RLMTBLIDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2CMD_RLMTBLIDX_MASK
value|I40E_MASK(0x3FF, I40E_GLSCD_RLMTBLRD2CMD_RLMTBLIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATAHI
value|0x000B2164
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATAHI_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATAHI_DATA_MASK
value|I40E_MASK(0x7FFFFFF, I40E_GLSCD_RLMTBLRD2DATAHI_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATALO
value|0x000B2160
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATALO_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2DATALO_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_RLMTBLRD2DATALO_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2STATUS
value|0x000B215C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2STATUS_VALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2STATUS_VALID_MASK
value|I40E_MASK(0x1, I40E_GLSCD_RLMTBLRD2STATUS_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2STATUS_RSVD_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRD2STATUS_RSVD_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GLSCD_RLMTBLRD2STATUS_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDCMD
value|0x000B20AC
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDCMD_RLMTBLIDX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDCMD_RLMTBLIDX_MASK
value|I40E_MASK(0x3FF, I40E_GLSCD_RLMTBLRDCMD_RLMTBLIDX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATAHI
value|0x000B20B8
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATAHI_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATAHI_DATA_MASK
value|I40E_MASK(0x7FFFFFF, I40E_GLSCD_RLMTBLRDDATAHI_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATALO
value|0x000B20B4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATALO_DATA_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDDATALO_DATA_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_GLSCD_RLMTBLRDDATALO_DATA_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDSTATUS
value|0x000B20B0
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDSTATUS_VALID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDSTATUS_VALID_MASK
value|I40E_MASK(0x1, I40E_GLSCD_RLMTBLRDSTATUS_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDSTATUS_RSVD_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GLSCD_RLMTBLRDSTATUS_RSVD_MASK
value|I40E_MASK(0x7FFFFFFF, I40E_GLSCD_RLMTBLRDSTATUS_RSVD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFSCD_DEFQSETHNDL
value|0x000B2000
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFSCD_DEFQSETHNDL_DEFQSETHNDL_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFSCD_DEFQSETHNDL_DEFQSETHNDL_MASK
value|I40E_MASK(0xFFFF, I40E_PFSCD_DEFQSETHNDL_DEFQSETHNDL_SHIFT)
end_define

begin_comment
comment|/* PF - Virtualization PF Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDCK_RX
value|0x0012A50C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDCK_RX_DESC_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_RX_DESC_ADDR_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_RX_DESC_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD
value|0x000E648C
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DESC_ADDR_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DESC_ADDR_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_DESC_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_MAX_BUFF_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_MAX_BUFF_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_MAX_BUFF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_MAX_HEAD_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_MAX_HEAD_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_MAX_HEAD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_NO_HEAD_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_NO_HEAD_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_NO_HEAD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_TOO_LONG_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_TOO_LONG_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_TOO_LONG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_SINGLE_TX_SIZE_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_SINGLE_TX_SIZE_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_SINGLE_TX_SIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_ENDLESS_TX_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_ENDLESS_TX_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_ENDLESS_TX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_LSO_LEN_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_LSO_LEN_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_BAD_LSO_LEN_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_LSO_MSS_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_LSO_MSS_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_BAD_LSO_MSS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_M_CONTEXTS_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_M_CONTEXTS_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_M_CONTEXTS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_DESC_SEQUENCE_SHIFT
value|13
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_DESC_SEQUENCE_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_BAD_DESC_SEQUENCE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_FC_FD_DESC_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_BAD_FC_FD_DESC_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_BAD_FC_FD_DESC_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_NO_PACKET_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_NO_PACKET_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_NO_PACKET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DIS_DIF_DIX_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DIS_DIF_DIX_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_DIS_DIF_DIX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DIS_FLEX_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_DIS_FLEX_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_DIS_FLEX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_ZERO_BSIZE_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TCMD_ZERO_BSIZE_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TCMD_ZERO_BSIZE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT
value|0x000442F4
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_BIG_OFFSET_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_BIG_OFFSET_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TDAT_BIG_OFFSET_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_BUFF_ADDR_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_BUFF_ADDR_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TDAT_BUFF_ADDR_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_MAL_LENGTH_DIS_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_MAL_LENGTH_DIS_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TDAT_MAL_LENGTH_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_MAL_CMD_DIS_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_GL_MDCK_TDAT_MAL_CMD_DIS_MASK
value|I40E_MASK(0x1, I40E_GL_MDCK_TDAT_MAL_CMD_DIS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS
value|0x0009C400
end_define

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_NUM_VFS_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_NUM_VFS_MASK
value|I40E_MASK(0xFF, I40E_PF_VIRT_VSTATUS_NUM_VFS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_TOTAL_VFS_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_TOTAL_VFS_MASK
value|I40E_MASK(0xFF, I40E_PF_VIRT_VSTATUS_TOTAL_VFS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_IOV_ACTIVE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_PF_VIRT_VSTATUS_IOV_ACTIVE_MASK
value|I40E_MASK(0x1, I40E_PF_VIRT_VSTATUS_IOV_ACTIVE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR
value|0x00078D80
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_CSR_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_CSR_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_CSR_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_CSR_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT
value|0x0003F080
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_INT_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_INT_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_INT_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_INT_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT
value|0x000C0680
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_PMAT_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_PMAT_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_PMAT_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_PMAT_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD
value|0x000B2280
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_TSCD_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_TSCD_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_TSCD_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_TSCD_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR
value|0x00092580
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_FIRSTVF_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_FIRSTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_VMLR_FIRSTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_LASTVF_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_LASTVF_MASK
value|I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_VMLR_LASTVF_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_VALID_SHIFT
value|31
end_define

begin_define
define|#
directive|define
name|I40E_PF_VT_PFALLOC_VMLR_VALID_MASK
value|I40E_MASK(0x1, I40E_PF_VT_PFALLOC_VMLR_VALID_SHIFT)
end_define

begin_comment
comment|/* PF - VSI Context */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00042800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_MASK
value|I40E_MASK(0x7, I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_VALID_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_VALID_MASK
value|I40E_MASK(0x1, I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_MASK
value|I40E_MASK(0x7, I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_VALID_SHIFT
value|7
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_VALID_MASK
value|I40E_MASK(0x1, I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_VALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR0INSERTID_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR0INSERTID_MASK
value|I40E_MASK(0x7, I40E_VSI_L2TAGSTXVALID_TIR0INSERTID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR0_INSERT_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR0_INSERT_MASK
value|I40E_MASK(0x1, I40E_VSI_L2TAGSTXVALID_TIR0_INSERT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR1INSERTID_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR1INSERTID_MASK
value|I40E_MASK(0x7, I40E_VSI_L2TAGSTXVALID_TIR1INSERTID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR1_INSERT_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR1_INSERT_MASK
value|I40E_MASK(0x1, I40E_VSI_L2TAGSTXVALID_TIR1_INSERT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR2INSERTID_SHIFT
value|24
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR2INSERTID_MASK
value|I40E_MASK(0x7, I40E_VSI_L2TAGSTXVALID_TIR2INSERTID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR2_INSERT_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|I40E_VSI_L2TAGSTXVALID_TIR2_INSERT_MASK
value|I40E_MASK(0x1, I40E_VSI_L2TAGSTXVALID_TIR2_INSERT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_PORT
parameter_list|(
name|_VSI
parameter_list|)
value|(0x000B22C0 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_PORT_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_PORT_PORT_NUM_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_PORT_PORT_NUM_MASK
value|I40E_MASK(0x3, I40E_VSI_PORT_PORT_NUM_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00050000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP0_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP1_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP1_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP2_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP2_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP3_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP3_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP4_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP4_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP5_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP5_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP6_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP6_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP7_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RUPR_UP7_MASK
value|I40E_MASK(0x7, I40E_VSI_RUPR_UP7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00208800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL_MACVSIPRUNEENABLE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL_MACVSIPRUNEENABLE_MASK
value|I40E_MASK(0x1, I40E_VSI_RXSWCTRL_MACVSIPRUNEENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL_VLANPRUNEENABLE_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_VSI_RXSWCTRL_VLANPRUNEENABLE_MASK
value|I40E_MASK(0x1, I40E_VSI_RXSWCTRL_VLANPRUNEENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00209800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_SWID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_SWID_MASK
value|I40E_MASK(0xFFF, I40E_VSI_SRCSWCTRL_SWID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ISNSTAG_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ISNSTAG_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_ISNSTAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_SWIDVALID_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_SWIDVALID_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_SWIDVALID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ALLOWDESTOVERRIDE_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ALLOWDESTOVERRIDE_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_ALLOWDESTOVERRIDE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ALLOWLOOPBACK_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_ALLOWLOOPBACK_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_ALLOWLOOPBACK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_LANENABLE_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_LANENABLE_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_LANENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_VLANAS_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_VLANAS_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_VLANAS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_MACAS_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_VSI_SRCSWCTRL_MACAS_MASK
value|I40E_MASK(0x1, I40E_VSI_SRCSWCTRL_MACAS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAIR
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00041800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TAIR_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAIR_PORT_TAG_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAIR_PORT_TAG_ID_MASK
value|I40E_MASK(0xFFFF, I40E_VSI_TAIR_PORT_TAG_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAR
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00042000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TAR_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAR_ACCEPTTAGGED_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAR_ACCEPTTAGGED_MASK
value|I40E_MASK(0x3FF, I40E_VSI_TAR_ACCEPTTAGGED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAR_ACCEPTUNTAGGED_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TAR_ACCEPTUNTAGGED_MASK
value|I40E_MASK(0x3FF, I40E_VSI_TAR_ACCEPTUNTAGGED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_0
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00040000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TIR_0_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_0_PORT_TAG_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_0_PORT_TAG_ID_MASK
value|I40E_MASK(0xFFFF, I40E_VSI_TIR_0_PORT_TAG_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_1
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00040800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TIR_1_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_1_PORT_TAG_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_1_PORT_TAG_ID_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_VSI_TIR_1_PORT_TAG_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_2
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00041000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TIR_2_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_2_PORT_TAG_ID_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TIR_2_PORT_TAG_ID_MASK
value|I40E_MASK(0xFFFF, I40E_VSI_TIR_2_PORT_TAG_ID_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00050800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TSR_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_STRIPTAG_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_STRIPTAG_MASK
value|I40E_MASK(0x3FF, I40E_VSI_TSR_STRIPTAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_SHOWTAG_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_SHOWTAG_MASK
value|I40E_MASK(0x3FF, I40E_VSI_TSR_SHOWTAG_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_SHOWPRIONLY_SHIFT
value|20
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TSR_SHOWPRIONLY_MASK
value|I40E_MASK(0x3FF, I40E_VSI_TSR_SHOWPRIONLY_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00043800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP0_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP1_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP1_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP2_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP2_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP3_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP3_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP4_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP4_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP5_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP5_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP6_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP6_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP7_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPIOM_UP7_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPIOM_UP7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR
parameter_list|(
name|_VSI
parameter_list|)
value|(0x00043000 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP0_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP0_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP0_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP1_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP1_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP1_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP2_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP2_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP2_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP3_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP3_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP3_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP4_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP4_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP4_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP5_SHIFT
value|15
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP5_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP6_SHIFT
value|18
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP6_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP6_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP7_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|I40E_VSI_TUPR_UP7_MASK
value|I40E_MASK(0x7, I40E_VSI_TUPR_UP7_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F
parameter_list|(
name|_VSI
parameter_list|)
value|(0x0020B800 + ((_VSI) * 4))
end_define

begin_comment
comment|/* _i=0...383 */
end_comment

begin_comment
comment|/* Reset: PFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_MAX_INDEX
value|383
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VFVMNUMBER_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VFVMNUMBER_MASK
value|I40E_MASK(0x3FF, I40E_VSI_VSI2F_VFVMNUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_PFNUMBER_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_PFNUMBER_MASK
value|I40E_MASK(0xF, I40E_VSI_VSI2F_PFNUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_FUNCTIONTYPE_SHIFT
value|14
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_FUNCTIONTYPE_MASK
value|I40E_MASK(0x3, I40E_VSI_VSI2F_FUNCTIONTYPE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_BUFFERNUMBER_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_BUFFERNUMBER_MASK
value|I40E_MASK(0x7, I40E_VSI_VSI2F_BUFFERNUMBER_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_RESERVED_5_SHIFT
value|19
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_RESERVED_5_MASK
value|I40E_MASK(0x7, I40E_VSI_VSI2F_RESERVED_5_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VSI_ENABLE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VSI_ENABLE_MASK
value|I40E_MASK(0x1, I40E_VSI_VSI2F_VSI_ENABLE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VSI_NUMBER_SHIFT
value|23
end_define

begin_define
define|#
directive|define
name|I40E_VSI_VSI2F_VSI_NUMBER_MASK
value|I40E_MASK(0x1FF, I40E_VSI_VSI2F_VSI_NUMBER_SHIFT)
end_define

begin_comment
comment|/* PF - Wake-Up and Proxying Registers  */
end_comment

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_DATA
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00060000 + ((_i) * 4096 + (_j) * 128))
end_define

begin_comment
comment|/* _i=0...7, _j=0...31 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_DATA_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_DATA_DWORD_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_DATA_DWORD_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PFPM_FHFT_DATA_DWORD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_MASK
parameter_list|(
name|_i
parameter_list|,
name|_j
parameter_list|)
value|(0x00068000 + ((_i) * 1024 + (_j) * 128))
end_define

begin_comment
comment|/* _i=0...7, _j=0...7 */
end_comment

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_MASK_MAX_INDEX
value|7
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_MASK_MASK_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_FHFT_MASK_MASK_MASK
value|I40E_MASK(0xFFFF, I40E_PFPM_FHFT_MASK_MASK_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC
value|0x00245A80
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_PPROXYE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_PPROXYE_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_PPROXYE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_EX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_EX_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_EX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_ARP_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_ARP_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_ARP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_ARP_DIRECTED_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_ARP_DIRECTED_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_ARP_DIRECTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_NS_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_NS_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_NS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_NS_DIRECTED_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_NS_DIRECTED_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_NS_DIRECTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_MLD_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYFC_MLD_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYFC_MLD_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS
value|0x00245B80
end_define

begin_comment
comment|/* Reset: POR */
end_comment

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_EX_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_EX_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_EX_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_ARP_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_ARP_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_ARP_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_ARP_DIRECTED_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_ARP_DIRECTED_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_ARP_DIRECTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_NS_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_NS_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_NS_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_NS_DIRECTED_SHIFT
value|10
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_NS_DIRECTED_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_NS_DIRECTED_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_MLD_SHIFT
value|12
end_define

begin_define
define|#
directive|define
name|I40E_PFPM_PROXYS_MLD_MASK
value|I40E_MASK(0x1, I40E_PFPM_PROXYS_MLD_SHIFT)
end_define

begin_comment
comment|/* VF - Admin Queue */
end_comment

begin_comment
comment|/* VF - General Registers  */
end_comment

begin_comment
comment|/* VF - Interrupts */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1
parameter_list|(
name|_i
parameter_list|)
value|(0x00004400 + ((_i) * 4))
end_define

begin_comment
comment|/* _i=0...2 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITR0_STAT1_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_EVENT_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITR0_STAT1_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITR0_STAT1_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_VFINT_ITR0_STAT1_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1
parameter_list|(
name|_i
parameter_list|,
name|_INTVF
parameter_list|)
value|(0x00003000 + ((_i) * 64 + (_INTVF) * 4))
end_define

begin_comment
comment|/* _i=0...2, _INTVF=0...15 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_MAX_INDEX
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_ITR_EXPIRE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_ITR_EXPIRE_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITRN_STAT1_ITR_EXPIRE_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_EVENT_SHIFT
value|1
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_EVENT_MASK
value|I40E_MASK(0x1, I40E_VFINT_ITRN_STAT1_EVENT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_ITR_TIME_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_ITRN_STAT1_ITR_TIME_MASK
value|I40E_MASK(0xFFF, I40E_VFINT_ITRN_STAT1_ITR_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT1
value|0x00005800
end_define

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT1_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT1_CREDIT_MASK
value|I40E_MASK(0xF, I40E_VFINT_RATE0_STAT1_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT1_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATE0_STAT1_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_VFINT_RATE0_STAT1_INTRL_TIME_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1
parameter_list|(
name|_INTVF
parameter_list|)
value|(0x00004000 + ((_INTVF) * 4))
end_define

begin_comment
comment|/* _i=0...15 */
end_comment

begin_comment
comment|/* Reset: VFR */
end_comment

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1_MAX_INDEX
value|15
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1_CREDIT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1_CREDIT_MASK
value|I40E_MASK(0xF, I40E_VFINT_RATEN_STAT1_CREDIT_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1_INTRL_TIME_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|I40E_VFINT_RATEN_STAT1_INTRL_TIME_MASK
value|I40E_MASK(0x3F, I40E_VFINT_RATEN_STAT1_INTRL_TIME_SHIFT)
end_define

begin_comment
comment|/* VF - LAN Transmit Receive Registers */
end_comment

begin_comment
comment|/* VF - MSI-X Table Registers */
end_comment

begin_comment
comment|/* VF - PE Registers */
end_comment

begin_comment
comment|/* VF - Rx Filters Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT
value|0x0000C800
end_define

begin_comment
comment|/* Reset: CORER */
end_comment

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT_DDP_CNT_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_VPQF_DDPCNT_DDP_CNT_MASK
value|I40E_MASK(0x1FFF, I40E_VPQF_DDPCNT_DDP_CNT_SHIFT)
end_define

begin_comment
comment|/* VF - Time Sync Registers */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H1
value|0x0000E020
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H1_TSYNTIME_H_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_H1_TSYNTIME_H_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_VFTIME_H1_TSYNTIME_H_SHIFT)
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L1
value|0x0000E000
end_define

begin_comment
comment|/* Reset: GLOBR */
end_comment

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L1_TSYNTIME_L_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_PRTTSYN_VFTIME_L1_TSYNTIME_L_MASK
value|I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_VFTIME_L1_TSYNTIME_L_SHIFT)
end_define

begin_comment
comment|/* Used in A0 code flow */
end_comment

begin_define
define|#
directive|define
name|I40E_GLHMC_PEXFMAX
value|0x000C2048
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|I40E_GLHMC_PEXFMAX_PMPEXFMAX_MASK
value|(0x3FFFFFF<< I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT)
end_define

begin_endif
endif|#
directive|endif
end_endif

end_unit

