<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_int.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_int.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  Interrupt Mapper definitions		File: sb1250_int.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains constants for manipulating the SB1250&#39;s</span>
<span class="cm">    *  interrupt mapper and definitions for the interrupt sources.</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  User&#39;s manual 1/02/02</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000, 2001, 2002, 2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#ifndef _SB1250_INT_H</span>
<span class="cp">#define _SB1250_INT_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Interrupt Mapper Constants</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt sources (Table 4-8, UM 0.2)</span>
<span class="cm"> *</span>
<span class="cm"> * First, the interrupt numbers.</span>
<span class="cm"> */</span>

<span class="cp">#define K_INT_SOURCES               64</span>

<span class="cp">#define K_INT_WATCHDOG_TIMER_0      0</span>
<span class="cp">#define K_INT_WATCHDOG_TIMER_1      1</span>
<span class="cp">#define K_INT_TIMER_0               2</span>
<span class="cp">#define K_INT_TIMER_1               3</span>
<span class="cp">#define K_INT_TIMER_2               4</span>
<span class="cp">#define K_INT_TIMER_3               5</span>
<span class="cp">#define K_INT_SMB_0                 6</span>
<span class="cp">#define K_INT_SMB_1                 7</span>
<span class="cp">#define K_INT_UART_0                8</span>
<span class="cp">#define K_INT_UART_1                9</span>
<span class="cp">#define K_INT_SER_0                 10</span>
<span class="cp">#define K_INT_SER_1                 11</span>
<span class="cp">#define K_INT_PCMCIA                12</span>
<span class="cp">#define K_INT_ADDR_TRAP             13</span>
<span class="cp">#define K_INT_PERF_CNT              14</span>
<span class="cp">#define K_INT_TRACE_FREEZE          15</span>
<span class="cp">#define K_INT_BAD_ECC               16</span>
<span class="cp">#define K_INT_COR_ECC               17</span>
<span class="cp">#define K_INT_IO_BUS                18</span>
<span class="cp">#define K_INT_MAC_0                 19</span>
<span class="cp">#define K_INT_MAC_1                 20</span>
<span class="cp">#define K_INT_MAC_2                 21</span>
<span class="cp">#define K_INT_DM_CH_0               22</span>
<span class="cp">#define K_INT_DM_CH_1               23</span>
<span class="cp">#define K_INT_DM_CH_2               24</span>
<span class="cp">#define K_INT_DM_CH_3               25</span>
<span class="cp">#define K_INT_MBOX_0                26</span>
<span class="cp">#define K_INT_MBOX_1                27</span>
<span class="cp">#define K_INT_MBOX_2                28</span>
<span class="cp">#define K_INT_MBOX_3                29</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define K_INT_CYCLE_CP0_INT	    30</span>
<span class="cp">#define K_INT_CYCLE_CP1_INT	    31</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>
<span class="cp">#define K_INT_GPIO_0                32</span>
<span class="cp">#define K_INT_GPIO_1                33</span>
<span class="cp">#define K_INT_GPIO_2                34</span>
<span class="cp">#define K_INT_GPIO_3                35</span>
<span class="cp">#define K_INT_GPIO_4                36</span>
<span class="cp">#define K_INT_GPIO_5                37</span>
<span class="cp">#define K_INT_GPIO_6                38</span>
<span class="cp">#define K_INT_GPIO_7                39</span>
<span class="cp">#define K_INT_GPIO_8                40</span>
<span class="cp">#define K_INT_GPIO_9                41</span>
<span class="cp">#define K_INT_GPIO_10               42</span>
<span class="cp">#define K_INT_GPIO_11               43</span>
<span class="cp">#define K_INT_GPIO_12               44</span>
<span class="cp">#define K_INT_GPIO_13               45</span>
<span class="cp">#define K_INT_GPIO_14               46</span>
<span class="cp">#define K_INT_GPIO_15               47</span>
<span class="cp">#define K_INT_LDT_FATAL             48</span>
<span class="cp">#define K_INT_LDT_NONFATAL          49</span>
<span class="cp">#define K_INT_LDT_SMI               50</span>
<span class="cp">#define K_INT_LDT_NMI               51</span>
<span class="cp">#define K_INT_LDT_INIT              52</span>
<span class="cp">#define K_INT_LDT_STARTUP           53</span>
<span class="cp">#define K_INT_LDT_EXT               54</span>
<span class="cp">#define K_INT_PCI_ERROR             55</span>
<span class="cp">#define K_INT_PCI_INTA              56</span>
<span class="cp">#define K_INT_PCI_INTB              57</span>
<span class="cp">#define K_INT_PCI_INTC              58</span>
<span class="cp">#define K_INT_PCI_INTD              59</span>
<span class="cp">#define K_INT_SPARE_2               60</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define K_INT_MAC_0_CH1		    61</span>
<span class="cp">#define K_INT_MAC_1_CH1		    62</span>
<span class="cp">#define K_INT_MAC_2_CH1		    63</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Mask values for each interrupt</span>
<span class="cm"> */</span>

<span class="cp">#define M_INT_WATCHDOG_TIMER_0      _SB_MAKEMASK1(K_INT_WATCHDOG_TIMER_0)</span>
<span class="cp">#define M_INT_WATCHDOG_TIMER_1      _SB_MAKEMASK1(K_INT_WATCHDOG_TIMER_1)</span>
<span class="cp">#define M_INT_TIMER_0               _SB_MAKEMASK1(K_INT_TIMER_0)</span>
<span class="cp">#define M_INT_TIMER_1               _SB_MAKEMASK1(K_INT_TIMER_1)</span>
<span class="cp">#define M_INT_TIMER_2               _SB_MAKEMASK1(K_INT_TIMER_2)</span>
<span class="cp">#define M_INT_TIMER_3               _SB_MAKEMASK1(K_INT_TIMER_3)</span>
<span class="cp">#define M_INT_SMB_0                 _SB_MAKEMASK1(K_INT_SMB_0)</span>
<span class="cp">#define M_INT_SMB_1                 _SB_MAKEMASK1(K_INT_SMB_1)</span>
<span class="cp">#define M_INT_UART_0                _SB_MAKEMASK1(K_INT_UART_0)</span>
<span class="cp">#define M_INT_UART_1                _SB_MAKEMASK1(K_INT_UART_1)</span>
<span class="cp">#define M_INT_SER_0                 _SB_MAKEMASK1(K_INT_SER_0)</span>
<span class="cp">#define M_INT_SER_1                 _SB_MAKEMASK1(K_INT_SER_1)</span>
<span class="cp">#define M_INT_PCMCIA                _SB_MAKEMASK1(K_INT_PCMCIA)</span>
<span class="cp">#define M_INT_ADDR_TRAP             _SB_MAKEMASK1(K_INT_ADDR_TRAP)</span>
<span class="cp">#define M_INT_PERF_CNT              _SB_MAKEMASK1(K_INT_PERF_CNT)</span>
<span class="cp">#define M_INT_TRACE_FREEZE          _SB_MAKEMASK1(K_INT_TRACE_FREEZE)</span>
<span class="cp">#define M_INT_BAD_ECC               _SB_MAKEMASK1(K_INT_BAD_ECC)</span>
<span class="cp">#define M_INT_COR_ECC               _SB_MAKEMASK1(K_INT_COR_ECC)</span>
<span class="cp">#define M_INT_IO_BUS                _SB_MAKEMASK1(K_INT_IO_BUS)</span>
<span class="cp">#define M_INT_MAC_0                 _SB_MAKEMASK1(K_INT_MAC_0)</span>
<span class="cp">#define M_INT_MAC_1                 _SB_MAKEMASK1(K_INT_MAC_1)</span>
<span class="cp">#define M_INT_MAC_2                 _SB_MAKEMASK1(K_INT_MAC_2)</span>
<span class="cp">#define M_INT_DM_CH_0               _SB_MAKEMASK1(K_INT_DM_CH_0)</span>
<span class="cp">#define M_INT_DM_CH_1               _SB_MAKEMASK1(K_INT_DM_CH_1)</span>
<span class="cp">#define M_INT_DM_CH_2               _SB_MAKEMASK1(K_INT_DM_CH_2)</span>
<span class="cp">#define M_INT_DM_CH_3               _SB_MAKEMASK1(K_INT_DM_CH_3)</span>
<span class="cp">#define M_INT_MBOX_0                _SB_MAKEMASK1(K_INT_MBOX_0)</span>
<span class="cp">#define M_INT_MBOX_1                _SB_MAKEMASK1(K_INT_MBOX_1)</span>
<span class="cp">#define M_INT_MBOX_2                _SB_MAKEMASK1(K_INT_MBOX_2)</span>
<span class="cp">#define M_INT_MBOX_3                _SB_MAKEMASK1(K_INT_MBOX_3)</span>
<span class="cp">#define M_INT_MBOX_ALL              _SB_MAKEMASK(4, K_INT_MBOX_0)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define M_INT_CYCLE_CP0_INT	    _SB_MAKEMASK1(K_INT_CYCLE_CP0_INT)</span>
<span class="cp">#define M_INT_CYCLE_CP1_INT	    _SB_MAKEMASK1(K_INT_CYCLE_CP1_INT)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>
<span class="cp">#define M_INT_GPIO_0                _SB_MAKEMASK1(K_INT_GPIO_0)</span>
<span class="cp">#define M_INT_GPIO_1                _SB_MAKEMASK1(K_INT_GPIO_1)</span>
<span class="cp">#define M_INT_GPIO_2                _SB_MAKEMASK1(K_INT_GPIO_2)</span>
<span class="cp">#define M_INT_GPIO_3                _SB_MAKEMASK1(K_INT_GPIO_3)</span>
<span class="cp">#define M_INT_GPIO_4                _SB_MAKEMASK1(K_INT_GPIO_4)</span>
<span class="cp">#define M_INT_GPIO_5                _SB_MAKEMASK1(K_INT_GPIO_5)</span>
<span class="cp">#define M_INT_GPIO_6                _SB_MAKEMASK1(K_INT_GPIO_6)</span>
<span class="cp">#define M_INT_GPIO_7                _SB_MAKEMASK1(K_INT_GPIO_7)</span>
<span class="cp">#define M_INT_GPIO_8                _SB_MAKEMASK1(K_INT_GPIO_8)</span>
<span class="cp">#define M_INT_GPIO_9                _SB_MAKEMASK1(K_INT_GPIO_9)</span>
<span class="cp">#define M_INT_GPIO_10               _SB_MAKEMASK1(K_INT_GPIO_10)</span>
<span class="cp">#define M_INT_GPIO_11               _SB_MAKEMASK1(K_INT_GPIO_11)</span>
<span class="cp">#define M_INT_GPIO_12               _SB_MAKEMASK1(K_INT_GPIO_12)</span>
<span class="cp">#define M_INT_GPIO_13               _SB_MAKEMASK1(K_INT_GPIO_13)</span>
<span class="cp">#define M_INT_GPIO_14               _SB_MAKEMASK1(K_INT_GPIO_14)</span>
<span class="cp">#define M_INT_GPIO_15               _SB_MAKEMASK1(K_INT_GPIO_15)</span>
<span class="cp">#define M_INT_LDT_FATAL             _SB_MAKEMASK1(K_INT_LDT_FATAL)</span>
<span class="cp">#define M_INT_LDT_NONFATAL          _SB_MAKEMASK1(K_INT_LDT_NONFATAL)</span>
<span class="cp">#define M_INT_LDT_SMI               _SB_MAKEMASK1(K_INT_LDT_SMI)</span>
<span class="cp">#define M_INT_LDT_NMI               _SB_MAKEMASK1(K_INT_LDT_NMI)</span>
<span class="cp">#define M_INT_LDT_INIT              _SB_MAKEMASK1(K_INT_LDT_INIT)</span>
<span class="cp">#define M_INT_LDT_STARTUP           _SB_MAKEMASK1(K_INT_LDT_STARTUP)</span>
<span class="cp">#define M_INT_LDT_EXT               _SB_MAKEMASK1(K_INT_LDT_EXT)</span>
<span class="cp">#define M_INT_PCI_ERROR             _SB_MAKEMASK1(K_INT_PCI_ERROR)</span>
<span class="cp">#define M_INT_PCI_INTA              _SB_MAKEMASK1(K_INT_PCI_INTA)</span>
<span class="cp">#define M_INT_PCI_INTB              _SB_MAKEMASK1(K_INT_PCI_INTB)</span>
<span class="cp">#define M_INT_PCI_INTC              _SB_MAKEMASK1(K_INT_PCI_INTC)</span>
<span class="cp">#define M_INT_PCI_INTD              _SB_MAKEMASK1(K_INT_PCI_INTD)</span>
<span class="cp">#define M_INT_SPARE_2               _SB_MAKEMASK1(K_INT_SPARE_2)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define M_INT_MAC_0_CH1		    _SB_MAKEMASK1(K_INT_MAC_0_CH1)</span>
<span class="cp">#define M_INT_MAC_1_CH1		    _SB_MAKEMASK1(K_INT_MAC_1_CH1)</span>
<span class="cp">#define M_INT_MAC_2_CH1		    _SB_MAKEMASK1(K_INT_MAC_2_CH1)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt mappings</span>
<span class="cm"> */</span>

<span class="cp">#define K_INT_MAP_I0	0		</span><span class="cm">/* interrupt pins on processor */</span><span class="cp"></span>
<span class="cp">#define K_INT_MAP_I1	1</span>
<span class="cp">#define K_INT_MAP_I2	2</span>
<span class="cp">#define K_INT_MAP_I3	3</span>
<span class="cp">#define K_INT_MAP_I4	4</span>
<span class="cp">#define K_INT_MAP_I5	5</span>
<span class="cp">#define K_INT_MAP_NMI	6		</span><span class="cm">/* nonmaskable */</span><span class="cp"></span>
<span class="cp">#define K_INT_MAP_DINT	7		</span><span class="cm">/* debug interrupt */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * LDT Interrupt Set Register (table 4-5)</span>
<span class="cm"> */</span>

<span class="cp">#define S_INT_LDT_INTMSG	      0</span>
<span class="cp">#define M_INT_LDT_INTMSG              _SB_MAKEMASK(3, S_INT_LDT_INTMSG)</span>
<span class="cp">#define V_INT_LDT_INTMSG(x)           _SB_MAKEVALUE(x, S_INT_LDT_INTMSG)</span>
<span class="cp">#define G_INT_LDT_INTMSG(x)           _SB_GETVALUE(x, S_INT_LDT_INTMSG, M_INT_LDT_INTMSG)</span>

<span class="cp">#define K_INT_LDT_INTMSG_FIXED	      0</span>
<span class="cp">#define K_INT_LDT_INTMSG_ARBITRATED   1</span>
<span class="cp">#define K_INT_LDT_INTMSG_SMI	      2</span>
<span class="cp">#define K_INT_LDT_INTMSG_NMI	      3</span>
<span class="cp">#define K_INT_LDT_INTMSG_INIT	      4</span>
<span class="cp">#define K_INT_LDT_INTMSG_STARTUP      5</span>
<span class="cp">#define K_INT_LDT_INTMSG_EXTINT	      6</span>
<span class="cp">#define K_INT_LDT_INTMSG_RESERVED     7</span>

<span class="cp">#define M_INT_LDT_EDGETRIGGER         0</span>
<span class="cp">#define M_INT_LDT_LEVELTRIGGER        _SB_MAKEMASK1(3)</span>

<span class="cp">#define M_INT_LDT_PHYSICALDEST        0</span>
<span class="cp">#define M_INT_LDT_LOGICALDEST         _SB_MAKEMASK1(4)</span>

<span class="cp">#define S_INT_LDT_INTDEST             5</span>
<span class="cp">#define M_INT_LDT_INTDEST             _SB_MAKEMASK(10, S_INT_LDT_INTDEST)</span>
<span class="cp">#define V_INT_LDT_INTDEST(x)          _SB_MAKEVALUE(x, S_INT_LDT_INTDEST)</span>
<span class="cp">#define G_INT_LDT_INTDEST(x)          _SB_GETVALUE(x, S_INT_LDT_INTDEST, M_INT_LDT_INTDEST)</span>

<span class="cp">#define S_INT_LDT_VECTOR              13</span>
<span class="cp">#define M_INT_LDT_VECTOR              _SB_MAKEMASK(8, S_INT_LDT_VECTOR)</span>
<span class="cp">#define V_INT_LDT_VECTOR(x)           _SB_MAKEVALUE(x, S_INT_LDT_VECTOR)</span>
<span class="cp">#define G_INT_LDT_VECTOR(x)           _SB_GETVALUE(x, S_INT_LDT_VECTOR, M_INT_LDT_VECTOR)</span>

<span class="cm">/*</span>
<span class="cm"> * Vector format (Table 4-6)</span>
<span class="cm"> */</span>

<span class="cp">#define M_LDTVECT_RAISEINT		0x00</span>
<span class="cp">#define M_LDTVECT_RAISEMBOX             0x40</span>


<span class="cp">#endif	</span><span class="cm">/* 1250/112x */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
