Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 823ca0e6969945e4bf1399bbd495b5c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivadofile/data_send_device/data_send_device-1/p14/p14.srcs/sources_1/new/send_byte.v" Line 1. Module send_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivadofile/data_send_device/data_send_device-1/p14/p14.srcs/sources_1/new/send_byte.v" Line 1. Module send_byte doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.send_byte
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
