// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_we0,
        exp_x_31_d0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_we0,
        exp_x_30_d0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_we0,
        exp_x_29_d0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_we0,
        exp_x_28_d0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_we0,
        exp_x_27_d0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_we0,
        exp_x_26_d0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_we0,
        exp_x_25_d0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_we0,
        exp_x_24_d0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_we0,
        exp_x_23_d0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_we0,
        exp_x_22_d0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_we0,
        exp_x_21_d0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_we0,
        exp_x_20_d0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_we0,
        exp_x_19_d0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_we0,
        exp_x_18_d0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_we0,
        exp_x_17_d0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_we0,
        exp_x_16_d0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_we0,
        exp_x_15_d0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_we0,
        exp_x_14_d0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_we0,
        exp_x_13_d0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_we0,
        exp_x_12_d0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_we0,
        exp_x_11_d0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_we0,
        exp_x_10_d0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_we0,
        exp_x_9_d0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_we0,
        exp_x_8_d0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_we0,
        exp_x_7_d0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_we0,
        exp_x_6_d0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_we0,
        exp_x_5_d0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_we0,
        exp_x_4_d0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_we0,
        exp_x_3_d0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_we0,
        exp_x_2_d0,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_we0,
        exp_x_1_d0,
        exp_x_address0,
        exp_x_ce0,
        exp_x_we0,
        exp_x_d0,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        max_val_31,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        add104_3180_out,
        add104_3180_out_ap_vld,
        add104_3078_out,
        add104_3078_out_ap_vld,
        add104_2976_out,
        add104_2976_out_ap_vld,
        add104_2874_out,
        add104_2874_out_ap_vld,
        add104_2772_out,
        add104_2772_out_ap_vld,
        add104_2670_out,
        add104_2670_out_ap_vld,
        add104_2568_out,
        add104_2568_out_ap_vld,
        add104_2466_out,
        add104_2466_out_ap_vld,
        add104_2364_out,
        add104_2364_out_ap_vld,
        add104_2262_out,
        add104_2262_out_ap_vld,
        add104_2160_out,
        add104_2160_out_ap_vld,
        add104_2058_out,
        add104_2058_out_ap_vld,
        add104_1956_out,
        add104_1956_out_ap_vld,
        add104_1854_out,
        add104_1854_out_ap_vld,
        add104_1752_out,
        add104_1752_out_ap_vld,
        add104_1650_out,
        add104_1650_out_ap_vld,
        add104_1548_out,
        add104_1548_out_ap_vld,
        add104_1446_out,
        add104_1446_out_ap_vld,
        add104_1344_out,
        add104_1344_out_ap_vld,
        add104_1242_out,
        add104_1242_out_ap_vld,
        add104_1140_out,
        add104_1140_out_ap_vld,
        add104_1038_out,
        add104_1038_out_ap_vld,
        add104_936_out,
        add104_936_out_ap_vld,
        add104_834_out,
        add104_834_out_ap_vld,
        add104_732_out,
        add104_732_out_ap_vld,
        add104_630_out,
        add104_630_out_ap_vld,
        add104_528_out,
        add104_528_out_ap_vld,
        add104_426_out,
        add104_426_out_ap_vld,
        add104_324_out,
        add104_324_out_ap_vld,
        add104_222_out,
        add104_222_out_ap_vld,
        add104_120_out,
        add104_120_out_ap_vld,
        add10418_out,
        add10418_out_ap_vld,
        grp_fu_720_p_din0,
        grp_fu_720_p_din1,
        grp_fu_720_p_opcode,
        grp_fu_720_p_dout0,
        grp_fu_720_p_ce,
        grp_fu_1479_p_din0,
        grp_fu_1479_p_din1,
        grp_fu_1479_p_opcode,
        grp_fu_1479_p_dout0,
        grp_fu_1479_p_ce,
        grp_fu_1483_p_din0,
        grp_fu_1483_p_din1,
        grp_fu_1483_p_dout0,
        grp_fu_1483_p_ce,
        grp_fu_1487_p_din0,
        grp_fu_1487_p_din1,
        grp_fu_1487_p_dout0,
        grp_fu_1487_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] exp_x_31_address0;
output   exp_x_31_ce0;
output   exp_x_31_we0;
output  [31:0] exp_x_31_d0;
output  [9:0] exp_x_30_address0;
output   exp_x_30_ce0;
output   exp_x_30_we0;
output  [31:0] exp_x_30_d0;
output  [9:0] exp_x_29_address0;
output   exp_x_29_ce0;
output   exp_x_29_we0;
output  [31:0] exp_x_29_d0;
output  [9:0] exp_x_28_address0;
output   exp_x_28_ce0;
output   exp_x_28_we0;
output  [31:0] exp_x_28_d0;
output  [9:0] exp_x_27_address0;
output   exp_x_27_ce0;
output   exp_x_27_we0;
output  [31:0] exp_x_27_d0;
output  [9:0] exp_x_26_address0;
output   exp_x_26_ce0;
output   exp_x_26_we0;
output  [31:0] exp_x_26_d0;
output  [9:0] exp_x_25_address0;
output   exp_x_25_ce0;
output   exp_x_25_we0;
output  [31:0] exp_x_25_d0;
output  [9:0] exp_x_24_address0;
output   exp_x_24_ce0;
output   exp_x_24_we0;
output  [31:0] exp_x_24_d0;
output  [9:0] exp_x_23_address0;
output   exp_x_23_ce0;
output   exp_x_23_we0;
output  [31:0] exp_x_23_d0;
output  [9:0] exp_x_22_address0;
output   exp_x_22_ce0;
output   exp_x_22_we0;
output  [31:0] exp_x_22_d0;
output  [9:0] exp_x_21_address0;
output   exp_x_21_ce0;
output   exp_x_21_we0;
output  [31:0] exp_x_21_d0;
output  [9:0] exp_x_20_address0;
output   exp_x_20_ce0;
output   exp_x_20_we0;
output  [31:0] exp_x_20_d0;
output  [9:0] exp_x_19_address0;
output   exp_x_19_ce0;
output   exp_x_19_we0;
output  [31:0] exp_x_19_d0;
output  [9:0] exp_x_18_address0;
output   exp_x_18_ce0;
output   exp_x_18_we0;
output  [31:0] exp_x_18_d0;
output  [9:0] exp_x_17_address0;
output   exp_x_17_ce0;
output   exp_x_17_we0;
output  [31:0] exp_x_17_d0;
output  [9:0] exp_x_16_address0;
output   exp_x_16_ce0;
output   exp_x_16_we0;
output  [31:0] exp_x_16_d0;
output  [9:0] exp_x_15_address0;
output   exp_x_15_ce0;
output   exp_x_15_we0;
output  [31:0] exp_x_15_d0;
output  [9:0] exp_x_14_address0;
output   exp_x_14_ce0;
output   exp_x_14_we0;
output  [31:0] exp_x_14_d0;
output  [9:0] exp_x_13_address0;
output   exp_x_13_ce0;
output   exp_x_13_we0;
output  [31:0] exp_x_13_d0;
output  [9:0] exp_x_12_address0;
output   exp_x_12_ce0;
output   exp_x_12_we0;
output  [31:0] exp_x_12_d0;
output  [9:0] exp_x_11_address0;
output   exp_x_11_ce0;
output   exp_x_11_we0;
output  [31:0] exp_x_11_d0;
output  [9:0] exp_x_10_address0;
output   exp_x_10_ce0;
output   exp_x_10_we0;
output  [31:0] exp_x_10_d0;
output  [9:0] exp_x_9_address0;
output   exp_x_9_ce0;
output   exp_x_9_we0;
output  [31:0] exp_x_9_d0;
output  [9:0] exp_x_8_address0;
output   exp_x_8_ce0;
output   exp_x_8_we0;
output  [31:0] exp_x_8_d0;
output  [9:0] exp_x_7_address0;
output   exp_x_7_ce0;
output   exp_x_7_we0;
output  [31:0] exp_x_7_d0;
output  [9:0] exp_x_6_address0;
output   exp_x_6_ce0;
output   exp_x_6_we0;
output  [31:0] exp_x_6_d0;
output  [9:0] exp_x_5_address0;
output   exp_x_5_ce0;
output   exp_x_5_we0;
output  [31:0] exp_x_5_d0;
output  [9:0] exp_x_4_address0;
output   exp_x_4_ce0;
output   exp_x_4_we0;
output  [31:0] exp_x_4_d0;
output  [9:0] exp_x_3_address0;
output   exp_x_3_ce0;
output   exp_x_3_we0;
output  [31:0] exp_x_3_d0;
output  [9:0] exp_x_2_address0;
output   exp_x_2_ce0;
output   exp_x_2_we0;
output  [31:0] exp_x_2_d0;
output  [9:0] exp_x_1_address0;
output   exp_x_1_ce0;
output   exp_x_1_we0;
output  [31:0] exp_x_1_d0;
output  [9:0] exp_x_address0;
output   exp_x_ce0;
output   exp_x_we0;
output  [31:0] exp_x_d0;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] max_val_31;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] add104_3180_out;
output   add104_3180_out_ap_vld;
output  [31:0] add104_3078_out;
output   add104_3078_out_ap_vld;
output  [31:0] add104_2976_out;
output   add104_2976_out_ap_vld;
output  [31:0] add104_2874_out;
output   add104_2874_out_ap_vld;
output  [31:0] add104_2772_out;
output   add104_2772_out_ap_vld;
output  [31:0] add104_2670_out;
output   add104_2670_out_ap_vld;
output  [31:0] add104_2568_out;
output   add104_2568_out_ap_vld;
output  [31:0] add104_2466_out;
output   add104_2466_out_ap_vld;
output  [31:0] add104_2364_out;
output   add104_2364_out_ap_vld;
output  [31:0] add104_2262_out;
output   add104_2262_out_ap_vld;
output  [31:0] add104_2160_out;
output   add104_2160_out_ap_vld;
output  [31:0] add104_2058_out;
output   add104_2058_out_ap_vld;
output  [31:0] add104_1956_out;
output   add104_1956_out_ap_vld;
output  [31:0] add104_1854_out;
output   add104_1854_out_ap_vld;
output  [31:0] add104_1752_out;
output   add104_1752_out_ap_vld;
output  [31:0] add104_1650_out;
output   add104_1650_out_ap_vld;
output  [31:0] add104_1548_out;
output   add104_1548_out_ap_vld;
output  [31:0] add104_1446_out;
output   add104_1446_out_ap_vld;
output  [31:0] add104_1344_out;
output   add104_1344_out_ap_vld;
output  [31:0] add104_1242_out;
output   add104_1242_out_ap_vld;
output  [31:0] add104_1140_out;
output   add104_1140_out_ap_vld;
output  [31:0] add104_1038_out;
output   add104_1038_out_ap_vld;
output  [31:0] add104_936_out;
output   add104_936_out_ap_vld;
output  [31:0] add104_834_out;
output   add104_834_out_ap_vld;
output  [31:0] add104_732_out;
output   add104_732_out_ap_vld;
output  [31:0] add104_630_out;
output   add104_630_out_ap_vld;
output  [31:0] add104_528_out;
output   add104_528_out_ap_vld;
output  [31:0] add104_426_out;
output   add104_426_out_ap_vld;
output  [31:0] add104_324_out;
output   add104_324_out_ap_vld;
output  [31:0] add104_222_out;
output   add104_222_out_ap_vld;
output  [31:0] add104_120_out;
output   add104_120_out_ap_vld;
output  [31:0] add10418_out;
output   add10418_out_ap_vld;
output  [31:0] grp_fu_720_p_din0;
output  [31:0] grp_fu_720_p_din1;
output  [1:0] grp_fu_720_p_opcode;
input  [31:0] grp_fu_720_p_dout0;
output   grp_fu_720_p_ce;
output  [31:0] grp_fu_1479_p_din0;
output  [31:0] grp_fu_1479_p_din1;
output  [1:0] grp_fu_1479_p_opcode;
input  [31:0] grp_fu_1479_p_dout0;
output   grp_fu_1479_p_ce;
output  [31:0] grp_fu_1483_p_din0;
output  [31:0] grp_fu_1483_p_din1;
input  [31:0] grp_fu_1483_p_dout0;
output   grp_fu_1483_p_ce;
output  [31:0] grp_fu_1487_p_din0;
output  [31:0] grp_fu_1487_p_din1;
input  [31:0] grp_fu_1487_p_dout0;
output   grp_fu_1487_p_ce;

reg ap_idle;
reg exp_x_31_ce0;
reg exp_x_31_we0;
reg exp_x_30_ce0;
reg exp_x_30_we0;
reg exp_x_29_ce0;
reg exp_x_29_we0;
reg exp_x_28_ce0;
reg exp_x_28_we0;
reg exp_x_27_ce0;
reg exp_x_27_we0;
reg exp_x_26_ce0;
reg exp_x_26_we0;
reg exp_x_25_ce0;
reg exp_x_25_we0;
reg exp_x_24_ce0;
reg exp_x_24_we0;
reg exp_x_23_ce0;
reg exp_x_23_we0;
reg exp_x_22_ce0;
reg exp_x_22_we0;
reg exp_x_21_ce0;
reg exp_x_21_we0;
reg exp_x_20_ce0;
reg exp_x_20_we0;
reg exp_x_19_ce0;
reg exp_x_19_we0;
reg exp_x_18_ce0;
reg exp_x_18_we0;
reg exp_x_17_ce0;
reg exp_x_17_we0;
reg exp_x_16_ce0;
reg exp_x_16_we0;
reg exp_x_15_ce0;
reg exp_x_15_we0;
reg exp_x_14_ce0;
reg exp_x_14_we0;
reg exp_x_13_ce0;
reg exp_x_13_we0;
reg exp_x_12_ce0;
reg exp_x_12_we0;
reg exp_x_11_ce0;
reg exp_x_11_we0;
reg exp_x_10_ce0;
reg exp_x_10_we0;
reg exp_x_9_ce0;
reg exp_x_9_we0;
reg exp_x_8_ce0;
reg exp_x_8_we0;
reg exp_x_7_ce0;
reg exp_x_7_we0;
reg exp_x_6_ce0;
reg exp_x_6_we0;
reg exp_x_5_ce0;
reg exp_x_5_we0;
reg exp_x_4_ce0;
reg exp_x_4_we0;
reg exp_x_3_ce0;
reg exp_x_3_we0;
reg exp_x_2_ce0;
reg exp_x_2_we0;
reg exp_x_1_ce0;
reg exp_x_1_we0;
reg exp_x_ce0;
reg exp_x_we0;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg add104_3180_out_ap_vld;
reg add104_3078_out_ap_vld;
reg add104_2976_out_ap_vld;
reg add104_2874_out_ap_vld;
reg add104_2772_out_ap_vld;
reg add104_2670_out_ap_vld;
reg add104_2568_out_ap_vld;
reg add104_2466_out_ap_vld;
reg add104_2364_out_ap_vld;
reg add104_2262_out_ap_vld;
reg add104_2160_out_ap_vld;
reg add104_2058_out_ap_vld;
reg add104_1956_out_ap_vld;
reg add104_1854_out_ap_vld;
reg add104_1752_out_ap_vld;
reg add104_1650_out_ap_vld;
reg add104_1548_out_ap_vld;
reg add104_1446_out_ap_vld;
reg add104_1344_out_ap_vld;
reg add104_1242_out_ap_vld;
reg add104_1140_out_ap_vld;
reg add104_1038_out_ap_vld;
reg add104_936_out_ap_vld;
reg add104_834_out_ap_vld;
reg add104_732_out_ap_vld;
reg add104_630_out_ap_vld;
reg add104_528_out_ap_vld;
reg add104_426_out_ap_vld;
reg add104_324_out_ap_vld;
reg add104_222_out_ap_vld;
reg add104_120_out_ap_vld;
reg add10418_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] tmp_reg_2540;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_1737_p3;
reg   [0:0] tmp_reg_2540_pp0_iter1_reg;
reg   [0:0] tmp_reg_2540_pp0_iter2_reg;
reg   [0:0] tmp_reg_2540_pp0_iter3_reg;
reg   [0:0] tmp_reg_2540_pp0_iter4_reg;
reg   [0:0] tmp_reg_2540_pp0_iter5_reg;
reg   [9:0] lshr_ln2_reg_2549;
reg   [9:0] lshr_ln2_reg_2549_pp0_iter1_reg;
reg   [9:0] lshr_ln2_reg_2549_pp0_iter2_reg;
reg   [9:0] lshr_ln2_reg_2549_pp0_iter3_reg;
reg   [9:0] lshr_ln2_reg_2549_pp0_iter4_reg;
reg   [31:0] x_0_load_reg_2709;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2714;
reg   [31:0] x_2_load_reg_2719;
reg   [31:0] x_3_load_reg_2724;
reg   [31:0] x_4_load_reg_2729;
reg   [31:0] x_5_load_reg_2734;
reg   [31:0] x_6_load_reg_2739;
reg   [31:0] x_7_load_reg_2744;
reg   [31:0] x_8_load_reg_2749;
reg   [31:0] x_9_load_reg_2754;
reg   [31:0] x_10_load_reg_2759;
reg   [31:0] x_11_load_reg_2764;
reg   [31:0] x_12_load_reg_2769;
reg   [31:0] x_13_load_reg_2774;
reg   [31:0] x_14_load_reg_2779;
reg   [31:0] x_15_load_reg_2784;
reg   [31:0] x_0_load_2_reg_2789;
reg   [31:0] x_1_load_2_reg_2794;
reg   [31:0] x_2_load_2_reg_2799;
reg   [31:0] x_3_load_2_reg_2804;
reg   [31:0] x_4_load_2_reg_2809;
reg   [31:0] x_5_load_2_reg_2814;
reg   [31:0] x_6_load_2_reg_2819;
reg   [31:0] x_7_load_2_reg_2824;
reg   [31:0] x_8_load_2_reg_2829;
reg   [31:0] x_9_load_2_reg_2834;
reg   [31:0] x_10_load_2_reg_2839;
reg   [31:0] x_11_load_2_reg_2844;
reg   [31:0] x_12_load_2_reg_2849;
reg   [31:0] x_13_load_2_reg_2854;
reg   [31:0] x_14_load_2_reg_2859;
reg   [31:0] x_15_load_2_reg_2864;
reg   [31:0] x_assign_reg_2869;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] x_assign_1_reg_2874;
wire   [31:0] grp_fu_1402_p2;
reg   [31:0] x_assign_2_reg_2879;
wire   [31:0] grp_fu_1406_p2;
reg   [31:0] x_assign_3_reg_2884;
wire   [31:0] grp_fu_1410_p2;
reg   [31:0] x_assign_4_reg_2889;
wire   [31:0] grp_fu_1414_p2;
reg   [31:0] x_assign_5_reg_2894;
wire   [31:0] grp_fu_1418_p2;
reg   [31:0] x_assign_6_reg_2899;
wire   [31:0] grp_fu_1422_p2;
reg   [31:0] x_assign_7_reg_2904;
wire   [31:0] grp_fu_1426_p2;
reg   [31:0] x_assign_8_reg_2909;
wire   [31:0] grp_fu_1430_p2;
reg   [31:0] x_assign_9_reg_2914;
wire   [31:0] grp_fu_1434_p2;
reg   [31:0] x_assign_s_reg_2919;
wire   [31:0] grp_fu_1438_p2;
reg   [31:0] x_assign_10_reg_2924;
wire   [31:0] grp_fu_1442_p2;
reg   [31:0] x_assign_11_reg_2929;
wire   [31:0] grp_fu_1446_p2;
reg   [31:0] x_assign_12_reg_2934;
wire   [31:0] grp_fu_1450_p2;
reg   [31:0] x_assign_13_reg_2939;
wire   [31:0] grp_fu_1454_p2;
reg   [31:0] x_assign_14_reg_2944;
wire   [31:0] grp_fu_1458_p2;
reg   [31:0] x_assign_15_reg_2949;
wire   [31:0] grp_fu_1462_p2;
reg   [31:0] x_assign_16_reg_2954;
wire   [31:0] grp_fu_1466_p2;
reg   [31:0] x_assign_17_reg_2959;
wire   [31:0] grp_fu_1470_p2;
reg   [31:0] x_assign_18_reg_2964;
wire   [31:0] grp_fu_1474_p2;
reg   [31:0] x_assign_19_reg_2969;
reg   [31:0] x_assign_20_reg_2974;
reg   [31:0] x_assign_21_reg_2979;
reg   [31:0] x_assign_22_reg_2984;
reg   [31:0] x_assign_23_reg_2989;
reg   [31:0] x_assign_24_reg_2994;
reg   [31:0] x_assign_25_reg_2999;
reg   [31:0] x_assign_26_reg_3004;
reg   [31:0] x_assign_27_reg_3009;
reg   [31:0] x_assign_28_reg_3014;
reg   [31:0] x_assign_29_reg_3019;
reg   [31:0] x_assign_30_reg_3024;
reg   [31:0] ex_reg_3029;
wire   [63:0] zext_ln340_fu_1822_p1;
reg   [63:0] zext_ln340_reg_3034;
reg   [31:0] ex_1_reg_3059;
wire   [31:0] grp_fu_1494_p2;
reg   [31:0] ex_2_reg_3064;
wire   [31:0] grp_fu_1500_p2;
reg   [31:0] ex_3_reg_3069;
wire   [31:0] grp_fu_1506_p2;
reg   [31:0] ex_4_reg_3074;
wire   [31:0] grp_fu_1512_p2;
reg   [31:0] ex_5_reg_3079;
wire   [31:0] grp_fu_1518_p2;
reg   [31:0] ex_6_reg_3084;
wire   [31:0] grp_fu_1524_p2;
reg   [31:0] ex_7_reg_3089;
wire   [31:0] grp_fu_1530_p2;
reg   [31:0] ex_8_reg_3094;
wire   [31:0] grp_fu_1536_p2;
reg   [31:0] ex_9_reg_3099;
wire   [31:0] grp_fu_1542_p2;
reg   [31:0] ex_10_reg_3104;
reg   [31:0] ex_11_reg_3114;
reg   [31:0] ex_12_reg_3119;
reg   [31:0] ex_13_reg_3124;
reg   [31:0] ex_14_reg_3129;
reg   [31:0] ex_15_reg_3134;
reg   [31:0] ex_16_reg_3139;
reg   [31:0] ex_17_reg_3144;
reg   [31:0] ex_18_reg_3149;
reg   [31:0] ex_19_reg_3154;
reg   [31:0] ex_20_reg_3159;
reg   [31:0] ex_21_reg_3164;
reg   [31:0] ex_22_reg_3219;
reg   [31:0] ex_23_reg_3224;
reg   [31:0] ex_24_reg_3229;
reg   [31:0] ex_25_reg_3234;
reg   [31:0] ex_26_reg_3239;
reg   [31:0] ex_27_reg_3244;
reg   [31:0] ex_28_reg_3249;
reg   [31:0] ex_29_reg_3254;
reg   [31:0] ex_30_reg_3259;
reg   [31:0] ex_31_reg_3264;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln338_fu_1755_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln338_1_fu_1791_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [31:0] add10418_fu_216;
wire   [31:0] grp_fu_1478_p2;
reg   [31:0] ap_sig_allocacmp_add10418_load;
wire    ap_loop_init;
reg   [31:0] add104_120_fu_220;
reg   [31:0] ap_sig_allocacmp_add104_120_load;
reg   [31:0] add104_222_fu_224;
reg   [31:0] ap_sig_allocacmp_add104_222_load;
reg   [31:0] add104_324_fu_228;
reg   [31:0] ap_sig_allocacmp_add104_324_load;
reg   [31:0] add104_426_fu_232;
reg   [31:0] ap_sig_allocacmp_add104_426_load;
reg   [31:0] add104_528_fu_236;
reg   [31:0] ap_sig_allocacmp_add104_528_load;
reg   [31:0] add104_630_fu_240;
reg   [31:0] ap_sig_allocacmp_add104_630_load;
reg   [31:0] add104_732_fu_244;
reg   [31:0] ap_sig_allocacmp_add104_732_load;
reg   [31:0] add104_834_fu_248;
reg   [31:0] ap_sig_allocacmp_add104_834_load;
reg   [31:0] add104_936_fu_252;
reg   [31:0] ap_sig_allocacmp_add104_936_load;
reg   [31:0] add104_1038_fu_256;
reg   [31:0] ap_sig_allocacmp_add104_1038_load;
reg   [31:0] add104_1140_fu_260;
reg   [31:0] ap_sig_allocacmp_add104_1140_load;
reg   [31:0] add104_1242_fu_264;
reg   [31:0] ap_sig_allocacmp_add104_1242_load;
reg   [31:0] add104_1344_fu_268;
reg   [31:0] ap_sig_allocacmp_add104_1344_load;
reg   [31:0] add104_1446_fu_272;
reg   [31:0] ap_sig_allocacmp_add104_1446_load;
reg   [31:0] add104_1548_fu_276;
reg   [31:0] ap_sig_allocacmp_add104_1548_load;
reg   [31:0] add104_1650_fu_280;
reg   [31:0] ap_sig_allocacmp_add104_1650_load;
reg   [31:0] add104_1752_fu_284;
reg   [31:0] ap_sig_allocacmp_add104_1752_load;
reg   [31:0] add104_1854_fu_288;
reg   [31:0] ap_sig_allocacmp_add104_1854_load;
reg   [31:0] add104_1956_fu_292;
reg   [31:0] ap_sig_allocacmp_add104_1956_load;
reg   [31:0] add104_2058_fu_296;
reg   [31:0] ap_sig_allocacmp_add104_2058_load;
reg   [31:0] add104_2160_fu_300;
reg   [31:0] ap_sig_allocacmp_add104_2160_load;
reg   [31:0] add104_2262_fu_304;
reg   [31:0] ap_sig_allocacmp_add104_2262_load;
reg   [31:0] add104_2364_fu_308;
reg   [31:0] ap_sig_allocacmp_add104_2364_load;
reg   [31:0] add104_2466_fu_312;
reg   [31:0] ap_sig_allocacmp_add104_2466_load;
reg   [31:0] add104_2568_fu_316;
reg   [31:0] ap_sig_allocacmp_add104_2568_load;
reg   [31:0] add104_2670_fu_320;
reg   [31:0] ap_sig_allocacmp_add104_2670_load;
reg   [31:0] add104_2772_fu_324;
reg   [31:0] ap_sig_allocacmp_add104_2772_load;
reg   [31:0] add104_2874_fu_328;
reg   [31:0] ap_sig_allocacmp_add104_2874_load;
reg   [31:0] add104_2976_fu_332;
reg   [31:0] ap_sig_allocacmp_add104_2976_load;
reg   [31:0] add104_3078_fu_336;
reg   [31:0] ap_sig_allocacmp_add104_3078_load;
reg   [31:0] add104_3180_fu_340;
reg   [31:0] ap_sig_allocacmp_add104_3180_load;
reg   [15:0] idx_fu_344;
wire   [15:0] add_ln329_fu_1811_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_1394_p0;
reg   [31:0] grp_fu_1394_p1;
reg   [31:0] grp_fu_1398_p0;
reg   [31:0] grp_fu_1398_p1;
reg   [31:0] grp_fu_1402_p0;
reg   [31:0] grp_fu_1402_p1;
reg   [31:0] grp_fu_1406_p0;
reg   [31:0] grp_fu_1406_p1;
reg   [31:0] grp_fu_1410_p0;
reg   [31:0] grp_fu_1410_p1;
reg   [31:0] grp_fu_1414_p0;
reg   [31:0] grp_fu_1414_p1;
reg   [31:0] grp_fu_1418_p0;
reg   [31:0] grp_fu_1418_p1;
reg   [31:0] grp_fu_1422_p0;
reg   [31:0] grp_fu_1422_p1;
reg   [31:0] grp_fu_1426_p0;
reg   [31:0] grp_fu_1426_p1;
reg   [31:0] grp_fu_1430_p0;
reg   [31:0] grp_fu_1430_p1;
reg   [31:0] grp_fu_1434_p0;
reg   [31:0] grp_fu_1434_p1;
reg   [31:0] grp_fu_1438_p0;
reg   [31:0] grp_fu_1438_p1;
reg   [31:0] grp_fu_1442_p0;
reg   [31:0] grp_fu_1442_p1;
reg   [31:0] grp_fu_1446_p0;
reg   [31:0] grp_fu_1446_p1;
reg   [31:0] grp_fu_1450_p0;
reg   [31:0] grp_fu_1450_p1;
reg   [31:0] grp_fu_1454_p0;
reg   [31:0] grp_fu_1454_p1;
reg   [31:0] grp_fu_1458_p0;
reg   [31:0] grp_fu_1458_p1;
reg   [31:0] grp_fu_1462_p0;
reg   [31:0] grp_fu_1462_p1;
reg   [31:0] grp_fu_1466_p0;
reg   [31:0] grp_fu_1466_p1;
reg   [31:0] grp_fu_1470_p0;
reg   [31:0] grp_fu_1470_p1;
reg   [31:0] grp_fu_1474_p0;
reg   [31:0] grp_fu_1474_p1;
reg   [31:0] grp_fu_1482_p1;
reg   [31:0] grp_fu_1488_p1;
reg   [31:0] grp_fu_1494_p1;
reg   [31:0] grp_fu_1500_p1;
reg   [31:0] grp_fu_1506_p1;
reg   [31:0] grp_fu_1512_p1;
reg   [31:0] grp_fu_1518_p1;
reg   [31:0] grp_fu_1524_p1;
reg   [31:0] grp_fu_1530_p1;
reg   [31:0] grp_fu_1536_p1;
reg   [31:0] grp_fu_1542_p1;
wire   [10:0] lshr_ln1_fu_1745_p4;
wire   [10:0] or_ln338_fu_1785_p2;
reg   [1:0] grp_fu_1394_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
reg   [1:0] grp_fu_1398_opcode;
reg   [1:0] grp_fu_1402_opcode;
reg   [1:0] grp_fu_1406_opcode;
reg   [1:0] grp_fu_1410_opcode;
reg   [1:0] grp_fu_1414_opcode;
reg   [1:0] grp_fu_1418_opcode;
reg   [1:0] grp_fu_1422_opcode;
reg   [1:0] grp_fu_1426_opcode;
reg   [1:0] grp_fu_1430_opcode;
reg   [1:0] grp_fu_1434_opcode;
reg   [1:0] grp_fu_1438_opcode;
reg   [1:0] grp_fu_1442_opcode;
reg   [1:0] grp_fu_1446_opcode;
reg   [1:0] grp_fu_1450_opcode;
reg   [1:0] grp_fu_1454_opcode;
reg   [1:0] grp_fu_1458_opcode;
reg   [1:0] grp_fu_1462_opcode;
reg   [1:0] grp_fu_1466_opcode;
reg   [1:0] grp_fu_1470_opcode;
reg   [1:0] grp_fu_1474_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter5_stage1;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1402_p0),
    .din1(grp_fu_1402_p1),
    .opcode(grp_fu_1402_opcode),
    .ce(1'b1),
    .dout(grp_fu_1402_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .din1(grp_fu_1406_p1),
    .opcode(grp_fu_1406_opcode),
    .ce(1'b1),
    .dout(grp_fu_1406_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1410_p0),
    .din1(grp_fu_1410_p1),
    .opcode(grp_fu_1410_opcode),
    .ce(1'b1),
    .dout(grp_fu_1410_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U454(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1414_p0),
    .din1(grp_fu_1414_p1),
    .opcode(grp_fu_1414_opcode),
    .ce(1'b1),
    .dout(grp_fu_1414_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U455(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1418_p0),
    .din1(grp_fu_1418_p1),
    .opcode(grp_fu_1418_opcode),
    .ce(1'b1),
    .dout(grp_fu_1418_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U456(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1422_p0),
    .din1(grp_fu_1422_p1),
    .opcode(grp_fu_1422_opcode),
    .ce(1'b1),
    .dout(grp_fu_1422_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U457(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1426_p0),
    .din1(grp_fu_1426_p1),
    .opcode(grp_fu_1426_opcode),
    .ce(1'b1),
    .dout(grp_fu_1426_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1430_p0),
    .din1(grp_fu_1430_p1),
    .opcode(grp_fu_1430_opcode),
    .ce(1'b1),
    .dout(grp_fu_1430_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1434_p0),
    .din1(grp_fu_1434_p1),
    .opcode(grp_fu_1434_opcode),
    .ce(1'b1),
    .dout(grp_fu_1434_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1438_p0),
    .din1(grp_fu_1438_p1),
    .opcode(grp_fu_1438_opcode),
    .ce(1'b1),
    .dout(grp_fu_1438_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U461(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1442_p0),
    .din1(grp_fu_1442_p1),
    .opcode(grp_fu_1442_opcode),
    .ce(1'b1),
    .dout(grp_fu_1442_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1446_p0),
    .din1(grp_fu_1446_p1),
    .opcode(grp_fu_1446_opcode),
    .ce(1'b1),
    .dout(grp_fu_1446_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1450_p0),
    .din1(grp_fu_1450_p1),
    .opcode(grp_fu_1450_opcode),
    .ce(1'b1),
    .dout(grp_fu_1450_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1454_p0),
    .din1(grp_fu_1454_p1),
    .opcode(grp_fu_1454_opcode),
    .ce(1'b1),
    .dout(grp_fu_1454_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1458_p0),
    .din1(grp_fu_1458_p1),
    .opcode(grp_fu_1458_opcode),
    .ce(1'b1),
    .dout(grp_fu_1458_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1462_p0),
    .din1(grp_fu_1462_p1),
    .opcode(grp_fu_1462_opcode),
    .ce(1'b1),
    .dout(grp_fu_1462_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1466_p0),
    .din1(grp_fu_1466_p1),
    .opcode(grp_fu_1466_opcode),
    .ce(1'b1),
    .dout(grp_fu_1466_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1470_p0),
    .din1(grp_fu_1470_p1),
    .opcode(grp_fu_1470_opcode),
    .ce(1'b1),
    .dout(grp_fu_1470_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U469(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1474_p0),
    .din1(grp_fu_1474_p1),
    .opcode(grp_fu_1474_opcode),
    .ce(1'b1),
    .dout(grp_fu_1474_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U470(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_add10418_load),
    .din1(ex_reg_3029),
    .ce(1'b1),
    .dout(grp_fu_1478_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U473(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1494_p1),
    .ce(1'b1),
    .dout(grp_fu_1494_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U474(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1500_p1),
    .ce(1'b1),
    .dout(grp_fu_1500_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U475(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1506_p1),
    .ce(1'b1),
    .dout(grp_fu_1506_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U476(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1512_p1),
    .ce(1'b1),
    .dout(grp_fu_1512_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U477(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1518_p1),
    .ce(1'b1),
    .dout(grp_fu_1518_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U478(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1524_p1),
    .ce(1'b1),
    .dout(grp_fu_1524_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U479(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1530_p1),
    .ce(1'b1),
    .dout(grp_fu_1530_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U480(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1536_p1),
    .ce(1'b1),
    .dout(grp_fu_1536_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U481(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1542_p1),
    .ce(1'b1),
    .dout(grp_fu_1542_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add10418_fu_216 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add10418_fu_216 <= grp_fu_1478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_1038_fu_256 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_1038_fu_256 <= grp_fu_1474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1140_fu_260 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1140_fu_260 <= grp_fu_720_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_120_fu_220 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_120_fu_220 <= grp_fu_1438_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1242_fu_264 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1242_fu_264 <= grp_fu_1479_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1344_fu_268 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1344_fu_268 <= grp_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1446_fu_272 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1446_fu_272 <= grp_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1548_fu_276 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1548_fu_276 <= grp_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1650_fu_280 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1650_fu_280 <= grp_fu_1414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1752_fu_284 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1752_fu_284 <= grp_fu_1418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1854_fu_288 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1854_fu_288 <= grp_fu_1422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_1956_fu_292 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1956_fu_292 <= grp_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2058_fu_296 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2058_fu_296 <= grp_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2160_fu_300 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2160_fu_300 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_222_fu_224 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_222_fu_224 <= grp_fu_1442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2262_fu_304 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2262_fu_304 <= grp_fu_1438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2364_fu_308 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2364_fu_308 <= grp_fu_1442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2466_fu_312 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2466_fu_312 <= grp_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2568_fu_316 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2568_fu_316 <= grp_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2670_fu_320 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2670_fu_320 <= grp_fu_1454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2772_fu_324 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2772_fu_324 <= grp_fu_1458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2874_fu_328 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2874_fu_328 <= grp_fu_1462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_2976_fu_332 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2976_fu_332 <= grp_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_3078_fu_336 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3078_fu_336 <= grp_fu_1470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add104_3180_fu_340 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3180_fu_340 <= grp_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_324_fu_228 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_324_fu_228 <= grp_fu_1446_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_426_fu_232 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_426_fu_232 <= grp_fu_1450_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_528_fu_236 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_528_fu_236 <= grp_fu_1454_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_630_fu_240 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_630_fu_240 <= grp_fu_1458_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_732_fu_244 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_732_fu_244 <= grp_fu_1462_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_834_fu_248 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_834_fu_248 <= grp_fu_1466_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add104_936_fu_252 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            add104_936_fu_252 <= grp_fu_1470_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_1737_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_344 <= add_ln329_fu_1811_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_344 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ex_10_reg_3104 <= grp_fu_1542_p2;
        ex_1_reg_3059 <= grp_fu_1487_p_dout0;
        ex_2_reg_3064 <= grp_fu_1494_p2;
        ex_3_reg_3069 <= grp_fu_1500_p2;
        ex_4_reg_3074 <= grp_fu_1506_p2;
        ex_5_reg_3079 <= grp_fu_1512_p2;
        ex_6_reg_3084 <= grp_fu_1518_p2;
        ex_7_reg_3089 <= grp_fu_1524_p2;
        ex_8_reg_3094 <= grp_fu_1530_p2;
        ex_9_reg_3099 <= grp_fu_1536_p2;
        ex_reg_3029 <= grp_fu_1483_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ex_11_reg_3114 <= grp_fu_1483_p_dout0;
        ex_12_reg_3119 <= grp_fu_1487_p_dout0;
        ex_13_reg_3124 <= grp_fu_1494_p2;
        ex_14_reg_3129 <= grp_fu_1500_p2;
        ex_15_reg_3134 <= grp_fu_1506_p2;
        ex_16_reg_3139 <= grp_fu_1512_p2;
        ex_17_reg_3144 <= grp_fu_1518_p2;
        ex_18_reg_3149 <= grp_fu_1524_p2;
        ex_19_reg_3154 <= grp_fu_1530_p2;
        ex_20_reg_3159 <= grp_fu_1536_p2;
        ex_21_reg_3164 <= grp_fu_1542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ex_22_reg_3219 <= grp_fu_1483_p_dout0;
        ex_23_reg_3224 <= grp_fu_1487_p_dout0;
        ex_24_reg_3229 <= grp_fu_1494_p2;
        ex_25_reg_3234 <= grp_fu_1500_p2;
        ex_26_reg_3239 <= grp_fu_1506_p2;
        ex_27_reg_3244 <= grp_fu_1512_p2;
        ex_28_reg_3249 <= grp_fu_1518_p2;
        ex_29_reg_3254 <= grp_fu_1524_p2;
        ex_30_reg_3259 <= grp_fu_1530_p2;
        ex_31_reg_3264 <= grp_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1737_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_2549 <= {{ap_sig_allocacmp_i[14:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_2549_pp0_iter1_reg <= lshr_ln2_reg_2549;
        lshr_ln2_reg_2549_pp0_iter2_reg <= lshr_ln2_reg_2549_pp0_iter1_reg;
        lshr_ln2_reg_2549_pp0_iter3_reg <= lshr_ln2_reg_2549_pp0_iter2_reg;
        lshr_ln2_reg_2549_pp0_iter4_reg <= lshr_ln2_reg_2549_pp0_iter3_reg;
        tmp_reg_2540 <= ap_sig_allocacmp_i[32'd15];
        tmp_reg_2540_pp0_iter1_reg <= tmp_reg_2540;
        tmp_reg_2540_pp0_iter2_reg <= tmp_reg_2540_pp0_iter1_reg;
        tmp_reg_2540_pp0_iter3_reg <= tmp_reg_2540_pp0_iter2_reg;
        tmp_reg_2540_pp0_iter4_reg <= tmp_reg_2540_pp0_iter3_reg;
        tmp_reg_2540_pp0_iter5_reg <= tmp_reg_2540_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_2_reg_2789 <= x_0_q0;
        x_0_load_reg_2709 <= x_0_q1;
        x_10_load_2_reg_2839 <= x_10_q0;
        x_10_load_reg_2759 <= x_10_q1;
        x_11_load_2_reg_2844 <= x_11_q0;
        x_11_load_reg_2764 <= x_11_q1;
        x_12_load_2_reg_2849 <= x_12_q0;
        x_12_load_reg_2769 <= x_12_q1;
        x_13_load_2_reg_2854 <= x_13_q0;
        x_13_load_reg_2774 <= x_13_q1;
        x_14_load_2_reg_2859 <= x_14_q0;
        x_14_load_reg_2779 <= x_14_q1;
        x_15_load_2_reg_2864 <= x_15_q0;
        x_15_load_reg_2784 <= x_15_q1;
        x_1_load_2_reg_2794 <= x_1_q0;
        x_1_load_reg_2714 <= x_1_q1;
        x_2_load_2_reg_2799 <= x_2_q0;
        x_2_load_reg_2719 <= x_2_q1;
        x_3_load_2_reg_2804 <= x_3_q0;
        x_3_load_reg_2724 <= x_3_q1;
        x_4_load_2_reg_2809 <= x_4_q0;
        x_4_load_reg_2729 <= x_4_q1;
        x_5_load_2_reg_2814 <= x_5_q0;
        x_5_load_reg_2734 <= x_5_q1;
        x_6_load_2_reg_2819 <= x_6_q0;
        x_6_load_reg_2739 <= x_6_q1;
        x_7_load_2_reg_2824 <= x_7_q0;
        x_7_load_reg_2744 <= x_7_q1;
        x_8_load_2_reg_2829 <= x_8_q0;
        x_8_load_reg_2749 <= x_8_q1;
        x_9_load_2_reg_2834 <= x_9_q0;
        x_9_load_reg_2754 <= x_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_assign_10_reg_2924 <= grp_fu_1438_p2;
        x_assign_11_reg_2929 <= grp_fu_1442_p2;
        x_assign_12_reg_2934 <= grp_fu_1446_p2;
        x_assign_13_reg_2939 <= grp_fu_1450_p2;
        x_assign_14_reg_2944 <= grp_fu_1454_p2;
        x_assign_15_reg_2949 <= grp_fu_1458_p2;
        x_assign_16_reg_2954 <= grp_fu_1462_p2;
        x_assign_17_reg_2959 <= grp_fu_1466_p2;
        x_assign_18_reg_2964 <= grp_fu_1470_p2;
        x_assign_19_reg_2969 <= grp_fu_1474_p2;
        x_assign_1_reg_2874 <= grp_fu_1479_p_dout0;
        x_assign_2_reg_2879 <= grp_fu_1402_p2;
        x_assign_3_reg_2884 <= grp_fu_1406_p2;
        x_assign_4_reg_2889 <= grp_fu_1410_p2;
        x_assign_5_reg_2894 <= grp_fu_1414_p2;
        x_assign_6_reg_2899 <= grp_fu_1418_p2;
        x_assign_7_reg_2904 <= grp_fu_1422_p2;
        x_assign_8_reg_2909 <= grp_fu_1426_p2;
        x_assign_9_reg_2914 <= grp_fu_1430_p2;
        x_assign_reg_2869 <= grp_fu_720_p_dout0;
        x_assign_s_reg_2919 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_assign_20_reg_2974 <= grp_fu_720_p_dout0;
        x_assign_21_reg_2979 <= grp_fu_1479_p_dout0;
        x_assign_22_reg_2984 <= grp_fu_1402_p2;
        x_assign_23_reg_2989 <= grp_fu_1406_p2;
        x_assign_24_reg_2994 <= grp_fu_1410_p2;
        x_assign_25_reg_2999 <= grp_fu_1414_p2;
        x_assign_26_reg_3004 <= grp_fu_1418_p2;
        x_assign_27_reg_3009 <= grp_fu_1422_p2;
        x_assign_28_reg_3014 <= grp_fu_1426_p2;
        x_assign_29_reg_3019 <= grp_fu_1430_p2;
        x_assign_30_reg_3024 <= grp_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln340_reg_3034[9 : 0] <= zext_ln340_fu_1822_p1[9 : 0];
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add10418_out_ap_vld = 1'b1;
    end else begin
        add10418_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1038_out_ap_vld = 1'b1;
    end else begin
        add104_1038_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1140_out_ap_vld = 1'b1;
    end else begin
        add104_1140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_120_out_ap_vld = 1'b1;
    end else begin
        add104_120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1242_out_ap_vld = 1'b1;
    end else begin
        add104_1242_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1344_out_ap_vld = 1'b1;
    end else begin
        add104_1344_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1446_out_ap_vld = 1'b1;
    end else begin
        add104_1446_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1548_out_ap_vld = 1'b1;
    end else begin
        add104_1548_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1650_out_ap_vld = 1'b1;
    end else begin
        add104_1650_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1752_out_ap_vld = 1'b1;
    end else begin
        add104_1752_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1854_out_ap_vld = 1'b1;
    end else begin
        add104_1854_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1956_out_ap_vld = 1'b1;
    end else begin
        add104_1956_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2058_out_ap_vld = 1'b1;
    end else begin
        add104_2058_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2160_out_ap_vld = 1'b1;
    end else begin
        add104_2160_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_222_out_ap_vld = 1'b1;
    end else begin
        add104_222_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2262_out_ap_vld = 1'b1;
    end else begin
        add104_2262_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2364_out_ap_vld = 1'b1;
    end else begin
        add104_2364_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2466_out_ap_vld = 1'b1;
    end else begin
        add104_2466_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2568_out_ap_vld = 1'b1;
    end else begin
        add104_2568_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2670_out_ap_vld = 1'b1;
    end else begin
        add104_2670_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2772_out_ap_vld = 1'b1;
    end else begin
        add104_2772_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2874_out_ap_vld = 1'b1;
    end else begin
        add104_2874_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2976_out_ap_vld = 1'b1;
    end else begin
        add104_2976_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3078_out_ap_vld = 1'b1;
    end else begin
        add104_3078_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3180_out_ap_vld = 1'b1;
    end else begin
        add104_3180_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_324_out_ap_vld = 1'b1;
    end else begin
        add104_324_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_426_out_ap_vld = 1'b1;
    end else begin
        add104_426_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_528_out_ap_vld = 1'b1;
    end else begin
        add104_528_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_630_out_ap_vld = 1'b1;
    end else begin
        add104_630_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_732_out_ap_vld = 1'b1;
    end else begin
        add104_732_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_834_out_ap_vld = 1'b1;
    end else begin
        add104_834_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_936_out_ap_vld = 1'b1;
    end else begin
        add104_936_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2540_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add10418_load = grp_fu_1478_p2;
    end else begin
        ap_sig_allocacmp_add10418_load = add10418_fu_216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_1038_load = grp_fu_1474_p2;
    end else begin
        ap_sig_allocacmp_add104_1038_load = add104_1038_fu_256;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1140_load = grp_fu_720_p_dout0;
    end else begin
        ap_sig_allocacmp_add104_1140_load = add104_1140_fu_260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_120_load = grp_fu_1438_p2;
    end else begin
        ap_sig_allocacmp_add104_120_load = add104_120_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1242_load = grp_fu_1479_p_dout0;
    end else begin
        ap_sig_allocacmp_add104_1242_load = add104_1242_fu_264;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1344_load = grp_fu_1402_p2;
    end else begin
        ap_sig_allocacmp_add104_1344_load = add104_1344_fu_268;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1446_load = grp_fu_1406_p2;
    end else begin
        ap_sig_allocacmp_add104_1446_load = add104_1446_fu_272;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1548_load = grp_fu_1410_p2;
    end else begin
        ap_sig_allocacmp_add104_1548_load = add104_1548_fu_276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1650_load = grp_fu_1414_p2;
    end else begin
        ap_sig_allocacmp_add104_1650_load = add104_1650_fu_280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1752_load = grp_fu_1418_p2;
    end else begin
        ap_sig_allocacmp_add104_1752_load = add104_1752_fu_284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1854_load = grp_fu_1422_p2;
    end else begin
        ap_sig_allocacmp_add104_1854_load = add104_1854_fu_288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_1956_load = grp_fu_1426_p2;
    end else begin
        ap_sig_allocacmp_add104_1956_load = add104_1956_fu_292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2058_load = grp_fu_1430_p2;
    end else begin
        ap_sig_allocacmp_add104_2058_load = add104_2058_fu_296;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2160_load = grp_fu_1434_p2;
    end else begin
        ap_sig_allocacmp_add104_2160_load = add104_2160_fu_300;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_222_load = grp_fu_1442_p2;
    end else begin
        ap_sig_allocacmp_add104_222_load = add104_222_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2262_load = grp_fu_1438_p2;
    end else begin
        ap_sig_allocacmp_add104_2262_load = add104_2262_fu_304;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2364_load = grp_fu_1442_p2;
    end else begin
        ap_sig_allocacmp_add104_2364_load = add104_2364_fu_308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2466_load = grp_fu_1446_p2;
    end else begin
        ap_sig_allocacmp_add104_2466_load = add104_2466_fu_312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2568_load = grp_fu_1450_p2;
    end else begin
        ap_sig_allocacmp_add104_2568_load = add104_2568_fu_316;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2670_load = grp_fu_1454_p2;
    end else begin
        ap_sig_allocacmp_add104_2670_load = add104_2670_fu_320;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2772_load = grp_fu_1458_p2;
    end else begin
        ap_sig_allocacmp_add104_2772_load = add104_2772_fu_324;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2874_load = grp_fu_1462_p2;
    end else begin
        ap_sig_allocacmp_add104_2874_load = add104_2874_fu_328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_2976_load = grp_fu_1466_p2;
    end else begin
        ap_sig_allocacmp_add104_2976_load = add104_2976_fu_332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_3078_load = grp_fu_1470_p2;
    end else begin
        ap_sig_allocacmp_add104_3078_load = add104_3078_fu_336;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add104_3180_load = grp_fu_1474_p2;
    end else begin
        ap_sig_allocacmp_add104_3180_load = add104_3180_fu_340;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_324_load = grp_fu_1446_p2;
    end else begin
        ap_sig_allocacmp_add104_324_load = add104_324_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_426_load = grp_fu_1450_p2;
    end else begin
        ap_sig_allocacmp_add104_426_load = add104_426_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_528_load = grp_fu_1454_p2;
    end else begin
        ap_sig_allocacmp_add104_528_load = add104_528_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_630_load = grp_fu_1458_p2;
    end else begin
        ap_sig_allocacmp_add104_630_load = add104_630_fu_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_732_load = grp_fu_1462_p2;
    end else begin
        ap_sig_allocacmp_add104_732_load = add104_732_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_834_load = grp_fu_1466_p2;
    end else begin
        ap_sig_allocacmp_add104_834_load = add104_834_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add104_936_load = grp_fu_1470_p2;
    end else begin
        ap_sig_allocacmp_add104_936_load = add104_936_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_344;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_10_we0 = 1'b1;
    end else begin
        exp_x_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_11_we0 = 1'b1;
    end else begin
        exp_x_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_12_we0 = 1'b1;
    end else begin
        exp_x_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_13_we0 = 1'b1;
    end else begin
        exp_x_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_14_we0 = 1'b1;
    end else begin
        exp_x_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_15_we0 = 1'b1;
    end else begin
        exp_x_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_16_we0 = 1'b1;
    end else begin
        exp_x_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_17_we0 = 1'b1;
    end else begin
        exp_x_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_18_we0 = 1'b1;
    end else begin
        exp_x_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_19_we0 = 1'b1;
    end else begin
        exp_x_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_1_we0 = 1'b1;
    end else begin
        exp_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_20_we0 = 1'b1;
    end else begin
        exp_x_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_21_we0 = 1'b1;
    end else begin
        exp_x_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_we0 = 1'b1;
    end else begin
        exp_x_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_we0 = 1'b1;
    end else begin
        exp_x_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_we0 = 1'b1;
    end else begin
        exp_x_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_we0 = 1'b1;
    end else begin
        exp_x_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_we0 = 1'b1;
    end else begin
        exp_x_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_we0 = 1'b1;
    end else begin
        exp_x_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_we0 = 1'b1;
    end else begin
        exp_x_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_we0 = 1'b1;
    end else begin
        exp_x_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_2_we0 = 1'b1;
    end else begin
        exp_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_we0 = 1'b1;
    end else begin
        exp_x_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_we0 = 1'b1;
    end else begin
        exp_x_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_we0 = 1'b1;
    end else begin
        exp_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_we0 = 1'b1;
    end else begin
        exp_x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_we0 = 1'b1;
    end else begin
        exp_x_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_6_we0 = 1'b1;
    end else begin
        exp_x_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_7_we0 = 1'b1;
    end else begin
        exp_x_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_8_we0 = 1'b1;
    end else begin
        exp_x_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_9_we0 = 1'b1;
    end else begin
        exp_x_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_we0 = 1'b1;
    end else begin
        exp_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1394_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_opcode = 2'd0;
    end else begin
        grp_fu_1394_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p0 = ap_sig_allocacmp_add104_1140_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p0 = x_5_load_2_reg_2814;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p0 = x_0_load_reg_2709;
    end else begin
        grp_fu_1394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p1 = ex_11_reg_3114;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1394_p1 = max_val_31;
    end else begin
        grp_fu_1394_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1398_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1398_opcode = 2'd0;
    end else begin
        grp_fu_1398_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1398_p0 = ap_sig_allocacmp_add104_1242_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1398_p0 = x_6_load_2_reg_2819;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1398_p0 = x_1_load_reg_2714;
    end else begin
        grp_fu_1398_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1398_p1 = ex_12_reg_3119;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1398_p1 = max_val_31;
    end else begin
        grp_fu_1398_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1402_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1402_opcode = 2'd0;
    end else begin
        grp_fu_1402_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1402_p0 = ap_sig_allocacmp_add104_1344_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1402_p0 = x_7_load_2_reg_2824;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1402_p0 = x_2_load_reg_2719;
    end else begin
        grp_fu_1402_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1402_p1 = ex_13_reg_3124;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1402_p1 = max_val_31;
    end else begin
        grp_fu_1402_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1406_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1406_opcode = 2'd0;
    end else begin
        grp_fu_1406_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1406_p0 = ap_sig_allocacmp_add104_1446_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1406_p0 = x_8_load_2_reg_2829;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1406_p0 = x_3_load_reg_2724;
    end else begin
        grp_fu_1406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1406_p1 = ex_14_reg_3129;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1406_p1 = max_val_31;
    end else begin
        grp_fu_1406_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1410_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1410_opcode = 2'd0;
    end else begin
        grp_fu_1410_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1410_p0 = ap_sig_allocacmp_add104_1548_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1410_p0 = x_9_load_2_reg_2834;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1410_p0 = x_4_load_reg_2729;
    end else begin
        grp_fu_1410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1410_p1 = ex_15_reg_3134;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1410_p1 = max_val_31;
    end else begin
        grp_fu_1410_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1414_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1414_opcode = 2'd0;
    end else begin
        grp_fu_1414_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1414_p0 = ap_sig_allocacmp_add104_1650_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1414_p0 = x_10_load_2_reg_2839;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1414_p0 = x_5_load_reg_2734;
    end else begin
        grp_fu_1414_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1414_p1 = ex_16_reg_3139;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1414_p1 = max_val_31;
    end else begin
        grp_fu_1414_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1418_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1418_opcode = 2'd0;
    end else begin
        grp_fu_1418_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1418_p0 = ap_sig_allocacmp_add104_1752_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1418_p0 = x_11_load_2_reg_2844;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1418_p0 = x_6_load_reg_2739;
    end else begin
        grp_fu_1418_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1418_p1 = ex_17_reg_3144;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1418_p1 = max_val_31;
    end else begin
        grp_fu_1418_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1422_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1422_opcode = 2'd0;
    end else begin
        grp_fu_1422_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1422_p0 = ap_sig_allocacmp_add104_1854_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1422_p0 = x_12_load_2_reg_2849;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1422_p0 = x_7_load_reg_2744;
    end else begin
        grp_fu_1422_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1422_p1 = ex_18_reg_3149;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1422_p1 = max_val_31;
    end else begin
        grp_fu_1422_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1426_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1426_opcode = 2'd0;
    end else begin
        grp_fu_1426_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1426_p0 = ap_sig_allocacmp_add104_1956_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1426_p0 = x_13_load_2_reg_2854;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1426_p0 = x_8_load_reg_2749;
    end else begin
        grp_fu_1426_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1426_p1 = ex_19_reg_3154;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1426_p1 = max_val_31;
    end else begin
        grp_fu_1426_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1430_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1430_opcode = 2'd0;
    end else begin
        grp_fu_1430_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1430_p0 = ap_sig_allocacmp_add104_2058_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1430_p0 = x_14_load_2_reg_2859;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1430_p0 = x_9_load_reg_2754;
    end else begin
        grp_fu_1430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1430_p1 = ex_20_reg_3159;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1430_p1 = max_val_31;
    end else begin
        grp_fu_1430_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1434_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1434_opcode = 2'd0;
    end else begin
        grp_fu_1434_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1434_p0 = ap_sig_allocacmp_add104_2160_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1434_p0 = x_15_load_2_reg_2864;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1434_p0 = x_10_load_reg_2759;
    end else begin
        grp_fu_1434_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1434_p1 = ex_21_reg_3164;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1434_p1 = max_val_31;
    end else begin
        grp_fu_1434_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1438_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1438_opcode = 2'd0;
    end else begin
        grp_fu_1438_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1438_p0 = ap_sig_allocacmp_add104_2262_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1438_p0 = ap_sig_allocacmp_add104_120_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1438_p0 = x_11_load_reg_2764;
    end else begin
        grp_fu_1438_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1438_p1 = ex_22_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1438_p1 = ex_1_reg_3059;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1438_p1 = max_val_31;
    end else begin
        grp_fu_1438_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1442_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1442_opcode = 2'd0;
    end else begin
        grp_fu_1442_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1442_p0 = ap_sig_allocacmp_add104_2364_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1442_p0 = ap_sig_allocacmp_add104_222_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1442_p0 = x_12_load_reg_2769;
    end else begin
        grp_fu_1442_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1442_p1 = ex_23_reg_3224;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1442_p1 = ex_2_reg_3064;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1442_p1 = max_val_31;
    end else begin
        grp_fu_1442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1446_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1446_opcode = 2'd0;
    end else begin
        grp_fu_1446_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1446_p0 = ap_sig_allocacmp_add104_2466_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1446_p0 = ap_sig_allocacmp_add104_324_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1446_p0 = x_13_load_reg_2774;
    end else begin
        grp_fu_1446_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1446_p1 = ex_24_reg_3229;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1446_p1 = ex_3_reg_3069;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1446_p1 = max_val_31;
    end else begin
        grp_fu_1446_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1450_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1450_opcode = 2'd0;
    end else begin
        grp_fu_1450_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1450_p0 = ap_sig_allocacmp_add104_2568_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1450_p0 = ap_sig_allocacmp_add104_426_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1450_p0 = x_14_load_reg_2779;
    end else begin
        grp_fu_1450_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1450_p1 = ex_25_reg_3234;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1450_p1 = ex_4_reg_3074;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1450_p1 = max_val_31;
    end else begin
        grp_fu_1450_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1454_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1454_opcode = 2'd0;
    end else begin
        grp_fu_1454_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1454_p0 = ap_sig_allocacmp_add104_2670_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1454_p0 = ap_sig_allocacmp_add104_528_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1454_p0 = x_15_load_reg_2784;
    end else begin
        grp_fu_1454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1454_p1 = ex_26_reg_3239;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1454_p1 = ex_5_reg_3079;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1454_p1 = max_val_31;
    end else begin
        grp_fu_1454_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1458_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1458_opcode = 2'd0;
    end else begin
        grp_fu_1458_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1458_p0 = ap_sig_allocacmp_add104_2772_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1458_p0 = ap_sig_allocacmp_add104_630_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1458_p0 = x_0_load_2_reg_2789;
    end else begin
        grp_fu_1458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1458_p1 = ex_27_reg_3244;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1458_p1 = ex_6_reg_3084;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1458_p1 = max_val_31;
    end else begin
        grp_fu_1458_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1462_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1462_opcode = 2'd0;
    end else begin
        grp_fu_1462_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1462_p0 = ap_sig_allocacmp_add104_2874_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1462_p0 = ap_sig_allocacmp_add104_732_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1462_p0 = x_1_load_2_reg_2794;
    end else begin
        grp_fu_1462_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1462_p1 = ex_28_reg_3249;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1462_p1 = ex_7_reg_3089;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1462_p1 = max_val_31;
    end else begin
        grp_fu_1462_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1466_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1466_opcode = 2'd0;
    end else begin
        grp_fu_1466_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1466_p0 = ap_sig_allocacmp_add104_2976_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1466_p0 = ap_sig_allocacmp_add104_834_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1466_p0 = x_2_load_2_reg_2799;
    end else begin
        grp_fu_1466_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1466_p1 = ex_29_reg_3254;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1466_p1 = ex_8_reg_3094;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1466_p1 = max_val_31;
    end else begin
        grp_fu_1466_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1470_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1470_opcode = 2'd0;
    end else begin
        grp_fu_1470_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1470_p0 = ap_sig_allocacmp_add104_3078_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1470_p0 = ap_sig_allocacmp_add104_936_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1470_p0 = x_3_load_2_reg_2804;
    end else begin
        grp_fu_1470_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1470_p1 = ex_30_reg_3259;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1470_p1 = ex_9_reg_3099;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1470_p1 = max_val_31;
    end else begin
        grp_fu_1470_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_reg_2540 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1474_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1474_opcode = 2'd0;
    end else begin
        grp_fu_1474_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1474_p0 = ap_sig_allocacmp_add104_3180_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1474_p0 = ap_sig_allocacmp_add104_1038_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1474_p0 = x_4_load_2_reg_2809;
    end else begin
        grp_fu_1474_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1474_p1 = ex_31_reg_3264;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1474_p1 = ex_10_reg_3104;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1474_p1 = max_val_31;
    end else begin
        grp_fu_1474_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1482_p1 = x_assign_21_reg_2979;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1482_p1 = x_assign_10_reg_2924;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1482_p1 = x_assign_reg_2869;
        end else begin
            grp_fu_1482_p1 = 'bx;
        end
    end else begin
        grp_fu_1482_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1488_p1 = x_assign_22_reg_2984;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1488_p1 = x_assign_11_reg_2929;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1488_p1 = x_assign_1_reg_2874;
        end else begin
            grp_fu_1488_p1 = 'bx;
        end
    end else begin
        grp_fu_1488_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1494_p1 = x_assign_23_reg_2989;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1494_p1 = x_assign_12_reg_2934;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1494_p1 = x_assign_2_reg_2879;
        end else begin
            grp_fu_1494_p1 = 'bx;
        end
    end else begin
        grp_fu_1494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1500_p1 = x_assign_24_reg_2994;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1500_p1 = x_assign_13_reg_2939;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1500_p1 = x_assign_3_reg_2884;
        end else begin
            grp_fu_1500_p1 = 'bx;
        end
    end else begin
        grp_fu_1500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1506_p1 = x_assign_25_reg_2999;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1506_p1 = x_assign_14_reg_2944;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1506_p1 = x_assign_4_reg_2889;
        end else begin
            grp_fu_1506_p1 = 'bx;
        end
    end else begin
        grp_fu_1506_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1512_p1 = x_assign_26_reg_3004;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1512_p1 = x_assign_15_reg_2949;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1512_p1 = x_assign_5_reg_2894;
        end else begin
            grp_fu_1512_p1 = 'bx;
        end
    end else begin
        grp_fu_1512_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1518_p1 = x_assign_27_reg_3009;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1518_p1 = x_assign_16_reg_2954;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1518_p1 = x_assign_6_reg_2899;
        end else begin
            grp_fu_1518_p1 = 'bx;
        end
    end else begin
        grp_fu_1518_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1524_p1 = x_assign_28_reg_3014;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1524_p1 = x_assign_17_reg_2959;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1524_p1 = x_assign_7_reg_2904;
        end else begin
            grp_fu_1524_p1 = 'bx;
        end
    end else begin
        grp_fu_1524_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1530_p1 = x_assign_29_reg_3019;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1530_p1 = x_assign_18_reg_2964;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1530_p1 = x_assign_8_reg_2909;
        end else begin
            grp_fu_1530_p1 = 'bx;
        end
    end else begin
        grp_fu_1530_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1536_p1 = x_assign_30_reg_3024;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1536_p1 = x_assign_19_reg_2969;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1536_p1 = x_assign_9_reg_2914;
        end else begin
            grp_fu_1536_p1 = 'bx;
        end
    end else begin
        grp_fu_1536_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1542_p1 = x_assign_20_reg_2974;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1542_p1 = x_assign_s_reg_2919;
        end else begin
            grp_fu_1542_p1 = 'bx;
        end
    end else begin
        grp_fu_1542_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add10418_out = add10418_fu_216;

assign add104_1038_out = add104_1038_fu_256;

assign add104_1140_out = add104_1140_fu_260;

assign add104_120_out = add104_120_fu_220;

assign add104_1242_out = add104_1242_fu_264;

assign add104_1344_out = add104_1344_fu_268;

assign add104_1446_out = add104_1446_fu_272;

assign add104_1548_out = add104_1548_fu_276;

assign add104_1650_out = add104_1650_fu_280;

assign add104_1752_out = add104_1752_fu_284;

assign add104_1854_out = add104_1854_fu_288;

assign add104_1956_out = add104_1956_fu_292;

assign add104_2058_out = add104_2058_fu_296;

assign add104_2160_out = add104_2160_fu_300;

assign add104_222_out = add104_222_fu_224;

assign add104_2262_out = add104_2262_fu_304;

assign add104_2364_out = add104_2364_fu_308;

assign add104_2466_out = add104_2466_fu_312;

assign add104_2568_out = add104_2568_fu_316;

assign add104_2670_out = add104_2670_fu_320;

assign add104_2772_out = add104_2772_fu_324;

assign add104_2874_out = add104_2874_fu_328;

assign add104_2976_out = add104_2976_fu_332;

assign add104_3078_out = add104_3078_fu_336;

assign add104_3180_out = add104_3180_fu_340;

assign add104_324_out = add104_324_fu_228;

assign add104_426_out = add104_426_fu_232;

assign add104_528_out = add104_528_fu_236;

assign add104_630_out = add104_630_fu_240;

assign add104_732_out = add104_732_fu_244;

assign add104_834_out = add104_834_fu_248;

assign add104_936_out = add104_936_fu_252;

assign add_ln329_fu_1811_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign exp_x_10_address0 = zext_ln340_fu_1822_p1;

assign exp_x_10_d0 = grp_fu_1542_p2;

assign exp_x_11_address0 = zext_ln340_reg_3034;

assign exp_x_11_d0 = grp_fu_1483_p_dout0;

assign exp_x_12_address0 = zext_ln340_reg_3034;

assign exp_x_12_d0 = grp_fu_1487_p_dout0;

assign exp_x_13_address0 = zext_ln340_reg_3034;

assign exp_x_13_d0 = grp_fu_1494_p2;

assign exp_x_14_address0 = zext_ln340_reg_3034;

assign exp_x_14_d0 = grp_fu_1500_p2;

assign exp_x_15_address0 = zext_ln340_reg_3034;

assign exp_x_15_d0 = grp_fu_1506_p2;

assign exp_x_16_address0 = zext_ln340_reg_3034;

assign exp_x_16_d0 = grp_fu_1512_p2;

assign exp_x_17_address0 = zext_ln340_reg_3034;

assign exp_x_17_d0 = grp_fu_1518_p2;

assign exp_x_18_address0 = zext_ln340_reg_3034;

assign exp_x_18_d0 = grp_fu_1524_p2;

assign exp_x_19_address0 = zext_ln340_reg_3034;

assign exp_x_19_d0 = grp_fu_1530_p2;

assign exp_x_1_address0 = zext_ln340_fu_1822_p1;

assign exp_x_1_d0 = grp_fu_1487_p_dout0;

assign exp_x_20_address0 = zext_ln340_reg_3034;

assign exp_x_20_d0 = grp_fu_1536_p2;

assign exp_x_21_address0 = zext_ln340_reg_3034;

assign exp_x_21_d0 = grp_fu_1542_p2;

assign exp_x_22_address0 = zext_ln340_reg_3034;

assign exp_x_22_d0 = grp_fu_1483_p_dout0;

assign exp_x_23_address0 = zext_ln340_reg_3034;

assign exp_x_23_d0 = grp_fu_1487_p_dout0;

assign exp_x_24_address0 = zext_ln340_reg_3034;

assign exp_x_24_d0 = grp_fu_1494_p2;

assign exp_x_25_address0 = zext_ln340_reg_3034;

assign exp_x_25_d0 = grp_fu_1500_p2;

assign exp_x_26_address0 = zext_ln340_reg_3034;

assign exp_x_26_d0 = grp_fu_1506_p2;

assign exp_x_27_address0 = zext_ln340_reg_3034;

assign exp_x_27_d0 = grp_fu_1512_p2;

assign exp_x_28_address0 = zext_ln340_reg_3034;

assign exp_x_28_d0 = grp_fu_1518_p2;

assign exp_x_29_address0 = zext_ln340_reg_3034;

assign exp_x_29_d0 = grp_fu_1524_p2;

assign exp_x_2_address0 = zext_ln340_fu_1822_p1;

assign exp_x_2_d0 = grp_fu_1494_p2;

assign exp_x_30_address0 = zext_ln340_reg_3034;

assign exp_x_30_d0 = grp_fu_1530_p2;

assign exp_x_31_address0 = zext_ln340_reg_3034;

assign exp_x_31_d0 = grp_fu_1536_p2;

assign exp_x_3_address0 = zext_ln340_fu_1822_p1;

assign exp_x_3_d0 = grp_fu_1500_p2;

assign exp_x_4_address0 = zext_ln340_fu_1822_p1;

assign exp_x_4_d0 = grp_fu_1506_p2;

assign exp_x_5_address0 = zext_ln340_fu_1822_p1;

assign exp_x_5_d0 = grp_fu_1512_p2;

assign exp_x_6_address0 = zext_ln340_fu_1822_p1;

assign exp_x_6_d0 = grp_fu_1518_p2;

assign exp_x_7_address0 = zext_ln340_fu_1822_p1;

assign exp_x_7_d0 = grp_fu_1524_p2;

assign exp_x_8_address0 = zext_ln340_fu_1822_p1;

assign exp_x_8_d0 = grp_fu_1530_p2;

assign exp_x_9_address0 = zext_ln340_fu_1822_p1;

assign exp_x_9_d0 = grp_fu_1536_p2;

assign exp_x_address0 = zext_ln340_fu_1822_p1;

assign exp_x_d0 = grp_fu_1483_p_dout0;

assign grp_fu_1479_p_ce = 1'b1;

assign grp_fu_1479_p_din0 = grp_fu_1398_p0;

assign grp_fu_1479_p_din1 = grp_fu_1398_p1;

assign grp_fu_1479_p_opcode = grp_fu_1398_opcode;

assign grp_fu_1483_p_ce = 1'b1;

assign grp_fu_1483_p_din0 = 32'd0;

assign grp_fu_1483_p_din1 = grp_fu_1482_p1;

assign grp_fu_1487_p_ce = 1'b1;

assign grp_fu_1487_p_din0 = 32'd0;

assign grp_fu_1487_p_din1 = grp_fu_1488_p1;

assign grp_fu_720_p_ce = 1'b1;

assign grp_fu_720_p_din0 = grp_fu_1394_p0;

assign grp_fu_720_p_din1 = grp_fu_1394_p1;

assign grp_fu_720_p_opcode = grp_fu_1394_opcode;

assign lshr_ln1_fu_1745_p4 = {{ap_sig_allocacmp_i[14:4]}};

assign or_ln338_fu_1785_p2 = (lshr_ln1_fu_1745_p4 | 11'd1);

assign tmp_fu_1737_p3 = ap_sig_allocacmp_i[32'd15];

assign x_0_address0 = zext_ln338_1_fu_1791_p1;

assign x_0_address1 = zext_ln338_fu_1755_p1;

assign x_10_address0 = zext_ln338_1_fu_1791_p1;

assign x_10_address1 = zext_ln338_fu_1755_p1;

assign x_11_address0 = zext_ln338_1_fu_1791_p1;

assign x_11_address1 = zext_ln338_fu_1755_p1;

assign x_12_address0 = zext_ln338_1_fu_1791_p1;

assign x_12_address1 = zext_ln338_fu_1755_p1;

assign x_13_address0 = zext_ln338_1_fu_1791_p1;

assign x_13_address1 = zext_ln338_fu_1755_p1;

assign x_14_address0 = zext_ln338_1_fu_1791_p1;

assign x_14_address1 = zext_ln338_fu_1755_p1;

assign x_15_address0 = zext_ln338_1_fu_1791_p1;

assign x_15_address1 = zext_ln338_fu_1755_p1;

assign x_1_address0 = zext_ln338_1_fu_1791_p1;

assign x_1_address1 = zext_ln338_fu_1755_p1;

assign x_2_address0 = zext_ln338_1_fu_1791_p1;

assign x_2_address1 = zext_ln338_fu_1755_p1;

assign x_3_address0 = zext_ln338_1_fu_1791_p1;

assign x_3_address1 = zext_ln338_fu_1755_p1;

assign x_4_address0 = zext_ln338_1_fu_1791_p1;

assign x_4_address1 = zext_ln338_fu_1755_p1;

assign x_5_address0 = zext_ln338_1_fu_1791_p1;

assign x_5_address1 = zext_ln338_fu_1755_p1;

assign x_6_address0 = zext_ln338_1_fu_1791_p1;

assign x_6_address1 = zext_ln338_fu_1755_p1;

assign x_7_address0 = zext_ln338_1_fu_1791_p1;

assign x_7_address1 = zext_ln338_fu_1755_p1;

assign x_8_address0 = zext_ln338_1_fu_1791_p1;

assign x_8_address1 = zext_ln338_fu_1755_p1;

assign x_9_address0 = zext_ln338_1_fu_1791_p1;

assign x_9_address1 = zext_ln338_fu_1755_p1;

assign zext_ln338_1_fu_1791_p1 = or_ln338_fu_1785_p2;

assign zext_ln338_fu_1755_p1 = lshr_ln1_fu_1745_p4;

assign zext_ln340_fu_1822_p1 = lshr_ln2_reg_2549_pp0_iter4_reg;

always @ (posedge ap_clk) begin
    zext_ln340_reg_3034[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket
