.TH "Interrupt_vector_numbers" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Interrupt_vector_numbers
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBNUMBER_OF_INT_VECTORS\fP   102"
.br
.in -1c
.SS "Typedefs"

.in +1c
.ti -1c
.RI "typedef enum \fBIRQn\fP \fBIRQn_Type\fP"
.br
.in -1c
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum \fBIRQn\fP { \fBNotAvail_IRQn\fP = -128, \fBNonMaskableInt_IRQn\fP = -14, \fBHardFault_IRQn\fP = -13, \fBMemoryManagement_IRQn\fP = -12, \fBBusFault_IRQn\fP = -11, \fBUsageFault_IRQn\fP = -10, \fBSVCall_IRQn\fP = -5, \fBDebugMonitor_IRQn\fP = -4, \fBPendSV_IRQn\fP = -2, \fBSysTick_IRQn\fP = -1, \fBDMA0_IRQn\fP = 0, \fBDMA1_IRQn\fP = 1, \fBDMA2_IRQn\fP = 2, \fBDMA3_IRQn\fP = 3, \fBDMA4_IRQn\fP = 4, \fBDMA5_IRQn\fP = 5, \fBDMA6_IRQn\fP = 6, \fBDMA7_IRQn\fP = 7, \fBDMA8_IRQn\fP = 8, \fBDMA9_IRQn\fP = 9, \fBDMA10_IRQn\fP = 10, \fBDMA11_IRQn\fP = 11, \fBDMA12_IRQn\fP = 12, \fBDMA13_IRQn\fP = 13, \fBDMA14_IRQn\fP = 14, \fBDMA15_IRQn\fP = 15, \fBDMA_Error_IRQn\fP = 16, \fBMCM_IRQn\fP = 17, \fBFTFE_IRQn\fP = 18, \fBRead_Collision_IRQn\fP = 19, \fBLVD_LVW_IRQn\fP = 20, \fBLLWU_IRQn\fP = 21, \fBWDOG_EWM_IRQn\fP = 22, \fBRNG_IRQn\fP = 23, \fBI2C0_IRQn\fP = 24, \fBI2C1_IRQn\fP = 25, \fBSPI0_IRQn\fP = 26, \fBSPI1_IRQn\fP = 27, \fBI2S0_Tx_IRQn\fP = 28, \fBI2S0_Rx_IRQn\fP = 29, \fBUART0_LON_IRQn\fP = 30, \fBUART0_RX_TX_IRQn\fP = 31, \fBUART0_ERR_IRQn\fP = 32, \fBUART1_RX_TX_IRQn\fP = 33, \fBUART1_ERR_IRQn\fP = 34, \fBUART2_RX_TX_IRQn\fP = 35, \fBUART2_ERR_IRQn\fP = 36, \fBUART3_RX_TX_IRQn\fP = 37, \fBUART3_ERR_IRQn\fP = 38, \fBADC0_IRQn\fP = 39, \fBCMP0_IRQn\fP = 40, \fBCMP1_IRQn\fP = 41, \fBFTM0_IRQn\fP = 42, \fBFTM1_IRQn\fP = 43, \fBFTM2_IRQn\fP = 44, \fBCMT_IRQn\fP = 45, \fBRTC_IRQn\fP = 46, \fBRTC_Seconds_IRQn\fP = 47, \fBPIT0_IRQn\fP = 48, \fBPIT1_IRQn\fP = 49, \fBPIT2_IRQn\fP = 50, \fBPIT3_IRQn\fP = 51, \fBPDB0_IRQn\fP = 52, \fBUSB0_IRQn\fP = 53, \fBUSBDCD_IRQn\fP = 54, \fBReserved71_IRQn\fP = 55, \fBDAC0_IRQn\fP = 56, \fBMCG_IRQn\fP = 57, \fBLPTMR0_IRQn\fP = 58, \fBPORTA_IRQn\fP = 59, \fBPORTB_IRQn\fP = 60, \fBPORTC_IRQn\fP = 61, \fBPORTD_IRQn\fP = 62, \fBPORTE_IRQn\fP = 63, \fBSWI_IRQn\fP = 64, \fBSPI2_IRQn\fP = 65, \fBUART4_RX_TX_IRQn\fP = 66, \fBUART4_ERR_IRQn\fP = 67, \fBUART5_RX_TX_IRQn\fP = 68, \fBUART5_ERR_IRQn\fP = 69, \fBCMP2_IRQn\fP = 70, \fBFTM3_IRQn\fP = 71, \fBDAC1_IRQn\fP = 72, \fBADC1_IRQn\fP = 73, \fBI2C2_IRQn\fP = 74, \fBCAN0_ORed_Message_buffer_IRQn\fP = 75, \fBCAN0_Bus_Off_IRQn\fP = 76, \fBCAN0_Error_IRQn\fP = 77, \fBCAN0_Tx_Warning_IRQn\fP = 78, \fBCAN0_Rx_Warning_IRQn\fP = 79, \fBCAN0_Wake_Up_IRQn\fP = 80, \fBSDHC_IRQn\fP = 81, \fBENET_1588_Timer_IRQn\fP = 82, \fBENET_Transmit_IRQn\fP = 83, \fBENET_Receive_IRQn\fP = 84, \fBENET_Error_IRQn\fP = 85 }"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define NUMBER_OF_INT_VECTORS   102"
Interrupt Number Definitions Number of interrupts in the Vector table 
.SH "Typedef Documentation"
.PP 
.SS "typedef enum \fBIRQn\fP  \fBIRQn_Type\fP"

.SH "Enumeration Type Documentation"
.PP 
.SS "enum \fBIRQn\fP"

.PP
\fBEnumerator\fP
.in +1c
.TP
\fB\fINotAvail_IRQn \fP\fP
Not available device specific interrupt 
.TP
\fB\fINonMaskableInt_IRQn \fP\fP
Non Maskable Interrupt 
.TP
\fB\fIHardFault_IRQn \fP\fP
Cortex-M4 SV Hard Fault Interrupt 
.TP
\fB\fIMemoryManagement_IRQn \fP\fP
Cortex-M4 Memory Management Interrupt 
.TP
\fB\fIBusFault_IRQn \fP\fP
Cortex-M4 Bus Fault Interrupt 
.TP
\fB\fIUsageFault_IRQn \fP\fP
Cortex-M4 Usage Fault Interrupt 
.TP
\fB\fISVCall_IRQn \fP\fP
Cortex-M4 SV Call Interrupt 
.TP
\fB\fIDebugMonitor_IRQn \fP\fP
Cortex-M4 Debug Monitor Interrupt 
.TP
\fB\fIPendSV_IRQn \fP\fP
Cortex-M4 Pend SV Interrupt 
.TP
\fB\fISysTick_IRQn \fP\fP
Cortex-M4 System Tick Interrupt 
.TP
\fB\fIDMA0_IRQn \fP\fP
DMA Channel 0 Transfer Complete 
.TP
\fB\fIDMA1_IRQn \fP\fP
DMA Channel 1 Transfer Complete 
.TP
\fB\fIDMA2_IRQn \fP\fP
DMA Channel 2 Transfer Complete 
.TP
\fB\fIDMA3_IRQn \fP\fP
DMA Channel 3 Transfer Complete 
.TP
\fB\fIDMA4_IRQn \fP\fP
DMA Channel 4 Transfer Complete 
.TP
\fB\fIDMA5_IRQn \fP\fP
DMA Channel 5 Transfer Complete 
.TP
\fB\fIDMA6_IRQn \fP\fP
DMA Channel 6 Transfer Complete 
.TP
\fB\fIDMA7_IRQn \fP\fP
DMA Channel 7 Transfer Complete 
.TP
\fB\fIDMA8_IRQn \fP\fP
DMA Channel 8 Transfer Complete 
.TP
\fB\fIDMA9_IRQn \fP\fP
DMA Channel 9 Transfer Complete 
.TP
\fB\fIDMA10_IRQn \fP\fP
DMA Channel 10 Transfer Complete 
.TP
\fB\fIDMA11_IRQn \fP\fP
DMA Channel 11 Transfer Complete 
.TP
\fB\fIDMA12_IRQn \fP\fP
DMA Channel 12 Transfer Complete 
.TP
\fB\fIDMA13_IRQn \fP\fP
DMA Channel 13 Transfer Complete 
.TP
\fB\fIDMA14_IRQn \fP\fP
DMA Channel 14 Transfer Complete 
.TP
\fB\fIDMA15_IRQn \fP\fP
DMA Channel 15 Transfer Complete 
.TP
\fB\fIDMA_Error_IRQn \fP\fP
DMA Error Interrupt 
.TP
\fB\fIMCM_IRQn \fP\fP
Normal Interrupt 
.TP
\fB\fIFTFE_IRQn \fP\fP
FTFE Command complete interrupt 
.TP
\fB\fIRead_Collision_IRQn \fP\fP
Read Collision Interrupt 
.TP
\fB\fILVD_LVW_IRQn \fP\fP
Low Voltage Detect, Low Voltage Warning 
.TP
\fB\fILLWU_IRQn \fP\fP
Low Leakage Wakeup Unit 
.TP
\fB\fIWDOG_EWM_IRQn \fP\fP
WDOG Interrupt 
.TP
\fB\fIRNG_IRQn \fP\fP
RNG Interrupt 
.TP
\fB\fII2C0_IRQn \fP\fP
I2C0 interrupt 
.TP
\fB\fII2C1_IRQn \fP\fP
I2C1 interrupt 
.TP
\fB\fISPI0_IRQn \fP\fP
SPI0 Interrupt 
.TP
\fB\fISPI1_IRQn \fP\fP
SPI1 Interrupt 
.TP
\fB\fII2S0_Tx_IRQn \fP\fP
I2S0 transmit interrupt 
.TP
\fB\fII2S0_Rx_IRQn \fP\fP
I2S0 receive interrupt 
.TP
\fB\fIUART0_LON_IRQn \fP\fP
UART0 LON interrupt 
.TP
\fB\fIUART0_RX_TX_IRQn \fP\fP
UART0 Receive/Transmit interrupt 
.TP
\fB\fIUART0_ERR_IRQn \fP\fP
UART0 Error interrupt 
.TP
\fB\fIUART1_RX_TX_IRQn \fP\fP
UART1 Receive/Transmit interrupt 
.TP
\fB\fIUART1_ERR_IRQn \fP\fP
UART1 Error interrupt 
.TP
\fB\fIUART2_RX_TX_IRQn \fP\fP
UART2 Receive/Transmit interrupt 
.TP
\fB\fIUART2_ERR_IRQn \fP\fP
UART2 Error interrupt 
.TP
\fB\fIUART3_RX_TX_IRQn \fP\fP
UART3 Receive/Transmit interrupt 
.TP
\fB\fIUART3_ERR_IRQn \fP\fP
UART3 Error interrupt 
.TP
\fB\fIADC0_IRQn \fP\fP
ADC0 interrupt 
.TP
\fB\fICMP0_IRQn \fP\fP
CMP0 interrupt 
.TP
\fB\fICMP1_IRQn \fP\fP
CMP1 interrupt 
.TP
\fB\fIFTM0_IRQn \fP\fP
FTM0 fault, overflow and channels interrupt 
.TP
\fB\fIFTM1_IRQn \fP\fP
FTM1 fault, overflow and channels interrupt 
.TP
\fB\fIFTM2_IRQn \fP\fP
FTM2 fault, overflow and channels interrupt 
.TP
\fB\fICMT_IRQn \fP\fP
CMT interrupt 
.TP
\fB\fIRTC_IRQn \fP\fP
RTC interrupt 
.TP
\fB\fIRTC_Seconds_IRQn \fP\fP
RTC seconds interrupt 
.TP
\fB\fIPIT0_IRQn \fP\fP
PIT timer channel 0 interrupt 
.TP
\fB\fIPIT1_IRQn \fP\fP
PIT timer channel 1 interrupt 
.TP
\fB\fIPIT2_IRQn \fP\fP
PIT timer channel 2 interrupt 
.TP
\fB\fIPIT3_IRQn \fP\fP
PIT timer channel 3 interrupt 
.TP
\fB\fIPDB0_IRQn \fP\fP
PDB0 Interrupt 
.TP
\fB\fIUSB0_IRQn \fP\fP
USB0 interrupt 
.TP
\fB\fIUSBDCD_IRQn \fP\fP
USBDCD Interrupt 
.TP
\fB\fIReserved71_IRQn \fP\fP
Reserved interrupt 71 
.TP
\fB\fIDAC0_IRQn \fP\fP
DAC0 interrupt 
.TP
\fB\fIMCG_IRQn \fP\fP
MCG Interrupt 
.TP
\fB\fILPTMR0_IRQn \fP\fP
LPTimer interrupt 
.TP
\fB\fIPORTA_IRQn \fP\fP
Port A interrupt 
.TP
\fB\fIPORTB_IRQn \fP\fP
Port B interrupt 
.TP
\fB\fIPORTC_IRQn \fP\fP
Port C interrupt 
.TP
\fB\fIPORTD_IRQn \fP\fP
Port D interrupt 
.TP
\fB\fIPORTE_IRQn \fP\fP
Port E interrupt 
.TP
\fB\fISWI_IRQn \fP\fP
Software interrupt 
.TP
\fB\fISPI2_IRQn \fP\fP
SPI2 Interrupt 
.TP
\fB\fIUART4_RX_TX_IRQn \fP\fP
UART4 Receive/Transmit interrupt 
.TP
\fB\fIUART4_ERR_IRQn \fP\fP
UART4 Error interrupt 
.TP
\fB\fIUART5_RX_TX_IRQn \fP\fP
UART5 Receive/Transmit interrupt 
.TP
\fB\fIUART5_ERR_IRQn \fP\fP
UART5 Error interrupt 
.TP
\fB\fICMP2_IRQn \fP\fP
CMP2 interrupt 
.TP
\fB\fIFTM3_IRQn \fP\fP
FTM3 fault, overflow and channels interrupt 
.TP
\fB\fIDAC1_IRQn \fP\fP
DAC1 interrupt 
.TP
\fB\fIADC1_IRQn \fP\fP
ADC1 interrupt 
.TP
\fB\fII2C2_IRQn \fP\fP
I2C2 interrupt 
.TP
\fB\fICAN0_ORed_Message_buffer_IRQn \fP\fP
CAN0 OR'd message buffers interrupt 
.TP
\fB\fICAN0_Bus_Off_IRQn \fP\fP
CAN0 bus off interrupt 
.TP
\fB\fICAN0_Error_IRQn \fP\fP
CAN0 error interrupt 
.TP
\fB\fICAN0_Tx_Warning_IRQn \fP\fP
CAN0 Tx warning interrupt 
.TP
\fB\fICAN0_Rx_Warning_IRQn \fP\fP
CAN0 Rx warning interrupt 
.TP
\fB\fICAN0_Wake_Up_IRQn \fP\fP
CAN0 wake up interrupt 
.TP
\fB\fISDHC_IRQn \fP\fP
SDHC interrupt 
.TP
\fB\fIENET_1588_Timer_IRQn \fP\fP
Ethernet MAC IEEE 1588 Timer Interrupt 
.TP
\fB\fIENET_Transmit_IRQn \fP\fP
Ethernet MAC Transmit Interrupt 
.TP
\fB\fIENET_Receive_IRQn \fP\fP
Ethernet MAC Receive Interrupt 
.TP
\fB\fIENET_Error_IRQn \fP\fP
Ethernet MAC Error and miscelaneous Interrupt 
.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
