Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L fifo_generator_v13_2_6 -L blk_mem_gen_v8_4_5 -L util_vector_logic_v2_0_1 -L axi_bram_ctrl_v4_1_6 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_vip_v1_1_11 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI4Lite_singleRW_tb_behav xil_defaultlib.AXI4Lite_singleRW_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.ip_user_files/bd/AXI4Lite_singleRW_sys/ip/AXI4Lite_singleRW_sys_smartconnect_0_0/bd_0/sim/bd_48f7.v:658]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO_wrapper.v" Line 12. Module AXI4LiteMaster_singleRW_useFIFO_wrapper(ADDR_WIDTH=13,RD_CHECK_EN=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO.sv" Line 25. Module AXI4LiteMaster_singleRW_useFIFO(ADDR_WIDTH=13,RD_CHECK_EN=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO_wrapper.v" Line 12. Module AXI4LiteMaster_singleRW_useFIFO_wrapper(ADDR_WIDTH=13,RD_CHECK_EN=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Onedrive/VivadoPrj/AXI4LiteMaster_singleRW_useFIFO/myAXI4LiteMasterV1.srcs/sources_1/new/AXI4LiteMaster_singleRW_useFIFO.sv" Line 25. Module AXI4LiteMaster_singleRW_useFIFO(ADDR_WIDTH=13,RD_CHECK_EN=1'b1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.AXI4LiteMaster_singleRW_useFIFO(...
Compiling module xil_defaultlib.AXI4LiteMaster_singleRW_useFIFO_...
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_AXI4LiteMa...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture axi4lite_singlerw_sys_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.AXI4Lite_singleRW_sys_axi_bram_ctrl_0_1 [axi4lite_singlerw_sys_axi_bram_c...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="kin...
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_blk_mem_ge...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_s...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_fifo_gener...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_48f7_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture bd_48f7_psr_aclk_0_arch of entity xil_defaultlib.bd_48f7_psr_aclk_0 [bd_48f7_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1W56Y6I
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_48f7_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_3O0QXD
Compiling module xil_defaultlib.bd_48f7_m00s2a_0
Compiling module xil_defaultlib.bd_48f7_s00a2s_0
Compiling module xil_defaultlib.bd_48f7_s00mmu_0
Compiling module xil_defaultlib.bd_48f7_s00sic_0
Compiling module xil_defaultlib.bd_48f7_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_13FL2S2
Compiling module xil_defaultlib.bd_48f7_sarn_0
Compiling module xil_defaultlib.bd_48f7_sawn_0
Compiling module xil_defaultlib.bd_48f7_sbn_0
Compiling module xil_defaultlib.bd_48f7_srn_0
Compiling module xil_defaultlib.bd_48f7_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_176RTQG
Compiling module xil_defaultlib.bd_48f7
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_smartconne...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_util_vecto...
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys
Compiling module xil_defaultlib.AXI4Lite_singleRW_sys_wrapper
Compiling module xil_defaultlib.AXI4Lite_singleRW_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI4Lite_singleRW_tb_behav
