$date
	Sat Dec  7 21:23:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Xor_test $end
$scope module xor1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var wire 1 ' w4 $end
$scope module not1 $end
$var wire 1 ! in $end
$var wire 1 $ out $end
$upscope $end
$scope module not2 $end
$var wire 1 " in $end
$var wire 1 % out $end
$upscope $end
$scope module And1 $end
$var wire 1 $ a $end
$var wire 1 " b $end
$var wire 1 & out $end
$var wire 1 ( w $end
$scope module not1 $end
$var wire 1 ( in $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$scope module And2 $end
$var wire 1 ! a $end
$var wire 1 % b $end
$var wire 1 ' out $end
$var wire 1 ) w $end
$scope module not1 $end
$var wire 1 ) in $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$scope module or1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 # out $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$scope module not1 $end
$var wire 1 & in $end
$var wire 1 * out $end
$upscope $end
$scope module not2 $end
$var wire 1 ' in $end
$var wire 1 + out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0#
1*
1+
0&
0'
1%
1(
1$
1)
0"
0!
#2
1#
0*
1&
0%
0(
1"
#3
0+
1#
1'
1*
0)
0&
1%
1(
0$
0"
1!
#4
0#
1+
0'
1)
0%
1"
#5
