RISCV LB+addr+data
"DpAddrdW Rfe DpDatadW Rfe"
Cycle=Rfe DpAddrdW Rfe DpDatadW
Relax=
Safe=Rfe DpAddrdW DpDatadW
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfe
{
0:x6=x; 0:x8=1; 0:x9=y;
1:x6=y; 1:x8=x;
}
 P0            | P1           ;
 lw x5,0(x6)   | lw x5,0(x6)  ;
 xor x7,x5,x5  | xor x7,x5,x5 ;
 add x10,x9,x7 | ori x7,x7,1  ;
 sw x8,0(x10)  | sw x7,0(x8)  ;
exists
(0:x5=1 /\ 1:x5=1)
