# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/a023/hdl" --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/d0e1/hdl/verilog/datag.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_datag_0_0/sim/design_1_datag_0_0.v" \

sv xil_defaultlib  --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/a023/hdl" --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_polar_0_0/sim/design_1_polar_0_0.sv" \

verilog xil_defaultlib  --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../PSPolar.srcs/sources_1/bd/design_1/ipshared/a023/hdl" --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_3_aw_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_3_w_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_3_b_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_3_ar_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_3_r_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_vio_0_1/sim/design_1_vio_0_1.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../../PSPolar.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../PSPolar.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../PSPolar.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
