

================================================================
== Vivado HLS Report for 'MET_hw'
================================================================
* Date:           Tue Jul 30 13:04:14 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met
* Solution:       solution_test
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.890|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  209|  209|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+----------+
        |                 |       |  Latency  |  Interval | Pipeline |
        |     Instance    | Module| min | max | min | max |   Type   |
        +-----------------+-------+-----+-----+-----+-----+----------+
        |grp_cos_fu_221   |cos    |   70|   70|    4|    4| function |
        |grp_cos_fu_229   |cos    |   70|   70|    4|    4| function |
        |grp_sin_fu_237   |sin    |   70|   70|    4|    4| function |
        |grp_sin_fu_244   |sin    |   70|   70|    4|    4| function |
        |grp_acos_fu_251  |acos   |   18|   18|    1|    1| function |
        +-----------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      4|       -|       -|
|Expression       |        -|      2|      40|    1960|
|FIFO             |        -|      -|       -|       -|
|Instance         |        6|     67|   27076|   27919|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      84|
|Register         |        0|      -|    4935|     224|
+-----------------+---------+-------+--------+--------+
|Total            |        6|     73|   32051|   30187|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|       3|       6|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |MET_hw_dsqrt_64nskbM_U28  |MET_hw_dsqrt_64nskbM  |        0|      0|  3289|  2020|
    |MET_hw_fmul_32ns_g8j_U24  |MET_hw_fmul_32ns_g8j  |        0|      3|   143|   139|
    |MET_hw_fpext_32nsibs_U26  |MET_hw_fpext_32nsibs  |        0|      0|   100|   138|
    |MET_hw_sdiv_28ns_lbW_U29  |MET_hw_sdiv_28ns_lbW  |        0|      0|  1800|  1359|
    |MET_hw_sitodp_64sjbC_U27  |MET_hw_sitodp_64sjbC  |        0|      0|   412|   461|
    |MET_hw_uitofp_32nhbi_U25  |MET_hw_uitofp_32nhbi  |        0|      0|   229|   365|
    |grp_acos_fu_251           |acos                  |        2|      8|   771|  1041|
    |grp_cos_fu_221            |cos                   |        1|     14|  5083|  5599|
    |grp_cos_fu_229            |cos                   |        1|     14|  5083|  5599|
    |grp_sin_fu_237            |sin                   |        1|     14|  5083|  5599|
    |grp_sin_fu_244            |sin                   |        1|     14|  5083|  5599|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        6|     67| 27076| 27919|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |MET_hw_mac_mulsubmb6_U30  |MET_hw_mac_mulsubmb6  | i0 - i1 * i2 |
    |MET_hw_mac_mulsubncg_U31  |MET_hw_mac_mulsubncg  | i0 - i1 * i2 |
    |MET_hw_mac_mulsubocq_U32  |MET_hw_mac_mulsubocq  | i0 - i1 * i2 |
    |MET_hw_mac_mulsubpcA_U33  |MET_hw_mac_mulsubpcA  | i0 - i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+----+-----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_2_fu_299_p2                         |     *    |      1|   0|   40|          24|          24|
    |p_Val2_3_fu_308_p2                         |     *    |      1|   0|   40|          24|          24|
    |exp_V_2_fu_349_p2                          |     +    |      0|   0|   18|           6|          11|
    |p_Repl2_5_trunc_fu_833_p2                  |     +    |      0|   0|   15|           8|           8|
    |tmp_10_i_fu_320_p2                         |     +    |      0|   0|   56|          49|          49|
    |tmp_17_i_fu_453_p2                         |     +    |      0|   0|   19|           4|          12|
    |tmp_18_fu_956_p2                           |     +    |      0|   0|   19|           4|          12|
    |tmp_44_fu_775_p2                           |     +    |      0|   0|   15|           1|           5|
    |F2_1_fu_418_p2                             |     -    |      0|   0|   19|          11|          12|
    |F2_fu_944_p2                               |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_435_p2                          |     -    |      0|   0|   61|           1|          54|
    |man_V_3_fu_926_p2                          |     -    |      0|   0|   61|           1|          54|
    |msb_idx_fu_708_p2                          |     -    |      0|   0|   39|           5|          32|
    |tmp_10_fu_671_p2                           |     -    |      0|   0|   36|           1|          29|
    |tmp_11_fu_759_p2                           |     -    |      0|   0|   39|           5|          32|
    |tmp_18_i_fu_458_p2                         |     -    |      0|   0|   19|           3|          12|
    |tmp_19_fu_962_p2                           |     -    |      0|   0|   19|           3|          12|
    |ap_block_pp0_stage0_11001                  |    and   |      0|   0|    2|           1|           1|
    |ap_condition_951                           |    and   |      0|   0|    2|           1|           1|
    |ap_predicate_op711_call_state183_state182  |    and   |      0|   0|    2|           1|           1|
    |ap_predicate_op712_call_state183_state182  |    and   |      0|   0|    2|           1|           1|
    |sel_tmp15_i_fu_607_p2                      |    and   |      0|   0|    2|           1|           1|
    |sel_tmp22_i_fu_577_p2                      |    and   |      0|   0|    2|           1|           1|
    |sel_tmp2_fu_1048_p2                        |    and   |      0|   0|    2|           1|           1|
    |sel_tmp2_i_fu_514_p2                       |    and   |      0|   0|    2|           1|           1|
    |sel_tmp4_fu_1097_p2                        |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1063_p2                        |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_i_fu_539_p2                       |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1074_p2                        |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_i_fu_551_p2                       |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_1080_p2                         |    and   |      0|   0|    2|           1|           1|
    |tmp_23_fu_1014_p2                          |   ashr   |      0|   0|  162|          54|          54|
    |tmp_25_i_fu_593_p2                         |   ashr   |      0|   0|  162|          54|          54|
    |num_zeros_fu_700_p3                        |   cttz   |      0|  40|   36|          32|           0|
    |icmp1_fu_996_p2                            |   icmp   |      0|   0|   11|           8|           1|
    |icmp5_fu_750_p2                            |   icmp   |      0|   0|   18|          26|           1|
    |icmp_fu_496_p2                             |   icmp   |      0|   0|   11|           8|           1|
    |tmp_11_i_fu_326_p2                         |   icmp   |      0|   0|   24|          49|           1|
    |tmp_14_fu_816_p2                           |   icmp   |      0|   0|   11|           8|           8|
    |tmp_14_i_fu_412_p2                         |   icmp   |      0|   0|   29|          63|           1|
    |tmp_16_fu_939_p2                           |   icmp   |      0|   0|   29|          63|           1|
    |tmp_16_i_fu_448_p2                         |   icmp   |      0|   0|   13|          12|           3|
    |tmp_17_fu_950_p2                           |   icmp   |      0|   0|   13|          12|           3|
    |tmp_19_i_fu_471_p2                         |   icmp   |      0|   0|   13|          12|           3|
    |tmp_20_fu_976_p2                           |   icmp   |      0|   0|   13|          12|           3|
    |tmp_21_fu_1005_p2                          |   icmp   |      0|   0|   13|          12|           6|
    |tmp_21_i_fu_480_p2                         |   icmp   |      0|   0|   13|          12|           6|
    |tmp_9_fu_657_p2                            |   icmp   |      0|   0|   18|          28|           1|
    |tmp_fu_625_p2                              |   icmp   |      0|   0|   13|          16|           1|
    |p_Result_s_fu_785_p2                       |   lshr   |      0|   0|   74|          29|          29|
    |or_cond1_fu_1123_p2                        |    or    |      0|   0|    2|           1|           1|
    |or_cond2_fu_1137_p2                        |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1110_p2                         |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1086_p2              |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_i_fu_565_p2             |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1053_p2               |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_i_fu_528_p2              |    or    |      0|   0|    2|           1|           1|
    |Out_res_fu_371_p3                          |  select  |      0|   0|   64|           1|           1|
    |grp_acos_fu_251_data_read                  |  select  |      0|   0|   32|           1|           1|
    |man_V_2_fu_441_p3                          |  select  |      0|   0|   54|           1|          54|
    |man_V_4_fu_932_p3                          |  select  |      0|   0|   54|           1|          54|
    |missPhi_hw_V                               |  select  |      0|   0|   16|           1|          16|
    |msb_idx_1_fu_730_p3                        |  select  |      0|   0|   31|           1|           1|
    |newSel1_fu_1116_p3                         |  select  |      0|   0|   16|           1|          16|
    |newSel2_fu_1129_p3                         |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_1102_p3                          |  select  |      0|   0|   16|           1|          16|
    |p_062_s_fu_1023_p3                         |  select  |      0|   0|    2|           1|           2|
    |p_Val2_12_fu_677_p3                        |  select  |      0|   0|   29|           1|          29|
    |pt_V_fu_618_p3                             |  select  |      0|   0|   16|           1|          16|
    |sel_tmp10_i_fu_557_p3                      |  select  |      0|   0|   16|           1|          16|
    |sel_tmp16_i_fu_611_p3                      |  select  |      0|   0|   16|           1|          16|
    |sel_tmp3_i_fu_520_p3                       |  select  |      0|   0|   16|           1|          16|
    |sh_amt_1_fu_463_p3                         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_968_p3                           |  select  |      0|   0|   12|           1|          12|
    |tmp32_V_3_fu_794_p3                        |  select  |      0|   0|   32|           1|          32|
    |tmp_27_i_fu_502_p3                         |  select  |      0|   0|    2|           1|           2|
    |tmp32_V_1_fu_765_p2                        |    shl   |      0|   0|   85|          32|          32|
    |tmp_25_fu_1033_p2                          |    shl   |      0|   0|   85|          32|          32|
    |tmp_29_i_fu_602_p2                         |    shl   |      0|   0|   35|          16|          16|
    |ap_enable_pp0                              |    xor   |      0|   0|    2|           1|           2|
    |res_phi_1_neg_fu_872_p2                    |    xor   |      0|   0|   33|          32|          33|
    |sel_tmp1_fu_1043_p2                        |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_i_fu_509_p2                       |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp21_i_fu_571_p2                      |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp3_fu_1091_p2                        |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1057_p2                        |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_i_fu_533_p2                       |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_1068_p2                        |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_i_fu_545_p2                       |    xor   |      0|   0|    2|           1|           2|
    +-------------------------------------------+----------+-------+----+-----+------------+------------+
    |Total                                      |          |      2|  40| 1960|         832|        1051|
    +-------------------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter52                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter36_res_phi_2_reg_206  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter50_res_phi2_reg_194   |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter50_res_phi_2_reg_206  |  15|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  84|         17|   99|        265|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |F2_1_reg_1306                            |  12|   0|   12|          0|
    |Inp1_V_read_assign_reg_1242              |  24|   0|   24|          0|
    |Inp2_V_read_assign_reg_1248              |  24|   0|   24|          0|
    |Out_V_write_assign_1_reg_1207            |  12|   0|   12|          0|
    |Out_V_write_assign_2_reg_1227            |  13|   0|   13|          0|
    |Out_V_write_assign_3_reg_1232            |  12|   0|   12|          0|
    |Out_V_write_assign_reg_1202              |  13|   0|   13|          0|
    |Out_res_reg_1284                         |  64|   0|   64|          0|
    |allPT_hw_0_V_read_reg_1192               |  16|   0|   16|          0|
    |allPT_hw_1_V_read_reg_1197               |  16|   0|   16|          0|
    |allPhi_hw_0_V_read_reg_1180              |  10|   0|   10|          0|
    |allPhi_hw_1_V_read_reg_1186              |  10|   0|   10|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_res_phi2_reg_194   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_res_phi_2_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res_phi_2_reg_206   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_phi2_reg_194    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res_phi_2_reg_206   |  32|   0|   32|          0|
    |dp_1_reg_1279                            |  64|   0|   64|          0|
    |exp_tmp_V_reg_1458                       |  11|   0|   11|          0|
    |grp_acos_fu_251_ap_start_reg             |   1|   0|    1|          0|
    |grp_cos_fu_229_ap_start_reg              |   1|   0|    1|          0|
    |grp_sin_fu_237_ap_start_reg              |   1|   0|    1|          0|
    |grp_sin_fu_244_ap_start_reg              |   1|   0|    1|          0|
    |icmp1_reg_1503                           |   1|   0|    1|          0|
    |is_neg_reg_1385                          |   1|   0|    1|          0|
    |is_neg_reg_1385_pp0_iter44_reg           |   1|   0|    1|          0|
    |isneg_1_reg_1452                         |   1|   0|    1|          0|
    |isneg_reg_1289                           |   1|   0|    1|          0|
    |man_V_2_reg_1314                         |  54|   0|   54|          0|
    |man_V_4_reg_1468                         |  54|   0|   54|          0|
    |p_Result_s_84_reg_1427                   |   8|   0|    8|          0|
    |p_Val2_12_reg_1396                       |  29|   0|   29|          0|
    |p_Val2_1_reg_1222                        |  24|   0|   24|          0|
    |p_Val2_2_reg_1254                        |  48|   0|   48|          0|
    |p_Val2_3_reg_1259                        |  48|   0|   48|          0|
    |p_Val2_cast_reg_1375                     |  29|   0|   29|          0|
    |p_Val2_s_reg_1217                        |  24|   0|   24|          0|
    |pt_V_reg_1350                            |  16|   0|   16|          0|
    |res_phi_2_reg_206                        |  32|   0|   32|          0|
    |res_phi_3_reg_1437                       |  32|   0|   32|          0|
    |sel_tmp10_i_reg_1340                     |  16|   0|   16|          0|
    |sel_tmp22_i_reg_1345                     |   1|   0|    1|          0|
    |sel_tmp7_i_reg_1335                      |   1|   0|    1|          0|
    |sh_amt_1_reg_1319                        |  12|   0|   12|          0|
    |sh_amt_reg_1485                          |  12|   0|   12|          0|
    |tmp32_V_3_reg_1417                       |  32|   0|   32|          0|
    |tmp32_V_6_reg_1422                       |  32|   0|   32|          0|
    |tmp_10_i_reg_1264                        |  49|   0|   49|          0|
    |tmp_10_reg_1391                          |  29|   0|   29|          0|
    |tmp_11_i_reg_1269                        |   1|   0|    1|          0|
    |tmp_11_i_reg_1269_pp0_iter20_reg         |   1|   0|    1|          0|
    |tmp_14_i_reg_1300                        |   1|   0|    1|          0|
    |tmp_16_reg_1473                          |   1|   0|    1|          0|
    |tmp_17_reg_1479                          |   1|   0|    1|          0|
    |tmp_20_reg_1491                          |   1|   0|    1|          0|
    |tmp_21_i_reg_1330                        |   1|   0|    1|          0|
    |tmp_35_reg_1295                          |  52|   0|   52|          0|
    |tmp_36_reg_1325                          |  16|   0|   16|          0|
    |tmp_3_reg_1212                           |  24|   0|   24|          0|
    |tmp_40_reg_1402                          |  31|   0|   31|          0|
    |tmp_41_reg_1407                          |   1|   0|    1|          0|
    |tmp_47_reg_1412                          |   8|   0|    8|          0|
    |tmp_47_reg_1412_pp0_iter44_reg           |   8|   0|    8|          0|
    |tmp_48_reg_1371                          |   1|   0|    1|          0|
    |tmp_49_reg_1447                          |  63|   0|   63|          0|
    |tmp_51_reg_1463                          |  52|   0|   52|          0|
    |tmp_52_reg_1497                          |  16|   0|   16|          0|
    |tmp_6_reg_1237                           |  24|   0|   24|          0|
    |tmp_9_reg_1380                           |   1|   0|    1|          0|
    |tmp_9_reg_1380_pp0_iter44_reg            |   1|   0|    1|          0|
    |tmp_reg_1357                             |   1|   0|    1|          0|
    |v_assign_2_reg_1442                      |  32|   0|   32|          0|
    |Inp1_V_read_assign_reg_1242              |  64|  32|   24|          0|
    |Inp2_V_read_assign_reg_1248              |  64|  32|   24|          0|
    |allPT_hw_0_V_read_reg_1192               |  64|  32|   16|          0|
    |allPT_hw_1_V_read_reg_1197               |  64|  32|   16|          0|
    |pt_V_reg_1350                            |  64|  32|   16|          0|
    |tmp_48_reg_1371                          |  64|  32|    1|          0|
    |tmp_reg_1357                             |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |4935| 224| 4585|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     MET_hw    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     MET_hw    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     MET_hw    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     MET_hw    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     MET_hw    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     MET_hw    | return value |
|allPT_hw_0_V         |  in |   16|   ap_none  |  allPT_hw_0_V |    pointer   |
|allPT_hw_1_V         |  in |   16|   ap_none  |  allPT_hw_1_V |    pointer   |
|missPT_hw_V          | out |   16|   ap_vld   |  missPT_hw_V  |    pointer   |
|missPT_hw_V_ap_vld   | out |    1|   ap_vld   |  missPT_hw_V  |    pointer   |
|allPhi_hw_0_V        |  in |   10|   ap_none  | allPhi_hw_0_V |    pointer   |
|allPhi_hw_1_V        |  in |   10|   ap_none  | allPhi_hw_1_V |    pointer   |
|missPhi_hw_V         | out |   16|   ap_vld   |  missPhi_hw_V |    pointer   |
|missPhi_hw_V_ap_vld  | out |    1|   ap_vld   |  missPhi_hw_V |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

