
---------- Begin Simulation Statistics ----------
final_tick                               296097001847                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673748                       # Number of bytes of host memory used
host_op_rate                                   227423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   810.03                       # Real time elapsed on the host
host_tick_rate                              365539067                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.296097                       # Number of seconds simulated
sim_ticks                                296097001847                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.439235                       # CPI: cycles per instruction
system.cpu.discardedOps                          4458                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       226189345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225264                       # IPC: instructions per cycle
system.cpu.numCycles                        443923541                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       217734196                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1313971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2630241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2631905                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            299                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658379                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650069                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1465                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650234                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648793                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986470                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2735                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              180                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749483                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631230                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 330342219899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 330342219899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 330342219899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 330342219899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 125547.597627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 125547.597627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 125546.691053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 125546.691053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315398                       # number of writebacks
system.cpu.dcache.writebacks::total           1315398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 160399174174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 160399174174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 160400160000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160400160000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121877.851150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121877.851150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121877.766752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121877.766752                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21644150                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21644150                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 104561.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 104561.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19116887                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19116887                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103896.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103896.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 330320575749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 330320575749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125549.248784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125549.248784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 160380057287                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 160380057287                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121880.365540                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121880.365540                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.267606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.267606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       985826                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       985826                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.126761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.126761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109536.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109536.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.304566                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            229448                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.304566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346839198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346839198                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071461                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086592                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169241                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32004769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32004769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32004769                       # number of overall hits
system.cpu.icache.overall_hits::total        32004769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          268                       # number of overall misses
system.cpu.icache.overall_misses::total           268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30022337                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30022337                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30022337                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30022337                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32005037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32005037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32005037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32005037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 112023.645522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112023.645522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 112023.645522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112023.645522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29664825                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29664825                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29664825                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29664825                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 110689.645522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110689.645522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 110689.645522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110689.645522                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32004769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32004769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30022337                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30022337                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32005037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32005037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 112023.645522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112023.645522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29664825                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29664825                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 110689.645522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110689.645522                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.223589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32005037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               268                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          119421.779851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.223589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.447702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.447702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128020416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128020416                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 296097001847                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::total                       45                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                  38                       # number of overall hits
system.l2.overall_hits::total                      45                       # number of overall hits
system.l2.demand_misses::.cpu.inst                261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316036                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316297                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               261                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316036                       # number of overall misses
system.l2.overall_misses::total               1316297                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28983818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 157765968896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     157794952714                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28983818                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 157765968896                       # number of overall miss cycles
system.l2.overall_miss_latency::total    157794952714                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999966                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999966                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111049.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119879.675705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119877.924750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 111049.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119879.675705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119877.924750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1313847                       # number of writebacks
system.l2.writebacks::total                   1313847                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316286                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25244055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 139682189185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139707433240                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25244055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 139682189185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 139707433240                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97092.519231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 106139.384165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106137.597179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97092.519231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 106139.384165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106137.597179                       # average overall mshr miss latency
system.l2.replacements                        1314250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 157746872686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  157746872686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119879.831052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119879.831052                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 139666288137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139666288137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 106139.479918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106139.479918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28983818                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28983818                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111049.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111049.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25244055                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25244055                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97092.519231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97092.519231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19096210                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19096210                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.834197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       118610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       118610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15901048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15901048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.782383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105304.953642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105304.953642                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2030.266000                       # Cycle average of tags in use
system.l2.tags.total_refs                     2631835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.009686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.451094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2027.805221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11843698                       # Number of tag accesses
system.l2.tags.data_accesses                 11843698                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000223292316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285688                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285688                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7750909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4978075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1313847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265144                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255388                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265144                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255388                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 161467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 167645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 280794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 285552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 285688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 285691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 285691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 289123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 289124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 289123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 289121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 285695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 285693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 285691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 285693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 285693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 285693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 172544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 167786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       285688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.429658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.283191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.875080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        285684    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285688                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.395452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.372130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              229      0.08%      0.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              325      0.11%      0.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           234855     82.21%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2299      0.80%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            42795     14.98%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1743      0.61%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3431      1.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285688                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336969216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336344832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1138.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1135.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  296096949821                       # Total gap between requests
system.mem_ctrls.avgGap                     112578.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336343040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 224791.198778814578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1137811777.554185390472                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1135921802.321375846863                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1040                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255388                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46405192                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 284083630094                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7031393565634                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     44620.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53966.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1337939.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336969216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          260                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316026                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316286                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1313847                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1313847                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       224791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1137811778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1138036569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       224791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       224791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1135927854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1135927854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1135927854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       224791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1137811778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2273964423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265144                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255360                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            185408585286                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325720000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       284130035286                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35214.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53964.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4763750                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4680173                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1076580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   625.417050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   456.078760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   400.938443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11070      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       230771     21.44%     22.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       231508     21.50%     43.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        16766      1.56%     45.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19705      1.83%     47.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          183      0.02%     47.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        59070      5.49%     52.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        21308      1.98%     54.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       486199     45.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1076580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336969216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336343040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1138.036569                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1135.921802                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3844168860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2043220410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799620000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13719057840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 23373529920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  69366554130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  55287308640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  186433459800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.636432                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 140270055639                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9887280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 145939666208                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3842619480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2042400690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793508160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713921360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 23373529920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  69350363850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  55300942560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  186417286020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   629.581809                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 140302155180                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9887280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 145907566667                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1313847                       # Transaction distribution
system.membus.trans_dist::CleanEvict              108                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315875                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3946527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3946527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673314048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673314048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316286                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         24466066380                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22765282936                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2629245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           268                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          537                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947710                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673656832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673725696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1314250                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336344832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2630592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2630238     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    354      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2630592                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 296097001847                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8774449699                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1609470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7900398882                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
