{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738412085102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738412085103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  1 13:14:44 2025 " "Processing started: Sat Feb  1 13:14:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738412085103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738412085103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738412085103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1738412085637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_6_1200mv_85c_slow.vho /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_6_1200mv_85c_slow.vho in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_6_1200mv_0c_slow.vho /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_6_1200mv_0c_slow.vho in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_min_1200mv_0c_fast.vho /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_min_1200mv_0c_fast.vho in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter.vho /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter.vho in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_6_1200mv_85c_vhd_slow.sdo /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_6_1200mv_85c_vhd_slow.sdo in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_6_1200mv_0c_vhd_slow.sdo /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_6_1200mv_0c_vhd_slow.sdo in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_min_1200mv_0c_vhd_fast.sdo /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_min_1200mv_0c_vhd_fast.sdo in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Packet_to_cell_converter_vhd.sdo /home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/ simulation " "Generated file Packet_to_cell_converter_vhd.sdo in folder \"/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738412086961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738412087006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  1 13:14:47 2025 " "Processing ended: Sat Feb  1 13:14:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738412087006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738412087006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738412087006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738412087006 ""}
