// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LoopConvLdWeight(
  input         clock,
                reset,
                io_req_valid,
  input  [15:0] io_req_bits_outer_bounds_in_channels,
                io_req_bits_outer_bounds_out_channels,
                io_req_bits_outer_bounds_kernel_dim,
                io_req_bits_inner_bounds_krows,
                io_req_bits_inner_bounds_kcols,
                io_req_bits_inner_bounds_kchs,
                io_req_bits_derived_params_ochs,
                io_req_bits_derived_params_out_channels_per_bank,
                io_req_bits_derived_params_in_channels_per_bank,
                io_req_bits_derived_params_weight_spad_stride,
  input  [14:0] io_req_bits_addr_end,
  input  [39:0] io_req_bits_dram_addr,
  input         io_req_bits_trans_weight_1203,
                io_req_bits_trans_weight_0132,
                io_req_bits_dw,
                io_req_bits_loop_id,
                io_cmd_ready,
                io_rob_overloaded,
                io_wait_for_prev_loop,
  output        io_req_ready,
                io_cmd_valid,
  output [6:0]  io_cmd_bits_inst_funct,
  output [4:0]  io_cmd_bits_inst_rs2,
                io_cmd_bits_inst_rs1,
  output        io_cmd_bits_inst_xd,
                io_cmd_bits_inst_xs1,
                io_cmd_bits_inst_xs2,
  output [4:0]  io_cmd_bits_inst_rd,
  output [6:0]  io_cmd_bits_inst_opcode,
  output [63:0] io_cmd_bits_rs1,
                io_cmd_bits_rs2,
  output        io_idle,
                io_loop_id
);

  wire        _command_p_io_in_ready;	// @[LoopConv.scala:485:25]
  wire        _command_p_io_out_valid;	// @[LoopConv.scala:485:25]
  wire [6:0]  _command_p_io_out_bits_cmd_inst_funct;	// @[LoopConv.scala:485:25]
  wire [63:0] _command_p_io_out_bits_cmd_rs1;	// @[LoopConv.scala:485:25]
  wire [63:0] _command_p_io_out_bits_cmd_rs2;	// @[LoopConv.scala:485:25]
  wire [67:0] _command_p_io_out_bits_dram_addr;	// @[LoopConv.scala:485:25]
  wire [63:0] _command_p_io_out_bits_spad_addr;	// @[LoopConv.scala:485:25]
  wire [15:0] _command_p_io_out_bits_K;	// @[LoopConv.scala:485:25]
  wire [15:0] _command_p_io_out_bits_J;	// @[LoopConv.scala:485:25]
  wire        _command_p_io_busy;	// @[LoopConv.scala:485:25]
  reg  [1:0]  state;	// @[LoopConv.scala:427:22]
  reg  [15:0] req_outer_bounds_in_channels;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_outer_bounds_out_channels;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_outer_bounds_kernel_dim;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_inner_bounds_krows;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_inner_bounds_kcols;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_inner_bounds_kchs;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_derived_params_ochs;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_derived_params_out_channels_per_bank;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_derived_params_in_channels_per_bank;	// @[LoopConv.scala:429:16]
  reg  [15:0] req_derived_params_weight_spad_stride;	// @[LoopConv.scala:429:16]
  reg  [14:0] req_addr_end;	// @[LoopConv.scala:429:16]
  reg  [39:0] req_dram_addr;	// @[LoopConv.scala:429:16]
  reg         req_trans_weight_1203;	// @[LoopConv.scala:429:16]
  reg         req_trans_weight_0132;	// @[LoopConv.scala:429:16]
  reg         req_dw;	// @[LoopConv.scala:429:16]
  reg         req_loop_id;	// @[LoopConv.scala:429:16]
  wire [15:0] max_chs_per_mvin_max_ochs_per_mvin = req_derived_params_ochs < 16'h40 ? req_derived_params_ochs : 16'h40;	// @[LoopConv.scala:429:16, :436:{32,38}]
  wire [15:0] max_chs_per_mvin_max_kchs_per_mvin = req_inner_bounds_kchs < 16'h40 ? req_inner_bounds_kchs : 16'h40;	// @[LoopConv.scala:429:16, :436:32, :437:{32,38}]
  wire [15:0] max_chs_per_mvin = req_trans_weight_0132 ? max_chs_per_mvin_max_kchs_per_mvin : max_chs_per_mvin_max_ochs_per_mvin;	// @[LoopConv.scala:429:16, :436:32, :437:32, :438:8]
  wire [31:0] _GEN = {16'h0, req_inner_bounds_kcols};	// @[LoopConv.scala:429:16, :441:64, Mux.scala:101:16]
  wire [47:0] _GEN_0 = {32'h0, req_inner_bounds_krows};	// @[LoopConv.scala:429:16, :441:72]
  wire [63:0] _GEN_1 = {48'h0, req_derived_params_ochs};	// @[LoopConv.scala:429:16, :441:80]
  wire [63:0] _GEN_2 = {48'h0, req_inner_bounds_kchs};	// @[LoopConv.scala:429:16, :441:80, :442:43]
  wire [63:0] addr_start = {49'h0, req_addr_end} - (req_trans_weight_0132 ? {16'h0, {16'h0, {16'h0, req_derived_params_in_channels_per_bank} * _GEN} * _GEN_0} * _GEN_1 : {16'h0, {16'h0, {16'h0, req_derived_params_out_channels_per_bank} * _GEN} * _GEN_0} * _GEN_2);	// @[LoopConv.scala:429:16, :441:{19,64,72,80}, :442:{27,35,43}, :443:33, :467:114, Mux.scala:101:16]
  wire [31:0] _GEN_3 = {16'h0, req_outer_bounds_kernel_dim};	// @[LoopConv.scala:429:16, :447:42, Mux.scala:101:16]
  wire [47:0] _GEN_4 = {32'h0, req_outer_bounds_out_channels};	// @[LoopConv.scala:429:16, :441:72, :447:55]
  reg  [15:0] och;	// @[LoopConv.scala:452:16]
  reg  [15:0] krow;	// @[LoopConv.scala:453:17]
  reg  [15:0] kcol;	// @[LoopConv.scala:454:17]
  reg  [15:0] kch;	// @[LoopConv.scala:455:16]
  wire [31:0] _GEN_5 = {16'h0, krow};	// @[LoopConv.scala:453:17, :458:35, Mux.scala:101:16]
  wire [31:0] _dram_offset_T_19 = _GEN_5 * _GEN_3;	// @[LoopConv.scala:447:42, :458:35]
  wire [47:0] _GEN_6 = {16'h0, _dram_offset_T_19};	// @[LoopConv.scala:458:{35,46}, Mux.scala:101:16]
  wire [31:0] _GEN_7 = {16'h0, kcol};	// @[LoopConv.scala:454:17, :458:66, Mux.scala:101:16]
  wire [65:0] _GEN_8 = {50'h0, req_outer_bounds_out_channels};	// @[LoopConv.scala:429:16, :443:33, :458:87]
  wire [66:0] _GEN_9 = {51'h0, och};	// @[LoopConv.scala:452:16, :458:102]
  wire [31:0] _GEN_10 = {16'h0, req_inner_bounds_krows};	// @[LoopConv.scala:429:16, :467:55, Mux.scala:101:16]
  wire [47:0] _GEN_11 = {32'h0, req_inner_bounds_kcols};	// @[LoopConv.scala:429:16, :441:72, :467:63]
  wire [47:0] _GEN_12 = {16'h0, _GEN_5 * _GEN};	// @[LoopConv.scala:441:64, :458:35, :467:{85,93}, Mux.scala:101:16]
  wire [15:0] _J_T_1 = req_inner_bounds_kchs - kch;	// @[LoopConv.scala:429:16, :455:16, :472:14]
  wire [15:0] _J_T_7 = req_derived_params_ochs - och;	// @[LoopConv.scala:429:16, :452:16, :473:14]
  wire        _io_idle_T = state == 2'h0;	// @[LoopConv.scala:427:22, :489:14, :511:25]
  wire        _io_req_ready_output = _io_idle_T & ~_command_p_io_busy;	// @[LoopConv.scala:485:25, :511:{25,34,37}]
  wire        _command_p_io_in_valid_T_2 = (|state) & ~io_wait_for_prev_loop;	// @[LoopConv.scala:427:22, :515:{34,43,46}]
  wire        _T_2 = state == 2'h1;	// @[LoopConv.scala:427:22, :497:27, :516:41]
  wire        _T = _command_p_io_out_bits_cmd_inst_funct == 7'h1;	// @[LoopConv.scala:485:25, :506:23, :525:46]
  wire        _T_1 = _command_p_io_in_ready & _command_p_io_in_valid_T_2;	// @[Decoupled.scala:51:35, LoopConv.scala:485:25, :515:43]
  wire [16:0] _next_kch_T_3 = {1'h0, kch} + {1'h0, req_trans_weight_0132 ? max_chs_per_mvin_max_kchs_per_mvin : 16'h10};	// @[LoopConv.scala:427:22, :429:16, :437:32, :438:8, :455:16, :467:23, :472:14, :542:23, Util.scala:41:15]
  wire        _next_kch_T_4 = _next_kch_T_3 > {1'h0, req_inner_bounds_kchs - 16'h1};	// @[LoopConv.scala:427:22, :429:16, Util.scala:39:28, :41:15, :43:17]
  wire [15:0] next_kch = _next_kch_T_4 ? 16'h0 : _next_kch_T_3[15:0];	// @[Mux.scala:101:16, Util.scala:41:15, :43:17]
  wire [16:0] _next_kcol_T_4 = {1'h0, kcol} + 17'h1;	// @[LoopConv.scala:427:22, :454:17, Util.scala:39:28, :41:15]
  wire        _next_kcol_T_5 = _next_kcol_T_4 > {1'h0, req_inner_bounds_kcols - 16'h1};	// @[LoopConv.scala:427:22, :429:16, Util.scala:39:28, :41:15, :43:17]
  wire        _state_T_3 = ((|next_kch) ? kcol : _next_kcol_T_5 ? 16'h0 : _next_kcol_T_4[15:0]) == 16'h0;	// @[LoopConv.scala:454:17, :545:59, :546:60, Mux.scala:101:16, Util.scala:41:15, :43:17]
  wire        _next_krow_T_2 = _state_T_3 & ~(|next_kch);	// @[LoopConv.scala:545:59, :546:{60,68}, Mux.scala:101:16]
  wire [16:0] _next_krow_T_6 = {1'h0, krow} + 17'h1;	// @[LoopConv.scala:427:22, :453:17, Util.scala:39:28, :41:15]
  wire        _next_krow_T_7 = _next_krow_T_6 > {1'h0, req_inner_bounds_krows - 16'h1};	// @[LoopConv.scala:427:22, :429:16, Util.scala:39:28, :41:15, :43:17]
  wire        _state_T_1 = (_next_krow_T_2 ? (_next_krow_T_7 ? 16'h0 : _next_krow_T_6[15:0]) : krow) == 16'h0;	// @[LoopConv.scala:453:17, :546:68, :547:60, Mux.scala:101:16, Util.scala:41:15, :43:17]
  wire        _next_och_T_4 = _state_T_1 & _state_T_3 & ~(|next_kch);	// @[LoopConv.scala:545:59, :546:60, :547:{60,89}, Mux.scala:101:16]
  wire [16:0] _next_och_T_8 = {1'h0, och} + {1'h0, req_trans_weight_0132 ? 16'h10 : max_chs_per_mvin_max_ochs_per_mvin};	// @[LoopConv.scala:427:22, :429:16, :436:32, :438:8, :452:16, :467:23, :473:14, :541:23, Util.scala:41:15]
  wire        _next_och_T_9 = _next_och_T_8 > {1'h0, req_derived_params_ochs - 16'h1};	// @[LoopConv.scala:427:22, :429:16, Util.scala:39:28, :41:15, :43:17]
  wire        _T_3 = _io_req_ready_output & io_req_valid;	// @[Decoupled.scala:51:35, LoopConv.scala:511:34]
  always @(posedge clock) begin
    if (reset)
      state <= 2'h0;	// @[LoopConv.scala:427:22, :489:14]
    else if (_T_3)	// @[Decoupled.scala:51:35]
      state <= 2'h1;	// @[LoopConv.scala:427:22, :497:27]
    else if (_T_1) begin	// @[Decoupled.scala:51:35]
      if (_T_2)	// @[LoopConv.scala:516:41]
        state <= 2'h2;	// @[LoopConv.scala:427:22, :539:13]
      else	// @[LoopConv.scala:516:41]
        state <= {~((_next_och_T_4 ? (_next_och_T_9 ? 16'h0 : _next_och_T_8[15:0]) : och) == 16'h0 & _state_T_1 & _state_T_3 & ~(|next_kch)), 1'h0};	// @[LoopConv.scala:427:22, :452:16, :545:59, :546:60, :547:{60,89}, :554:{19,29,79}, Mux.scala:101:16, Util.scala:41:15, :43:17]
    end
    if (_T_3) begin	// @[Decoupled.scala:51:35]
      req_outer_bounds_in_channels <= io_req_bits_outer_bounds_in_channels;	// @[LoopConv.scala:429:16]
      req_outer_bounds_out_channels <= io_req_bits_outer_bounds_out_channels;	// @[LoopConv.scala:429:16]
      req_outer_bounds_kernel_dim <= io_req_bits_outer_bounds_kernel_dim;	// @[LoopConv.scala:429:16]
      req_inner_bounds_krows <= io_req_bits_inner_bounds_krows;	// @[LoopConv.scala:429:16]
      req_inner_bounds_kcols <= io_req_bits_inner_bounds_kcols;	// @[LoopConv.scala:429:16]
      req_inner_bounds_kchs <= io_req_bits_inner_bounds_kchs;	// @[LoopConv.scala:429:16]
      req_derived_params_ochs <= io_req_bits_derived_params_ochs;	// @[LoopConv.scala:429:16]
      req_derived_params_out_channels_per_bank <= io_req_bits_derived_params_out_channels_per_bank;	// @[LoopConv.scala:429:16]
      req_derived_params_in_channels_per_bank <= io_req_bits_derived_params_in_channels_per_bank;	// @[LoopConv.scala:429:16]
      req_derived_params_weight_spad_stride <= io_req_bits_derived_params_weight_spad_stride;	// @[LoopConv.scala:429:16]
      req_addr_end <= io_req_bits_addr_end;	// @[LoopConv.scala:429:16]
      req_dram_addr <= io_req_bits_dram_addr;	// @[LoopConv.scala:429:16]
      req_trans_weight_1203 <= io_req_bits_trans_weight_1203;	// @[LoopConv.scala:429:16]
      req_trans_weight_0132 <= io_req_bits_trans_weight_0132;	// @[LoopConv.scala:429:16]
      req_dw <= io_req_bits_dw;	// @[LoopConv.scala:429:16]
      req_loop_id <= io_req_bits_loop_id;	// @[LoopConv.scala:429:16]
      och <= 16'h0;	// @[LoopConv.scala:452:16, Mux.scala:101:16]
      krow <= 16'h0;	// @[LoopConv.scala:453:17, Mux.scala:101:16]
      kcol <= 16'h0;	// @[LoopConv.scala:454:17, Mux.scala:101:16]
      kch <= 16'h0;	// @[LoopConv.scala:455:16, Mux.scala:101:16]
    end
    else begin	// @[Decoupled.scala:51:35]
      if (~_T_1 | _T_2 | ~_next_och_T_4) begin	// @[Decoupled.scala:51:35, LoopConv.scala:452:16, :455:16, :516:41, :537:30, :538:29, :547:89, Util.scala:42:8]
      end
      else if (_next_och_T_9)	// @[Util.scala:43:17]
        och <= 16'h0;	// @[LoopConv.scala:452:16, Mux.scala:101:16]
      else	// @[Util.scala:43:17]
        och <= _next_och_T_8[15:0];	// @[LoopConv.scala:452:16, Util.scala:41:15]
      if (~_T_1 | _T_2 | ~_next_krow_T_2) begin	// @[Decoupled.scala:51:35, LoopConv.scala:453:17, :455:16, :516:41, :537:30, :538:29, :546:68, Util.scala:42:8]
      end
      else if (_next_krow_T_7)	// @[Util.scala:43:17]
        krow <= 16'h0;	// @[LoopConv.scala:453:17, Mux.scala:101:16]
      else	// @[Util.scala:43:17]
        krow <= _next_krow_T_6[15:0];	// @[LoopConv.scala:453:17, Util.scala:41:15]
      if (~_T_1 | _T_2 | (|next_kch)) begin	// @[Decoupled.scala:51:35, LoopConv.scala:454:17, :455:16, :516:41, :537:30, :538:29, :545:59, Mux.scala:101:16]
      end
      else if (_next_kcol_T_5)	// @[Util.scala:43:17]
        kcol <= 16'h0;	// @[LoopConv.scala:454:17, Mux.scala:101:16]
      else	// @[Util.scala:43:17]
        kcol <= _next_kcol_T_4[15:0];	// @[LoopConv.scala:454:17, Util.scala:41:15]
      if (~_T_1 | _T_2) begin	// @[Decoupled.scala:51:35, LoopConv.scala:455:16, :516:41, :537:30, :538:29]
      end
      else if (_next_kch_T_4)	// @[Util.scala:43:17]
        kch <= 16'h0;	// @[LoopConv.scala:455:16, Mux.scala:101:16]
      else	// @[Util.scala:43:17]
        kch <= _next_kch_T_3[15:0];	// @[LoopConv.scala:455:16, Util.scala:41:15]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        state = _RANDOM_0[1:0];	// @[LoopConv.scala:427:22]
        req_outer_bounds_in_channels = _RANDOM_1[17:2];	// @[LoopConv.scala:429:16]
        req_outer_bounds_out_channels = {_RANDOM_1[31:18], _RANDOM_2[1:0]};	// @[LoopConv.scala:429:16]
        req_outer_bounds_kernel_dim = _RANDOM_4[17:2];	// @[LoopConv.scala:429:16]
        req_inner_bounds_krows = {_RANDOM_8[31:18], _RANDOM_9[1:0]};	// @[LoopConv.scala:429:16]
        req_inner_bounds_kcols = _RANDOM_9[17:2];	// @[LoopConv.scala:429:16]
        req_inner_bounds_kchs = {_RANDOM_9[31:18], _RANDOM_10[1:0]};	// @[LoopConv.scala:429:16]
        req_derived_params_ochs = _RANDOM_15[17:2];	// @[LoopConv.scala:429:16]
        req_derived_params_out_channels_per_bank = _RANDOM_18[17:2];	// @[LoopConv.scala:429:16]
        req_derived_params_in_channels_per_bank = {_RANDOM_18[31:18], _RANDOM_19[1:0]};	// @[LoopConv.scala:429:16]
        req_derived_params_weight_spad_stride = _RANDOM_20[17:2];	// @[LoopConv.scala:429:16]
        req_addr_end = {_RANDOM_20[31:18], _RANDOM_21[0]};	// @[LoopConv.scala:429:16]
        req_dram_addr = {_RANDOM_21[31:1], _RANDOM_22[8:0]};	// @[LoopConv.scala:429:16]
        req_trans_weight_1203 = _RANDOM_22[9];	// @[LoopConv.scala:429:16]
        req_trans_weight_0132 = _RANDOM_22[10];	// @[LoopConv.scala:429:16]
        req_dw = _RANDOM_22[11];	// @[LoopConv.scala:429:16]
        req_loop_id = _RANDOM_22[12];	// @[LoopConv.scala:429:16]
        och = _RANDOM_22[28:13];	// @[LoopConv.scala:429:16, :452:16]
        krow = {_RANDOM_22[31:29], _RANDOM_23[12:0]};	// @[LoopConv.scala:429:16, :453:17]
        kcol = _RANDOM_23[28:13];	// @[LoopConv.scala:453:17, :454:17]
        kch = {_RANDOM_23[31:29], _RANDOM_24[12:0]};	// @[LoopConv.scala:453:17, :455:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Pipeline_12 command_p (	// @[LoopConv.scala:485:25]
    .clock                       (clock),
    .reset                       (reset),
    .io_in_valid                 (_command_p_io_in_valid_T_2),	// @[LoopConv.scala:515:43]
    .io_in_bits_cmd_inst_funct   ({6'h0, ~_T_2}),	// @[LoopConv.scala:516:{34,41}]
    .io_in_bits_cmd_rs1          (_T_2 ? {34'hFE000000, req_derived_params_weight_spad_stride[13:0], 16'h109} : 64'h0),	// @[LoopConv.scala:429:16, :495:25, :500:36, :507:16, :516:{34,41}]
    .io_in_bits_cmd_rs2          (_T_2 ? {16'h0, req_dw ? 48'h1 : req_trans_weight_1203 ? {16'h0, _GEN_3 * _GEN_3} * _GEN_4 : {32'h0, req_trans_weight_0132 ? req_outer_bounds_in_channels : req_outer_bounds_out_channels}} : 64'h0),	// @[LoopConv.scala:429:16, :441:72, :447:{42,55}, :502:18, :507:16, :516:{34,41}, Mux.scala:101:16]
    .io_in_bits_dram_addr        ({28'h0, req_dram_addr} + ((req_dw ? {35'h0, {1'h0, _dram_offset_T_19} + {17'h0, kcol}} : {1'h0, req_trans_weight_1203 ? {1'h0, {16'h0, {1'h0, {1'h0, {16'h0, {16'h0, kch} * _GEN_3} * {32'h0, req_outer_bounds_kernel_dim}} + {17'h0, _dram_offset_T_19}} + {34'h0, kcol}} * _GEN_8} + _GEN_9 : req_trans_weight_0132 ? {1'h0, {16'h0, {1'h0, {1'h0, _GEN_6 * _GEN_4} + {17'h0, _GEN_7 * {16'h0, req_outer_bounds_out_channels}}} + {34'h0, och}} * {50'h0, req_outer_bounds_in_channels}} + {51'h0, kch} : {1'h0, {16'h0, {1'h0, {1'h0, _GEN_6 * {32'h0, req_outer_bounds_in_channels}} + {17'h0, _GEN_7 * {16'h0, req_outer_bounds_in_channels}}} + {34'h0, kch}} * _GEN_8} + _GEN_9}) & 68'hFFFFFFFF)),	// @[LoopConv.scala:427:22, :429:16, :441:72, :443:33, :447:{42,55}, :452:16, :454:17, :455:16, :458:{35,46,59,66,79,87,102}, :459:34, :460:{36,47,59,78,87,102}, :461:{48,62,69,83,91,105}, :463:33, :1535:17, Mux.scala:101:16]
    .io_in_bits_spad_addr        (req_trans_weight_0132 ? addr_start + {16'h0, {16'h0, {16'h0, kch / 16'h10} * _GEN_10} * _GEN_11} * _GEN_1 + {16'h0, _GEN_12 * {32'h0, req_derived_params_ochs}} + {32'h0, _GEN_7 * {16'h0, req_derived_params_ochs}} + {48'h0, och} : addr_start + {16'h0, {16'h0, {16'h0, och / 16'h10} * _GEN_10} * _GEN_11} * _GEN_2 + {16'h0, _GEN_12 * {32'h0, req_inner_bounds_kchs}} + {32'h0, _GEN_7 * {16'h0, req_inner_bounds_kchs}} + {48'h0, kch}),	// @[LoopConv.scala:429:16, :441:{72,80}, :442:43, :443:33, :452:16, :455:16, :458:66, :465:22, :467:{23,55,63,71,78,93,100,107,114}, :468:{23,55,63,71,78,93,100,107,114}, Mux.scala:101:16]
    .io_in_bits_K                (req_trans_weight_0132 ? (_J_T_7 > 16'h10 ? 16'h10 : _J_T_7) : _J_T_1 > 16'h10 ? 16'h10 : _J_T_1),	// @[LoopConv.scala:429:16, :467:23, :472:14, :473:14, :474:14, :475:{8,20}, :476:{8,20}]
    .io_in_bits_J                (req_trans_weight_0132 ? (_J_T_1 > max_chs_per_mvin ? max_chs_per_mvin : _J_T_1) : _J_T_7 > max_chs_per_mvin ? max_chs_per_mvin : _J_T_7),	// @[LoopConv.scala:429:16, :438:8, :471:14, :472:{8,14,20}, :473:{8,14,20}]
    .io_out_ready                (io_cmd_ready & ~io_rob_overloaded),	// @[LoopConv.scala:522:{42,45}]
    .io_in_ready                 (_command_p_io_in_ready),
    .io_out_valid                (_command_p_io_out_valid),
    .io_out_bits_cmd_inst_funct  (_command_p_io_out_bits_cmd_inst_funct),
    .io_out_bits_cmd_inst_rs2    (io_cmd_bits_inst_rs2),
    .io_out_bits_cmd_inst_rs1    (io_cmd_bits_inst_rs1),
    .io_out_bits_cmd_inst_xd     (io_cmd_bits_inst_xd),
    .io_out_bits_cmd_inst_xs1    (io_cmd_bits_inst_xs1),
    .io_out_bits_cmd_inst_xs2    (io_cmd_bits_inst_xs2),
    .io_out_bits_cmd_inst_rd     (io_cmd_bits_inst_rd),
    .io_out_bits_cmd_inst_opcode (io_cmd_bits_inst_opcode),
    .io_out_bits_cmd_rs1         (_command_p_io_out_bits_cmd_rs1),
    .io_out_bits_cmd_rs2         (_command_p_io_out_bits_cmd_rs2),
    .io_out_bits_dram_addr       (_command_p_io_out_bits_dram_addr),
    .io_out_bits_spad_addr       (_command_p_io_out_bits_spad_addr),
    .io_out_bits_K               (_command_p_io_out_bits_K),
    .io_out_bits_J               (_command_p_io_out_bits_J),
    .io_busy                     (_command_p_io_busy)
  );
  assign io_req_ready = _io_req_ready_output;	// @[LoopConv.scala:511:34]
  assign io_cmd_valid = _command_p_io_out_valid & ~io_rob_overloaded;	// @[LoopConv.scala:485:25, :522:45, :523:42]
  assign io_cmd_bits_inst_funct = _command_p_io_out_bits_cmd_inst_funct;	// @[LoopConv.scala:485:25]
  assign io_cmd_bits_rs1 = _T ? _command_p_io_out_bits_dram_addr[63:0] : _command_p_io_out_bits_cmd_rs1;	// @[LoopConv.scala:485:25, :524:15, :525:{46,61}, :527:21]
  assign io_cmd_bits_rs2 = _T ? {11'h0, _command_p_io_out_bits_K[4:0], 9'h0, _command_p_io_out_bits_J[6:0], 3'h0, _command_p_io_out_bits_spad_addr[28:26], 11'h0, _command_p_io_out_bits_spad_addr[14:0]} : _command_p_io_out_bits_cmd_rs2;	// @[LocalAddr.scala:108:37, LoopConv.scala:485:25, :524:15, :525:{46,61}, :529:18, :530:27, :531:27, :533:{21,37}]
  assign io_idle = _io_idle_T & ~_command_p_io_busy;	// @[LoopConv.scala:485:25, :511:{25,37}, :512:29]
  assign io_loop_id = req_loop_id;	// @[LoopConv.scala:429:16]
endmodule

