[Normal]
synlibXRef=lc4k_pvhd, VHDL.TASKLSVhd, 0, Yes
_EdfFrequency=lc4k_pvhd, VHDL.TASKLSVhd, 0, 200
_EdfInConsFile=lc4k_pvhd, VHDL.TASKLSVhd, 0,    
_EdfSymFSM=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfFanin=lc4k_pvhd, VHDL.TASKLSVhd, 0, 20
_EdfMaxMacrocell=lc4k_pvhd, VHDL.TASKLSVhd, 0, 16
_EdfPerDesignOptTiming=lc4k_pvhd, VHDL.TASKLSVhd, 0, 0
_EdfOutputPreFile=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfMapLogic=lc4k_pvhd, VHDL.TASKLSVhd, 0, False
_EdfInsertIO=lc4k_pvhd, VHDL.TASKLSVhd, 0, False
_EdfOutNetForm=lc4k_pvhd, VHDL.TASKLSVhd, 0, None
_EdfNumCritPath=lc4k_pvhd, VHDL.TASKLSVhd, 0, 3
_EdfUnconsClk=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfNumStartEnd=lc4k_pvhd, VHDL.TASKLSVhd, 0, 0
_EdfResSharing=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfPushTirstates=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfDefEnumEncode=lc4k_pvhd, VHDL.TASKLSVhd, 0, default
_EdfArrangeVHDLFiles=lc4k_pvhd, VHDL.TASKLSVhd, 0, True
_EdfSynOnOffImp=lc4k_pvhd, VHDL.TASKLSVhd, 0, False
[STRATEGY-LIST]
Normal=True, 1476054926
[synthesis-type]
tool=Synplify
