DECL|HAL_PCD_STATE_BUSY|enumerator|HAL_PCD_STATE_BUSY = 0x03,
DECL|HAL_PCD_STATE_ERROR|enumerator|HAL_PCD_STATE_ERROR = 0x02,
DECL|HAL_PCD_STATE_READY|enumerator|HAL_PCD_STATE_READY = 0x01,
DECL|HAL_PCD_STATE_RESET|enumerator|HAL_PCD_STATE_RESET = 0x00,
DECL|HAL_PCD_STATE_TIMEOUT|enumerator|HAL_PCD_STATE_TIMEOUT = 0x04
DECL|IN_ep|member|PCD_EPTypeDef IN_ep[15]; /*!< IN endpoint parameters */
DECL|IS_PCD_ALL_INSTANCE|macro|IS_PCD_ALL_INSTANCE
DECL|Init|member|PCD_InitTypeDef Init; /*!< PCD required parameters */
DECL|Instance|member|PCD_TypeDef *Instance; /*!< Register base address */
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< PCD peripheral status */
DECL|OUT_ep|member|PCD_EPTypeDef OUT_ep[15]; /*!< OUT endpoint parameters */
DECL|PCD_CALC_BLK2|macro|PCD_CALC_BLK2
DECL|PCD_CALC_BLK32|macro|PCD_CALC_BLK32
DECL|PCD_CLEAR_EP_DBUF|macro|PCD_CLEAR_EP_DBUF
DECL|PCD_CLEAR_EP_KIND|macro|PCD_CLEAR_EP_KIND
DECL|PCD_CLEAR_OUT_STATUS|macro|PCD_CLEAR_OUT_STATUS
DECL|PCD_CLEAR_RX_DTOG|macro|PCD_CLEAR_RX_DTOG
DECL|PCD_CLEAR_RX_EP_CTR|macro|PCD_CLEAR_RX_EP_CTR
DECL|PCD_CLEAR_TX_DTOG|macro|PCD_CLEAR_TX_DTOG
DECL|PCD_CLEAR_TX_EP_CTR|macro|PCD_CLEAR_TX_EP_CTR
DECL|PCD_DBL_BUF|macro|PCD_DBL_BUF
DECL|PCD_ENDP0|macro|PCD_ENDP0
DECL|PCD_ENDP1|macro|PCD_ENDP1
DECL|PCD_ENDP2|macro|PCD_ENDP2
DECL|PCD_ENDP3|macro|PCD_ENDP3
DECL|PCD_ENDP4|macro|PCD_ENDP4
DECL|PCD_ENDP5|macro|PCD_ENDP5
DECL|PCD_ENDP6|macro|PCD_ENDP6
DECL|PCD_ENDP7|macro|PCD_ENDP7
DECL|PCD_EP0MPS_08|macro|PCD_EP0MPS_08
DECL|PCD_EP0MPS_16|macro|PCD_EP0MPS_16
DECL|PCD_EP0MPS_32|macro|PCD_EP0MPS_32
DECL|PCD_EP0MPS_64|macro|PCD_EP0MPS_64
DECL|PCD_EPTypeDef|typedef|typedef USB_EPTypeDef PCD_EPTypeDef;
DECL|PCD_EPTypeDef|typedef|typedef USB_OTG_EPTypeDef PCD_EPTypeDef;
DECL|PCD_EP_BUF0|enumerator|PCD_EP_BUF0,
DECL|PCD_EP_BUF1|enumerator|PCD_EP_BUF1
DECL|PCD_EP_BUF_NUM|typedef|}PCD_EP_BUF_NUM;
DECL|PCD_EP_DBUF_DIR|typedef|}PCD_EP_DBUF_DIR;
DECL|PCD_EP_DBUF_ERR|enumerator|PCD_EP_DBUF_ERR,
DECL|PCD_EP_DBUF_IN|enumerator|PCD_EP_DBUF_IN,
DECL|PCD_EP_DBUF_OUT|enumerator|PCD_EP_DBUF_OUT,
DECL|PCD_EP_NOBUF|enumerator|PCD_EP_NOBUF,
DECL|PCD_EP_RX_ADDRESS|macro|PCD_EP_RX_ADDRESS
DECL|PCD_EP_RX_CNT|macro|PCD_EP_RX_CNT
DECL|PCD_EP_TX_ADDRESS|macro|PCD_EP_TX_ADDRESS
DECL|PCD_EP_TX_CNT|macro|PCD_EP_TX_CNT
DECL|PCD_FreeUserBuffer|macro|PCD_FreeUserBuffer
DECL|PCD_GET_DB_DIR|macro|PCD_GET_DB_DIR
DECL|PCD_GET_ENDPOINT|macro|PCD_GET_ENDPOINT
DECL|PCD_GET_EPTYPE|macro|PCD_GET_EPTYPE
DECL|PCD_GET_EP_ADDRESS|macro|PCD_GET_EP_ADDRESS
DECL|PCD_GET_EP_DBUF0_ADDR|macro|PCD_GET_EP_DBUF0_ADDR
DECL|PCD_GET_EP_DBUF0_CNT|macro|PCD_GET_EP_DBUF0_CNT
DECL|PCD_GET_EP_DBUF1_ADDR|macro|PCD_GET_EP_DBUF1_ADDR
DECL|PCD_GET_EP_DBUF1_CNT|macro|PCD_GET_EP_DBUF1_CNT
DECL|PCD_GET_EP_RX_ADDRESS|macro|PCD_GET_EP_RX_ADDRESS
DECL|PCD_GET_EP_RX_CNT|macro|PCD_GET_EP_RX_CNT
DECL|PCD_GET_EP_RX_STALL_STATUS|macro|PCD_GET_EP_RX_STALL_STATUS
DECL|PCD_GET_EP_RX_STATUS|macro|PCD_GET_EP_RX_STATUS
DECL|PCD_GET_EP_TX_ADDRESS|macro|PCD_GET_EP_TX_ADDRESS
DECL|PCD_GET_EP_TX_CNT|macro|PCD_GET_EP_TX_CNT
DECL|PCD_GET_EP_TX_STALL_STATUS|macro|PCD_GET_EP_TX_STALL_STATUS
DECL|PCD_GET_EP_TX_STATUS|macro|PCD_GET_EP_TX_STATUS
DECL|PCD_HandleTypeDef|typedef|} PCD_HandleTypeDef;
DECL|PCD_InitTypeDef|typedef|typedef USB_CfgTypeDef PCD_InitTypeDef;
DECL|PCD_InitTypeDef|typedef|typedef USB_OTG_CfgTypeDef PCD_InitTypeDef;
DECL|PCD_PHY_EMBEDDED|macro|PCD_PHY_EMBEDDED
DECL|PCD_RX_DTOG|macro|PCD_RX_DTOG
DECL|PCD_SET_ENDPOINT|macro|PCD_SET_ENDPOINT
DECL|PCD_SET_EPTYPE|macro|PCD_SET_EPTYPE
DECL|PCD_SET_EP_ADDRESS|macro|PCD_SET_EP_ADDRESS
DECL|PCD_SET_EP_CNT_RX_REG|macro|PCD_SET_EP_CNT_RX_REG
DECL|PCD_SET_EP_DBUF0_ADDR|macro|PCD_SET_EP_DBUF0_ADDR
DECL|PCD_SET_EP_DBUF0_CNT|macro|PCD_SET_EP_DBUF0_CNT
DECL|PCD_SET_EP_DBUF1_ADDR|macro|PCD_SET_EP_DBUF1_ADDR
DECL|PCD_SET_EP_DBUF1_CNT|macro|PCD_SET_EP_DBUF1_CNT
DECL|PCD_SET_EP_DBUF_ADDR|macro|PCD_SET_EP_DBUF_ADDR
DECL|PCD_SET_EP_DBUF_CNT|macro|PCD_SET_EP_DBUF_CNT
DECL|PCD_SET_EP_DBUF|macro|PCD_SET_EP_DBUF
DECL|PCD_SET_EP_KIND|macro|PCD_SET_EP_KIND
DECL|PCD_SET_EP_RX_ADDRESS|macro|PCD_SET_EP_RX_ADDRESS
DECL|PCD_SET_EP_RX_CNT|macro|PCD_SET_EP_RX_CNT
DECL|PCD_SET_EP_RX_DBUF0_CNT|macro|PCD_SET_EP_RX_DBUF0_CNT
DECL|PCD_SET_EP_RX_STATUS|macro|PCD_SET_EP_RX_STATUS
DECL|PCD_SET_EP_RX_VALID|macro|PCD_SET_EP_RX_VALID
DECL|PCD_SET_EP_TXRX_STATUS|macro|PCD_SET_EP_TXRX_STATUS
DECL|PCD_SET_EP_TX_ADDRESS|macro|PCD_SET_EP_TX_ADDRESS
DECL|PCD_SET_EP_TX_CNT|macro|PCD_SET_EP_TX_CNT
DECL|PCD_SET_EP_TX_STATUS|macro|PCD_SET_EP_TX_STATUS
DECL|PCD_SET_EP_TX_VALID|macro|PCD_SET_EP_TX_VALID
DECL|PCD_SET_OUT_STATUS|macro|PCD_SET_OUT_STATUS
DECL|PCD_SNG_BUF|macro|PCD_SNG_BUF
DECL|PCD_SPEED_FULL|macro|PCD_SPEED_FULL
DECL|PCD_SPEED_HIGH_IN_FULL|macro|PCD_SPEED_HIGH_IN_FULL
DECL|PCD_SPEED_HIGH|macro|PCD_SPEED_HIGH
DECL|PCD_StateTypeDef|typedef|} PCD_StateTypeDef;
DECL|PCD_TX_DTOG|macro|PCD_TX_DTOG
DECL|PCD_TypeDef|typedef|typedef USB_OTG_GlobalTypeDef PCD_TypeDef;
DECL|PCD_TypeDef|typedef|typedef USB_TypeDef PCD_TypeDef;
DECL|Setup|member|uint32_t Setup[12]; /*!< Setup packet buffer */
DECL|State|member|__IO PCD_StateTypeDef State; /*!< PCD communication state */
DECL|USBD_FS_TRDT_VALUE|macro|USBD_FS_TRDT_VALUE
DECL|USB_Address|member|__IO uint8_t USB_Address; /*!< USB Address: not used by USB OTG FS */
DECL|USB_EP0StartXfer|macro|USB_EP0StartXfer
DECL|USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE|macro|USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
DECL|USB_OTG_FS_WAKEUP_EXTI_LINE|macro|USB_OTG_FS_WAKEUP_EXTI_LINE
DECL|USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE|macro|USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
DECL|USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE|macro|USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
DECL|USB_WAKEUP_EXTI_LINE|macro|USB_WAKEUP_EXTI_LINE
DECL|__HAL_PCD_CLEAR_FLAG|macro|__HAL_PCD_CLEAR_FLAG
DECL|__HAL_PCD_CLEAR_FLAG|macro|__HAL_PCD_CLEAR_FLAG
DECL|__HAL_PCD_DISABLE|macro|__HAL_PCD_DISABLE
DECL|__HAL_PCD_DISABLE|macro|__HAL_PCD_DISABLE
DECL|__HAL_PCD_ENABLE|macro|__HAL_PCD_ENABLE
DECL|__HAL_PCD_ENABLE|macro|__HAL_PCD_ENABLE
DECL|__HAL_PCD_GATE_PHYCLOCK|macro|__HAL_PCD_GATE_PHYCLOCK
DECL|__HAL_PCD_GET_FLAG|macro|__HAL_PCD_GET_FLAG
DECL|__HAL_PCD_GET_FLAG|macro|__HAL_PCD_GET_FLAG
DECL|__HAL_PCD_IS_INVALID_INTERRUPT|macro|__HAL_PCD_IS_INVALID_INTERRUPT
DECL|__HAL_PCD_IS_PHY_SUSPENDED|macro|__HAL_PCD_IS_PHY_SUSPENDED
DECL|__HAL_PCD_UNGATE_PHYCLOCK|macro|__HAL_PCD_UNGATE_PHYCLOCK
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
DECL|__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG|macro|__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
DECL|__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG|macro|__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
DECL|__HAL_USB_WAKEUP_EXTI_DISABLE_IT|macro|__HAL_USB_WAKEUP_EXTI_DISABLE_IT
DECL|__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE|macro|__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
DECL|__HAL_USB_WAKEUP_EXTI_ENABLE_IT|macro|__HAL_USB_WAKEUP_EXTI_ENABLE_IT
DECL|__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE|macro|__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
DECL|__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE|macro|__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
DECL|__HAL_USB_WAKEUP_EXTI_GET_FLAG|macro|__HAL_USB_WAKEUP_EXTI_GET_FLAG
DECL|__STM32F1xx_HAL_PCD_H|macro|__STM32F1xx_HAL_PCD_H
DECL|pData|member|void *pData; /*!< Pointer to upper stack Handler */
