{
  "module_name": "mbox.h",
  "hash_id": "a4f85bd8047712165e277ba15bf3c8840a76fd9a27459ce2c11b9d1ecea9ac81",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeontx2/af/mbox.h",
  "human_readable_source": " \n \n\n#ifndef MBOX_H\n#define MBOX_H\n\n#include <linux/etherdevice.h>\n#include <linux/sizes.h>\n\n#include \"rvu_struct.h\"\n#include \"common.h\"\n\n#define MBOX_SIZE\t\tSZ_64K\n\n \n#define MBOX_DOWN_RX_START\t0\n#define MBOX_DOWN_RX_SIZE\t(46 * SZ_1K)\n#define MBOX_DOWN_TX_START\t(MBOX_DOWN_RX_START + MBOX_DOWN_RX_SIZE)\n#define MBOX_DOWN_TX_SIZE\t(16 * SZ_1K)\n \n#define MBOX_UP_RX_START\t(MBOX_DOWN_TX_START + MBOX_DOWN_TX_SIZE)\n#define MBOX_UP_RX_SIZE\t\tSZ_1K\n#define MBOX_UP_TX_START\t(MBOX_UP_RX_START + MBOX_UP_RX_SIZE)\n#define MBOX_UP_TX_SIZE\t\tSZ_1K\n\n#if MBOX_UP_TX_SIZE + MBOX_UP_TX_START != MBOX_SIZE\n# error \"incorrect mailbox area sizes\"\n#endif\n\n#define INTR_MASK(pfvfs) ((pfvfs < 64) ? (BIT_ULL(pfvfs) - 1) : (~0ull))\n\n#define MBOX_RSP_TIMEOUT\t6000  \n\n#define MBOX_MSG_ALIGN\t\t16   \n\n \n#define MBOX_DIR_AFPF\t\t0   \n#define MBOX_DIR_PFAF\t\t1   \n#define MBOX_DIR_PFVF\t\t2   \n#define MBOX_DIR_VFPF\t\t3   \n#define MBOX_DIR_AFPF_UP\t4   \n#define MBOX_DIR_PFAF_UP\t5   \n#define MBOX_DIR_PFVF_UP\t6   \n#define MBOX_DIR_VFPF_UP\t7   \n\nstruct otx2_mbox_dev {\n\tvoid\t    *mbase;    \n\tvoid\t    *hwbase;\n\tspinlock_t  mbox_lock;\n\tu16         msg_size;  \n\tu16         rsp_size;  \n\tu16         num_msgs;  \n\tu16         msgs_acked;  \n};\n\nstruct otx2_mbox {\n\tstruct pci_dev *pdev;\n\tvoid   *hwbase;   \n\tvoid   *reg_base; \n\tu64    trigger;   \n\tu16    tr_shift;  \n\tu64    rx_start;  \n\tu64    tx_start;  \n\tu16    rx_size;   \n\tu16    tx_size;   \n\tu16    ndevs;     \n\tstruct otx2_mbox_dev *dev;\n};\n\n \nstruct mbox_hdr {\n\tu64 msg_size;\t \n\tu16  num_msgs;    \n};\n\n \nstruct mbox_msghdr {\n\tu16 pcifunc;      \n\tu16 id;           \n#define OTX2_MBOX_REQ_SIG (0xdead)\n#define OTX2_MBOX_RSP_SIG (0xbeef)\n\tu16 sig;          \n#define OTX2_MBOX_VERSION (0x000a)\n\tu16 ver;          \n\tu16 next_msgoff;  \n\tint rc;           \n};\n\nvoid otx2_mbox_reset(struct otx2_mbox *mbox, int devid);\nvoid __otx2_mbox_reset(struct otx2_mbox *mbox, int devid);\nvoid otx2_mbox_destroy(struct otx2_mbox *mbox);\nint otx2_mbox_init(struct otx2_mbox *mbox, void __force *hwbase,\n\t\t   struct pci_dev *pdev, void __force *reg_base,\n\t\t   int direction, int ndevs);\n\nint otx2_mbox_regions_init(struct otx2_mbox *mbox, void __force **hwbase,\n\t\t\t   struct pci_dev *pdev, void __force *reg_base,\n\t\t\t   int direction, int ndevs, unsigned long *bmap);\nvoid otx2_mbox_msg_send(struct otx2_mbox *mbox, int devid);\nint otx2_mbox_wait_for_rsp(struct otx2_mbox *mbox, int devid);\nint otx2_mbox_busy_poll_for_rsp(struct otx2_mbox *mbox, int devid);\nstruct mbox_msghdr *otx2_mbox_alloc_msg_rsp(struct otx2_mbox *mbox, int devid,\n\t\t\t\t\t    int size, int size_rsp);\nstruct mbox_msghdr *otx2_mbox_get_rsp(struct otx2_mbox *mbox, int devid,\n\t\t\t\t      struct mbox_msghdr *msg);\nint otx2_mbox_check_rsp_msgs(struct otx2_mbox *mbox, int devid);\nint otx2_reply_invalid_msg(struct otx2_mbox *mbox, int devid,\n\t\t\t   u16 pcifunc, u16 id);\nbool otx2_mbox_nonempty(struct otx2_mbox *mbox, int devid);\nconst char *otx2_mbox_id2name(u16 id);\nstatic inline struct mbox_msghdr *otx2_mbox_alloc_msg(struct otx2_mbox *mbox,\n\t\t\t\t\t\t      int devid, int size)\n{\n\treturn otx2_mbox_alloc_msg_rsp(mbox, devid, size, 0);\n}\n\n \n#define MBOX_MSG_MASK\t\t\t\t0xFFFF\n#define MBOX_MSG_INVALID\t\t\t0xFFFE\n#define MBOX_MSG_MAX\t\t\t\t0xFFFF\n\n#define MBOX_MESSAGES\t\t\t\t\t\t\t\\\n \t\t\t\t\\\nM(READY,\t\t0x001, ready, msg_req, ready_msg_rsp)\t\t\\\nM(ATTACH_RESOURCES,\t0x002, attach_resources, rsrc_attach, msg_rsp)\t\\\nM(DETACH_RESOURCES,\t0x003, detach_resources, rsrc_detach, msg_rsp)\t\\\nM(FREE_RSRC_CNT,\t0x004, free_rsrc_cnt, msg_req, free_rsrcs_rsp)\t\\\nM(MSIX_OFFSET,\t\t0x005, msix_offset, msg_req, msix_offset_rsp)\t\\\nM(VF_FLR,\t\t0x006, vf_flr, msg_req, msg_rsp)\t\t\\\nM(PTP_OP,\t\t0x007, ptp_op, ptp_req, ptp_rsp)\t\t\\\nM(GET_HW_CAP,\t\t0x008, get_hw_cap, msg_req, get_hw_cap_rsp)\t\\\nM(LMTST_TBL_SETUP,\t0x00a, lmtst_tbl_setup, lmtst_tbl_setup_req,    \\\n\t\t\t\tmsg_rsp)\t\t\t\t\\\nM(SET_VF_PERM,\t\t0x00b, set_vf_perm, set_vf_perm, msg_rsp)\t\\\nM(PTP_GET_CAP,\t\t0x00c, ptp_get_cap, msg_req, ptp_get_cap_rsp)\t\\\n \t\t\t\t\\\nM(CGX_START_RXTX,\t0x200, cgx_start_rxtx, msg_req, msg_rsp)\t\\\nM(CGX_STOP_RXTX,\t0x201, cgx_stop_rxtx, msg_req, msg_rsp)\t\t\\\nM(CGX_STATS,\t\t0x202, cgx_stats, msg_req, cgx_stats_rsp)\t\\\nM(CGX_MAC_ADDR_SET,\t0x203, cgx_mac_addr_set, cgx_mac_addr_set_or_get,    \\\n\t\t\t\tcgx_mac_addr_set_or_get)\t\t\\\nM(CGX_MAC_ADDR_GET,\t0x204, cgx_mac_addr_get, cgx_mac_addr_set_or_get,    \\\n\t\t\t\tcgx_mac_addr_set_or_get)\t\t\\\nM(CGX_PROMISC_ENABLE,\t0x205, cgx_promisc_enable, msg_req, msg_rsp)\t\\\nM(CGX_PROMISC_DISABLE,\t0x206, cgx_promisc_disable, msg_req, msg_rsp)\t\\\nM(CGX_START_LINKEVENTS, 0x207, cgx_start_linkevents, msg_req, msg_rsp)\t\\\nM(CGX_STOP_LINKEVENTS,\t0x208, cgx_stop_linkevents, msg_req, msg_rsp)\t\\\nM(CGX_GET_LINKINFO,\t0x209, cgx_get_linkinfo, msg_req, cgx_link_info_msg) \\\nM(CGX_INTLBK_ENABLE,\t0x20A, cgx_intlbk_enable, msg_req, msg_rsp)\t\\\nM(CGX_INTLBK_DISABLE,\t0x20B, cgx_intlbk_disable, msg_req, msg_rsp)\t\\\nM(CGX_PTP_RX_ENABLE,\t0x20C, cgx_ptp_rx_enable, msg_req, msg_rsp)\t\\\nM(CGX_PTP_RX_DISABLE,\t0x20D, cgx_ptp_rx_disable, msg_req, msg_rsp)\t\\\nM(CGX_CFG_PAUSE_FRM,\t0x20E, cgx_cfg_pause_frm, cgx_pause_frm_cfg,\t\\\n\t\t\t       cgx_pause_frm_cfg)\t\t\t\\\nM(CGX_FW_DATA_GET,\t0x20F, cgx_get_aux_link_info, msg_req, cgx_fw_data) \\\nM(CGX_FEC_SET,\t\t0x210, cgx_set_fec_param, fec_mode, fec_mode) \\\nM(CGX_MAC_ADDR_ADD,\t0x211, cgx_mac_addr_add, cgx_mac_addr_add_req,    \\\n\t\t\t\tcgx_mac_addr_add_rsp)\t\t\\\nM(CGX_MAC_ADDR_DEL,\t0x212, cgx_mac_addr_del, cgx_mac_addr_del_req,    \\\n\t\t\t       msg_rsp)\t\t\\\nM(CGX_MAC_MAX_ENTRIES_GET, 0x213, cgx_mac_max_entries_get, msg_req,    \\\n\t\t\t\t  cgx_max_dmac_entries_get_rsp)\t\t\\\nM(CGX_FEC_STATS,\t0x217, cgx_fec_stats, msg_req, cgx_fec_stats_rsp) \\\nM(CGX_SET_LINK_MODE,\t0x218, cgx_set_link_mode, cgx_set_link_mode_req,\\\n\t\t\t       cgx_set_link_mode_rsp)\t\\\nM(CGX_GET_PHY_FEC_STATS, 0x219, cgx_get_phy_fec_stats, msg_req, msg_rsp) \\\nM(CGX_FEATURES_GET,\t0x21B, cgx_features_get, msg_req,\t\t\\\n\t\t\t       cgx_features_info_msg)\t\t\t\\\nM(RPM_STATS,\t\t0x21C, rpm_stats, msg_req, rpm_stats_rsp)\t\\\nM(CGX_MAC_ADDR_RESET,\t0x21D, cgx_mac_addr_reset, cgx_mac_addr_reset_req, \\\n\t\t\t\t\t\t\tmsg_rsp) \\\nM(CGX_MAC_ADDR_UPDATE,\t0x21E, cgx_mac_addr_update, cgx_mac_addr_update_req, \\\n\t\t\t\t\t\t    cgx_mac_addr_update_rsp) \\\nM(CGX_PRIO_FLOW_CTRL_CFG, 0x21F, cgx_prio_flow_ctrl_cfg, cgx_pfc_cfg,  \\\n\t\t\t\t cgx_pfc_rsp)                               \\\n \t\t\t\t\\\nM(NPA_LF_ALLOC,\t\t0x400, npa_lf_alloc,\t\t\t\t\\\n\t\t\t\tnpa_lf_alloc_req, npa_lf_alloc_rsp)\t\\\nM(NPA_LF_FREE,\t\t0x401, npa_lf_free, msg_req, msg_rsp)\t\t\\\nM(NPA_AQ_ENQ,\t\t0x402, npa_aq_enq, npa_aq_enq_req, npa_aq_enq_rsp)   \\\nM(NPA_HWCTX_DISABLE,\t0x403, npa_hwctx_disable, hwctx_disable_req, msg_rsp)\\\n \t\t\t\t\\\n \t\t\t\t\\\n \t\t\t\t\\\nM(CPT_LF_ALLOC,\t\t0xA00, cpt_lf_alloc, cpt_lf_alloc_req_msg,\t\\\n\t\t\t       msg_rsp)\t\t\t\t\t\\\nM(CPT_LF_FREE,\t\t0xA01, cpt_lf_free, msg_req, msg_rsp)\t\t\\\nM(CPT_RD_WR_REGISTER,\t0xA02, cpt_rd_wr_register,  cpt_rd_wr_reg_msg,\t\\\n\t\t\t       cpt_rd_wr_reg_msg)\t\t\t\\\nM(CPT_INLINE_IPSEC_CFG,\t0xA04, cpt_inline_ipsec_cfg,\t\t\t\\\n\t\t\t       cpt_inline_ipsec_cfg_msg, msg_rsp)\t\\\nM(CPT_STATS,            0xA05, cpt_sts, cpt_sts_req, cpt_sts_rsp)\t\\\nM(CPT_RXC_TIME_CFG,     0xA06, cpt_rxc_time_cfg, cpt_rxc_time_cfg_req,  \\\n\t\t\t       msg_rsp)                                 \\\nM(CPT_CTX_CACHE_SYNC,   0xA07, cpt_ctx_cache_sync, msg_req, msg_rsp)    \\\nM(CPT_LF_RESET,         0xA08, cpt_lf_reset, cpt_lf_rst_req, msg_rsp)\t\\\nM(CPT_FLT_ENG_INFO,     0xA09, cpt_flt_eng_info, cpt_flt_eng_info_req,\t\\\n\t\t\t       cpt_flt_eng_info_rsp)\t\t\t\\\n \t\t\t\t\\\nM(SET_SDP_CHAN_INFO, 0x1000, set_sdp_chan_info, sdp_chan_info_msg, msg_rsp) \\\nM(GET_SDP_CHAN_INFO, 0x1001, get_sdp_chan_info, msg_req, sdp_get_chan_info_msg) \\\n \t\t\t\t\\\nM(NPC_MCAM_ALLOC_ENTRY,\t0x6000, npc_mcam_alloc_entry, npc_mcam_alloc_entry_req,\\\n\t\t\t\tnpc_mcam_alloc_entry_rsp)\t\t\\\nM(NPC_MCAM_FREE_ENTRY,\t0x6001, npc_mcam_free_entry,\t\t\t\\\n\t\t\t\t npc_mcam_free_entry_req, msg_rsp)\t\\\nM(NPC_MCAM_WRITE_ENTRY,\t0x6002, npc_mcam_write_entry,\t\t\t\\\n\t\t\t\t npc_mcam_write_entry_req, msg_rsp)\t\\\nM(NPC_MCAM_ENA_ENTRY,   0x6003, npc_mcam_ena_entry,\t\t\t\\\n\t\t\t\t npc_mcam_ena_dis_entry_req, msg_rsp)\t\\\nM(NPC_MCAM_DIS_ENTRY,   0x6004, npc_mcam_dis_entry,\t\t\t\\\n\t\t\t\t npc_mcam_ena_dis_entry_req, msg_rsp)\t\\\nM(NPC_MCAM_SHIFT_ENTRY, 0x6005, npc_mcam_shift_entry, npc_mcam_shift_entry_req,\\\n\t\t\t\tnpc_mcam_shift_entry_rsp)\t\t\\\nM(NPC_MCAM_ALLOC_COUNTER, 0x6006, npc_mcam_alloc_counter,\t\t\\\n\t\t\t\t\tnpc_mcam_alloc_counter_req,\t\\\n\t\t\t\t\tnpc_mcam_alloc_counter_rsp)\t\\\nM(NPC_MCAM_FREE_COUNTER,  0x6007, npc_mcam_free_counter,\t\t\\\n\t\t\t\t    npc_mcam_oper_counter_req, msg_rsp)\t\\\nM(NPC_MCAM_UNMAP_COUNTER, 0x6008, npc_mcam_unmap_counter,\t\t\\\n\t\t\t\t   npc_mcam_unmap_counter_req, msg_rsp)\t\\\nM(NPC_MCAM_CLEAR_COUNTER, 0x6009, npc_mcam_clear_counter,\t\t\\\n\t\t\t\t   npc_mcam_oper_counter_req, msg_rsp)\t\\\nM(NPC_MCAM_COUNTER_STATS, 0x600a, npc_mcam_counter_stats,\t\t\\\n\t\t\t\t   npc_mcam_oper_counter_req,\t\t\\\n\t\t\t\t   npc_mcam_oper_counter_rsp)\t\t\\\nM(NPC_MCAM_ALLOC_AND_WRITE_ENTRY, 0x600b, npc_mcam_alloc_and_write_entry,      \\\n\t\t\t\t\t  npc_mcam_alloc_and_write_entry_req,  \\\n\t\t\t\t\t  npc_mcam_alloc_and_write_entry_rsp)  \\\nM(NPC_GET_KEX_CFG,\t  0x600c, npc_get_kex_cfg,\t\t\t\\\n\t\t\t\t   msg_req, npc_get_kex_cfg_rsp)\t\\\nM(NPC_INSTALL_FLOW,\t  0x600d, npc_install_flow,\t\t\t       \\\n\t\t\t\t  npc_install_flow_req, npc_install_flow_rsp)  \\\nM(NPC_DELETE_FLOW,\t  0x600e, npc_delete_flow,\t\t\t\\\n\t\t\t\t  npc_delete_flow_req, npc_delete_flow_rsp)\t\t\\\nM(NPC_MCAM_READ_ENTRY,\t  0x600f, npc_mcam_read_entry,\t\t\t\\\n\t\t\t\t  npc_mcam_read_entry_req,\t\t\\\n\t\t\t\t  npc_mcam_read_entry_rsp)\t\t\\\nM(NPC_SET_PKIND,        0x6010,   npc_set_pkind,                        \\\n\t\t\t\t  npc_set_pkind, msg_rsp)               \\\nM(NPC_MCAM_READ_BASE_RULE, 0x6011, npc_read_base_steer_rule,            \\\n\t\t\t\t   msg_req, npc_mcam_read_base_rule_rsp)  \\\nM(NPC_MCAM_GET_STATS, 0x6012, npc_mcam_entry_stats,                     \\\n\t\t\t\t   npc_mcam_get_stats_req,              \\\n\t\t\t\t   npc_mcam_get_stats_rsp)              \\\nM(NPC_GET_FIELD_HASH_INFO, 0x6013, npc_get_field_hash_info,                     \\\n\t\t\t\t   npc_get_field_hash_info_req,              \\\n\t\t\t\t   npc_get_field_hash_info_rsp)              \\\nM(NPC_GET_FIELD_STATUS, 0x6014, npc_get_field_status,                     \\\n\t\t\t\t   npc_get_field_status_req,              \\\n\t\t\t\t   npc_get_field_status_rsp)              \\\n \t\t\t\t\\\nM(NIX_LF_ALLOC,\t\t0x8000, nix_lf_alloc,\t\t\t\t\\\n\t\t\t\t nix_lf_alloc_req, nix_lf_alloc_rsp)\t\\\nM(NIX_LF_FREE,\t\t0x8001, nix_lf_free, nix_lf_free_req, msg_rsp)\t\\\nM(NIX_AQ_ENQ,\t\t0x8002, nix_aq_enq, nix_aq_enq_req, nix_aq_enq_rsp)  \\\nM(NIX_HWCTX_DISABLE,\t0x8003, nix_hwctx_disable,\t\t\t\\\n\t\t\t\t hwctx_disable_req, msg_rsp)\t\t\\\nM(NIX_TXSCH_ALLOC,\t0x8004, nix_txsch_alloc,\t\t\t\\\n\t\t\t\t nix_txsch_alloc_req, nix_txsch_alloc_rsp)   \\\nM(NIX_TXSCH_FREE,\t0x8005, nix_txsch_free, nix_txsch_free_req, msg_rsp) \\\nM(NIX_TXSCHQ_CFG,\t0x8006, nix_txschq_cfg, nix_txschq_config,\t\\\n\t\t\t\tnix_txschq_config)\t\t\t\\\nM(NIX_STATS_RST,\t0x8007, nix_stats_rst, msg_req, msg_rsp)\t\\\nM(NIX_VTAG_CFG,\t\t0x8008, nix_vtag_cfg, nix_vtag_config,\t\t\\\n\t\t\t\t nix_vtag_config_rsp)\t\t\t\\\nM(NIX_RSS_FLOWKEY_CFG,  0x8009, nix_rss_flowkey_cfg,\t\t\t\\\n\t\t\t\t nix_rss_flowkey_cfg,\t\t\t\\\n\t\t\t\t nix_rss_flowkey_cfg_rsp)\t\t\\\nM(NIX_SET_MAC_ADDR,\t0x800a, nix_set_mac_addr, nix_set_mac_addr, msg_rsp) \\\nM(NIX_SET_RX_MODE,\t0x800b, nix_set_rx_mode, nix_rx_mode, msg_rsp)\t\\\nM(NIX_SET_HW_FRS,\t0x800c, nix_set_hw_frs, nix_frs_cfg, msg_rsp)\t\\\nM(NIX_LF_START_RX,\t0x800d, nix_lf_start_rx, msg_req, msg_rsp)\t\\\nM(NIX_LF_STOP_RX,\t0x800e, nix_lf_stop_rx, msg_req, msg_rsp)\t\\\nM(NIX_MARK_FORMAT_CFG,\t0x800f, nix_mark_format_cfg,\t\t\t\\\n\t\t\t\t nix_mark_format_cfg,\t\t\t\\\n\t\t\t\t nix_mark_format_cfg_rsp)\t\t\\\nM(NIX_SET_RX_CFG,\t0x8010, nix_set_rx_cfg, nix_rx_cfg, msg_rsp)\t\\\nM(NIX_LSO_FORMAT_CFG,\t0x8011, nix_lso_format_cfg,\t\t\t\\\n\t\t\t\t nix_lso_format_cfg,\t\t\t\\\n\t\t\t\t nix_lso_format_cfg_rsp)\t\t\\\nM(NIX_LF_PTP_TX_ENABLE, 0x8013, nix_lf_ptp_tx_enable, msg_req, msg_rsp)\t\\\nM(NIX_LF_PTP_TX_DISABLE, 0x8014, nix_lf_ptp_tx_disable, msg_req, msg_rsp) \\\nM(NIX_BP_ENABLE,\t0x8016, nix_bp_enable, nix_bp_cfg_req,\t\\\n\t\t\t\tnix_bp_cfg_rsp)\t\\\nM(NIX_BP_DISABLE,\t0x8017, nix_bp_disable, nix_bp_cfg_req, msg_rsp) \\\nM(NIX_GET_MAC_ADDR, 0x8018, nix_get_mac_addr, msg_req, nix_get_mac_addr_rsp) \\\nM(NIX_INLINE_IPSEC_CFG, 0x8019, nix_inline_ipsec_cfg,\t\t\t\\\n\t\t\t\tnix_inline_ipsec_cfg, msg_rsp)\t\t\\\nM(NIX_INLINE_IPSEC_LF_CFG, 0x801a, nix_inline_ipsec_lf_cfg,\t\t\\\n\t\t\t\tnix_inline_ipsec_lf_cfg, msg_rsp)\t\\\nM(NIX_CN10K_AQ_ENQ,\t0x801b, nix_cn10k_aq_enq, nix_cn10k_aq_enq_req, \\\n\t\t\t\tnix_cn10k_aq_enq_rsp)\t\t\t\\\nM(NIX_GET_HW_INFO,\t0x801c, nix_get_hw_info, msg_req, nix_hw_info)\t\\\nM(NIX_BANDPROF_ALLOC,\t0x801d, nix_bandprof_alloc, nix_bandprof_alloc_req, \\\n\t\t\t\tnix_bandprof_alloc_rsp)\t\t\t    \\\nM(NIX_BANDPROF_FREE,\t0x801e, nix_bandprof_free, nix_bandprof_free_req,   \\\n\t\t\t\tmsg_rsp)\t\t\t\t    \\\nM(NIX_BANDPROF_GET_HWINFO, 0x801f, nix_bandprof_get_hwinfo, msg_req,\t\t\\\n\t\t\t\tnix_bandprof_get_hwinfo_rsp)\t\t    \\\nM(NIX_READ_INLINE_IPSEC_CFG, 0x8023, nix_read_inline_ipsec_cfg,\t\t\\\n\t\t\t\tmsg_req, nix_inline_ipsec_cfg)\t\t\\\n \t\t\t\t\t\\\nM(MCS_ALLOC_RESOURCES,\t0xa000, mcs_alloc_resources, mcs_alloc_rsrc_req,\t\\\n\t\t\t\tmcs_alloc_rsrc_rsp)\t\t\t\t\\\nM(MCS_FREE_RESOURCES,\t0xa001, mcs_free_resources, mcs_free_rsrc_req, msg_rsp) \\\nM(MCS_FLOWID_ENTRY_WRITE, 0xa002, mcs_flowid_entry_write, mcs_flowid_entry_write_req,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_SECY_PLCY_WRITE,\t0xa003, mcs_secy_plcy_write, mcs_secy_plcy_write_req,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_RX_SC_CAM_WRITE,\t0xa004, mcs_rx_sc_cam_write, mcs_rx_sc_cam_write_req,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_SA_PLCY_WRITE,\t0xa005, mcs_sa_plcy_write, mcs_sa_plcy_write_req,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_TX_SC_SA_MAP_WRITE, 0xa006, mcs_tx_sc_sa_map_write, mcs_tx_sc_sa_map,\t\\\n\t\t\t\t  msg_rsp)\t\t\t\t\t\\\nM(MCS_RX_SC_SA_MAP_WRITE, 0xa007, mcs_rx_sc_sa_map_write, mcs_rx_sc_sa_map,\t\\\n\t\t\t\t  msg_rsp)\t\t\t\t\t\\\nM(MCS_FLOWID_ENA_ENTRY,\t0xa008, mcs_flowid_ena_entry, mcs_flowid_ena_dis_entry,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_PN_TABLE_WRITE,\t0xa009, mcs_pn_table_write, mcs_pn_table_write_req,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_SET_ACTIVE_LMAC,\t0xa00a,\tmcs_set_active_lmac, mcs_set_active_lmac,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_GET_HW_INFO,\t0xa00b,\tmcs_get_hw_info, msg_req, mcs_hw_info)\t\t\\\nM(MCS_GET_FLOWID_STATS, 0xa00c, mcs_get_flowid_stats, mcs_stats_req,\t\t\\\n\t\t\t\tmcs_flowid_stats)\t\t\t\t\\\nM(MCS_GET_SECY_STATS,\t0xa00d, mcs_get_secy_stats, mcs_stats_req,\t\t\\\n\t\t\t\tmcs_secy_stats)\t\t\t\t\t\\\nM(MCS_GET_SC_STATS,\t0xa00e, mcs_get_sc_stats, mcs_stats_req, mcs_sc_stats)\t\\\nM(MCS_GET_SA_STATS,\t0xa00f, mcs_get_sa_stats, mcs_stats_req, mcs_sa_stats)\t\\\nM(MCS_GET_PORT_STATS,\t0xa010, mcs_get_port_stats, mcs_stats_req,\t\t\\\n\t\t\t\tmcs_port_stats)\t\t\t\t\t\\\nM(MCS_CLEAR_STATS,\t0xa011,\tmcs_clear_stats, mcs_clear_stats, msg_rsp)\t\\\nM(MCS_INTR_CFG,\t\t0xa012, mcs_intr_cfg, mcs_intr_cfg, msg_rsp)\t\t\\\nM(MCS_SET_LMAC_MODE,\t0xa013, mcs_set_lmac_mode, mcs_set_lmac_mode, msg_rsp)\t\\\nM(MCS_SET_PN_THRESHOLD, 0xa014, mcs_set_pn_threshold, mcs_set_pn_threshold,\t\\\n\t\t\t\tmsg_rsp)\t\t\t\t\t\\\nM(MCS_ALLOC_CTRL_PKT_RULE, 0xa015, mcs_alloc_ctrl_pkt_rule,\t\t\t\\\n\t\t\t\t   mcs_alloc_ctrl_pkt_rule_req,\t\t\t\\\n\t\t\t\t   mcs_alloc_ctrl_pkt_rule_rsp)\t\t\t\\\nM(MCS_FREE_CTRL_PKT_RULE, 0xa016, mcs_free_ctrl_pkt_rule,\t\t\t\\\n\t\t\t\t  mcs_free_ctrl_pkt_rule_req, msg_rsp)\t\t\\\nM(MCS_CTRL_PKT_RULE_WRITE, 0xa017, mcs_ctrl_pkt_rule_write,\t\t\t\\\n\t\t\t\t   mcs_ctrl_pkt_rule_write_req, msg_rsp)\t\\\nM(MCS_PORT_RESET,\t0xa018, mcs_port_reset, mcs_port_reset_req, msg_rsp)\t\\\nM(MCS_PORT_CFG_SET,\t0xa019, mcs_port_cfg_set, mcs_port_cfg_set_req, msg_rsp)\\\nM(MCS_PORT_CFG_GET,\t0xa020, mcs_port_cfg_get, mcs_port_cfg_get_req,\t\t\\\n\t\t\t\tmcs_port_cfg_get_rsp)\t\t\t\t\\\nM(MCS_CUSTOM_TAG_CFG_GET, 0xa021, mcs_custom_tag_cfg_get,\t\t\t\\\n\t\t\t\t  mcs_custom_tag_cfg_get_req,\t\t\t\\\n\t\t\t\t  mcs_custom_tag_cfg_get_rsp)\n\n \n#define MBOX_UP_CGX_MESSAGES\t\t\t\t\t\t\\\nM(CGX_LINK_EVENT,\t0xC00, cgx_link_event, cgx_link_info_msg, msg_rsp)\n\n#define MBOX_UP_CPT_MESSAGES\t\t\t\t\t\t\\\nM(CPT_INST_LMTST,\t0xD00, cpt_inst_lmtst, cpt_inst_lmtst_req, msg_rsp)\n\n#define MBOX_UP_MCS_MESSAGES\t\t\t\t\t\t\\\nM(MCS_INTR_NOTIFY,\t0xE00, mcs_intr_notify, mcs_intr_info, msg_rsp)\n\nenum {\n#define M(_name, _id, _1, _2, _3) MBOX_MSG_ ## _name = _id,\nMBOX_MESSAGES\nMBOX_UP_CGX_MESSAGES\nMBOX_UP_CPT_MESSAGES\nMBOX_UP_MCS_MESSAGES\n#undef M\n};\n\n \n\n#define RVU_DEFAULT_PF_FUNC     0xFFFF\n\n \nstruct msg_req {\n\tstruct mbox_msghdr hdr;\n};\n\n \nstruct msg_rsp {\n\tstruct mbox_msghdr hdr;\n};\n\n \nenum rvu_af_status {\n\tRVU_INVALID_VF_ID           = -256,\n};\n\nstruct ready_msg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16    sclk_freq;\t \n\tu16    rclk_freq;\t \n};\n\n \nstruct rsrc_attach {\n\tstruct mbox_msghdr hdr;\n\tu8   modify:1;\n\tu8   npalf:1;\n\tu8   nixlf:1;\n\tu16  sso;\n\tu16  ssow;\n\tu16  timlfs;\n\tu16  cptlfs;\n\tint  cpt_blkaddr;  \n};\n\n \nstruct rsrc_detach {\n\tstruct mbox_msghdr hdr;\n\tu8 partial:1;\n\tu8 npalf:1;\n\tu8 nixlf:1;\n\tu8 sso:1;\n\tu8 ssow:1;\n\tu8 timlfs:1;\n\tu8 cptlfs:1;\n};\n\n \nstruct free_rsrcs_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 schq[NIX_TXSCH_LVL_CNT];\n\tu16  sso;\n\tu16  tim;\n\tu16  ssow;\n\tu16  cpt;\n\tu8   npa;\n\tu8   nix;\n\tu16  schq_nix1[NIX_TXSCH_LVL_CNT];\n\tu8   nix1;\n\tu8   cpt1;\n\tu8   ree0;\n\tu8   ree1;\n};\n\n#define MSIX_VECTOR_INVALID\t0xFFFF\n#define MAX_RVU_BLKLF_CNT\t256\n\nstruct msix_offset_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16  npa_msixoff;\n\tu16  nix_msixoff;\n\tu16  sso;\n\tu16  ssow;\n\tu16  timlfs;\n\tu16  cptlfs;\n\tu16  sso_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  ssow_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  timlf_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  cptlf_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  cpt1_lfs;\n\tu16  ree0_lfs;\n\tu16  ree1_lfs;\n\tu16  cpt1_lf_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  ree0_lf_msixoff[MAX_RVU_BLKLF_CNT];\n\tu16  ree1_lf_msixoff[MAX_RVU_BLKLF_CNT];\n};\n\nstruct get_hw_cap_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 nix_fixed_txschq_mapping;  \n\tu8 nix_shaping;\t\t      \n\tu8 npc_hash_extract;\t \n};\n\n \n\nstruct cgx_stats_rsp {\n\tstruct mbox_msghdr hdr;\n#define CGX_RX_STATS_COUNT\t9\n#define CGX_TX_STATS_COUNT\t18\n\tu64 rx_stats[CGX_RX_STATS_COUNT];\n\tu64 tx_stats[CGX_TX_STATS_COUNT];\n};\n\nstruct cgx_fec_stats_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 fec_corr_blks;\n\tu64 fec_uncorr_blks;\n};\n \nstruct cgx_mac_addr_set_or_get {\n\tstruct mbox_msghdr hdr;\n\tu8 mac_addr[ETH_ALEN];\n\tu32 index;\n};\n\n \nstruct cgx_mac_addr_add_req {\n\tstruct mbox_msghdr hdr;\n\tu8 mac_addr[ETH_ALEN];\n};\n\n \nstruct cgx_mac_addr_add_rsp {\n\tstruct mbox_msghdr hdr;\n\tu32 index;\n};\n\n \nstruct cgx_mac_addr_del_req {\n\tstruct mbox_msghdr hdr;\n\tu32 index;\n};\n\n \nstruct cgx_max_dmac_entries_get_rsp {\n\tstruct mbox_msghdr hdr;\n\tu32 max_dmac_filters;\n};\n\nstruct cgx_link_user_info {\n\tuint64_t link_up:1;\n\tuint64_t full_duplex:1;\n\tuint64_t lmac_type_id:4;\n\tuint64_t speed:20;  \n\tuint64_t an:1;\t\t \n\tuint64_t fec:2;\t  \n#define LMACTYPE_STR_LEN 16\n\tchar lmac_type[LMACTYPE_STR_LEN];\n};\n\nstruct cgx_link_info_msg {\n\tstruct mbox_msghdr hdr;\n\tstruct cgx_link_user_info link_info;\n};\n\nstruct cgx_pause_frm_cfg {\n\tstruct mbox_msghdr hdr;\n\tu8 set;\n\t \n\t \n\tu8 rx_pause;\n\tu8 tx_pause;\n};\n\nenum fec_type {\n\tOTX2_FEC_NONE,\n\tOTX2_FEC_BASER,\n\tOTX2_FEC_RS,\n\tOTX2_FEC_STATS_CNT = 2,\n\tOTX2_FEC_OFF,\n};\n\nstruct fec_mode {\n\tstruct mbox_msghdr hdr;\n\tint fec;\n};\n\nstruct sfp_eeprom_s {\n#define SFP_EEPROM_SIZE 256\n\tu16 sff_id;\n\tu8 buf[SFP_EEPROM_SIZE];\n\tu64 reserved;\n};\n\nstruct phy_s {\n\tstruct {\n\t\tu64 can_change_mod_type:1;\n\t\tu64 mod_type:1;\n\t\tu64 has_fec_stats:1;\n\t} misc;\n\tstruct fec_stats_s {\n\t\tu32 rsfec_corr_cws;\n\t\tu32 rsfec_uncorr_cws;\n\t\tu32 brfec_corr_blks;\n\t\tu32 brfec_uncorr_blks;\n\t} fec_stats;\n};\n\nstruct cgx_lmac_fwdata_s {\n\tu16 rw_valid;\n\tu64 supported_fec;\n\tu64 supported_an;\n\tu64 supported_link_modes;\n\t \n\tu64 advertised_fec;\n\tu64 advertised_link_modes;\n\t \n\tstruct sfp_eeprom_s sfp_eeprom;\n\tstruct phy_s phy;\n#define LMAC_FWDATA_RESERVED_MEM 1021\n\tu64 reserved[LMAC_FWDATA_RESERVED_MEM];\n};\n\nstruct cgx_fw_data {\n\tstruct mbox_msghdr hdr;\n\tstruct cgx_lmac_fwdata_s fwdata;\n};\n\nstruct cgx_set_link_mode_args {\n\tu32 speed;\n\tu8 duplex;\n\tu8 an;\n\tu8 ports;\n\tu64 mode;\n};\n\nstruct cgx_set_link_mode_req {\n#define AUTONEG_UNKNOWN\t\t0xff\n\tstruct mbox_msghdr hdr;\n\tstruct cgx_set_link_mode_args args;\n};\n\nstruct cgx_set_link_mode_rsp {\n\tstruct mbox_msghdr hdr;\n\tint status;\n};\n\nstruct cgx_mac_addr_reset_req {\n\tstruct mbox_msghdr hdr;\n\tu32 index;\n};\n\nstruct cgx_mac_addr_update_req {\n\tstruct mbox_msghdr hdr;\n\tu8 mac_addr[ETH_ALEN];\n\tu32 index;\n};\n\nstruct cgx_mac_addr_update_rsp {\n\tstruct mbox_msghdr hdr;\n\tu32 index;\n};\n\n#define RVU_LMAC_FEAT_FC\t\tBIT_ULL(0)  \n#define\tRVU_LMAC_FEAT_HIGIG2\t\tBIT_ULL(1)\n\t\t\t \n#define RVU_LMAC_FEAT_PTP\t\tBIT_ULL(2)  \n#define RVU_LMAC_FEAT_DMACF\t\tBIT_ULL(3)  \n#define RVU_MAC_VERSION\t\t\tBIT_ULL(4)\n#define RVU_MAC_CGX\t\t\tBIT_ULL(5)\n#define RVU_MAC_RPM\t\t\tBIT_ULL(6)\n\nstruct cgx_features_info_msg {\n\tstruct mbox_msghdr hdr;\n\tu64    lmac_features;\n};\n\nstruct rpm_stats_rsp {\n\tstruct mbox_msghdr hdr;\n#define RPM_RX_STATS_COUNT\t\t43\n#define RPM_TX_STATS_COUNT\t\t34\n\tu64 rx_stats[RPM_RX_STATS_COUNT];\n\tu64 tx_stats[RPM_TX_STATS_COUNT];\n};\n\nstruct cgx_pfc_cfg {\n\tstruct mbox_msghdr hdr;\n\tu8 rx_pause;\n\tu8 tx_pause;\n\tu16 pfc_en;  \n};\n\nstruct cgx_pfc_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 rx_pause;\n\tu8 tx_pause;\n};\n\n  \n\nstruct npc_set_pkind {\n\tstruct mbox_msghdr hdr;\n#define OTX2_PRIV_FLAGS_DEFAULT  BIT_ULL(0)\n#define OTX2_PRIV_FLAGS_CUSTOM   BIT_ULL(63)\n\tu64 mode;\n#define PKIND_TX\t\tBIT_ULL(0)\n#define PKIND_RX\t\tBIT_ULL(1)\n\tu8 dir;\n\tu8 pkind;  \n\tu8 var_len_off;  \n\tu8 var_len_off_mask;  \n\tu8 shift_dir;  \n};\n\n \n\n \nenum npa_af_status {\n\tNPA_AF_ERR_PARAM            = -301,\n\tNPA_AF_ERR_AQ_FULL          = -302,\n\tNPA_AF_ERR_AQ_ENQUEUE       = -303,\n\tNPA_AF_ERR_AF_LF_INVALID    = -304,\n\tNPA_AF_ERR_AF_LF_ALLOC      = -305,\n\tNPA_AF_ERR_LF_RESET         = -306,\n};\n\n \nstruct npa_lf_alloc_req {\n\tstruct mbox_msghdr hdr;\n\tint node;\n\tint aura_sz;   \n\tu32 nr_pools;  \n\tu64 way_mask;\n};\n\nstruct npa_lf_alloc_rsp {\n\tstruct mbox_msghdr hdr;\n\tu32 stack_pg_ptrs;   \n\tu32 stack_pg_bytes;  \n\tu16 qints;  \n\tu8 cache_lines;  \n};\n\n \nstruct npa_aq_enq_req {\n\tstruct mbox_msghdr hdr;\n\tu32 aura_id;\n\tu8 ctype;\n\tu8 op;\n\tunion {\n\t\t \n\t\tstruct npa_aura_s aura;\n\t\t \n\t\tstruct npa_pool_s pool;\n\t};\n\t \n\tunion {\n\t\t \n\t\tstruct npa_aura_s aura_mask;\n\t\t \n\t\tstruct npa_pool_s pool_mask;\n\t};\n};\n\nstruct npa_aq_enq_rsp {\n\tstruct mbox_msghdr hdr;\n\tunion {\n\t\t \n\t\tstruct npa_aura_s aura;\n\t\t \n\t\tstruct npa_pool_s pool;\n\t};\n};\n\n \nstruct hwctx_disable_req {\n\tstruct mbox_msghdr hdr;\n\tu8 ctype;\n};\n\n \n\n \nenum nix_af_status {\n\tNIX_AF_ERR_PARAM            = -401,\n\tNIX_AF_ERR_AQ_FULL          = -402,\n\tNIX_AF_ERR_AQ_ENQUEUE       = -403,\n\tNIX_AF_ERR_AF_LF_INVALID    = -404,\n\tNIX_AF_ERR_AF_LF_ALLOC      = -405,\n\tNIX_AF_ERR_TLX_ALLOC_FAIL   = -406,\n\tNIX_AF_ERR_TLX_INVALID      = -407,\n\tNIX_AF_ERR_RSS_SIZE_INVALID = -408,\n\tNIX_AF_ERR_RSS_GRPS_INVALID = -409,\n\tNIX_AF_ERR_FRS_INVALID      = -410,\n\tNIX_AF_ERR_RX_LINK_INVALID  = -411,\n\tNIX_AF_INVAL_TXSCHQ_CFG     = -412,\n\tNIX_AF_SMQ_FLUSH_FAILED     = -413,\n\tNIX_AF_ERR_LF_RESET         = -414,\n\tNIX_AF_ERR_RSS_NOSPC_FIELD  = -415,\n\tNIX_AF_ERR_RSS_NOSPC_ALGO   = -416,\n\tNIX_AF_ERR_MARK_CFG_FAIL    = -417,\n\tNIX_AF_ERR_LSO_CFG_FAIL     = -418,\n\tNIX_AF_INVAL_NPA_PF_FUNC    = -419,\n\tNIX_AF_INVAL_SSO_PF_FUNC    = -420,\n\tNIX_AF_ERR_TX_VTAG_NOSPC    = -421,\n\tNIX_AF_ERR_RX_VTAG_INUSE    = -422,\n\tNIX_AF_ERR_PTP_CONFIG_FAIL  = -423,\n\tNIX_AF_ERR_NPC_KEY_NOT_SUPP = -424,\n\tNIX_AF_ERR_INVALID_NIXBLK   = -425,\n\tNIX_AF_ERR_INVALID_BANDPROF = -426,\n\tNIX_AF_ERR_IPOLICER_NOTSUPP = -427,\n\tNIX_AF_ERR_BANDPROF_INVAL_REQ  = -428,\n\tNIX_AF_ERR_CQ_CTX_WRITE_ERR  = -429,\n\tNIX_AF_ERR_AQ_CTX_RETRY_WRITE  = -430,\n\tNIX_AF_ERR_LINK_CREDITS  = -431,\n};\n\n \nenum nix_rx_vtag0_type {\n\tNIX_AF_LFX_RX_VTAG_TYPE0,  \n\tNIX_AF_LFX_RX_VTAG_TYPE1,\n\tNIX_AF_LFX_RX_VTAG_TYPE2,\n\tNIX_AF_LFX_RX_VTAG_TYPE3,\n\tNIX_AF_LFX_RX_VTAG_TYPE4,\n\tNIX_AF_LFX_RX_VTAG_TYPE5,\n\tNIX_AF_LFX_RX_VTAG_TYPE6,\n\tNIX_AF_LFX_RX_VTAG_TYPE7,\n};\n\n \nstruct nix_lf_alloc_req {\n\tstruct mbox_msghdr hdr;\n\tint node;\n\tu32 rq_cnt;    \n\tu32 sq_cnt;    \n\tu32 cq_cnt;    \n\tu8  xqe_sz;\n\tu16 rss_sz;\n\tu8  rss_grps;\n\tu16 npa_func;\n\tu16 sso_func;\n\tu64 rx_cfg;    \n\tu64 way_mask;\n#define NIX_LF_RSS_TAG_LSB_AS_ADDER BIT_ULL(0)\n#define NIX_LF_LBK_BLK_SEL\t    BIT_ULL(1)\n\tu64 flags;\n};\n\nstruct nix_lf_alloc_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16\tsqb_size;\n\tu16\trx_chan_base;\n\tu16\ttx_chan_base;\n\tu8      rx_chan_cnt;  \n\tu8      tx_chan_cnt;  \n\tu8\tlso_tsov4_idx;\n\tu8\tlso_tsov6_idx;\n\tu8      mac_addr[ETH_ALEN];\n\tu8\tlf_rx_stats;  \n\tu8\tlf_tx_stats;  \n\tu16\tcints;  \n\tu16\tqints;  \n\tu8\tcgx_links;   \n\tu8\tlbk_links;   \n\tu8\tsdp_links;   \n\tu8\ttx_link;     \n};\n\nstruct nix_lf_free_req {\n\tstruct mbox_msghdr hdr;\n#define NIX_LF_DISABLE_FLOWS\t\tBIT_ULL(0)\n#define NIX_LF_DONT_FREE_TX_VTAG\tBIT_ULL(1)\n\tu64 flags;\n};\n\n \nstruct nix_cn10k_aq_enq_req {\n\tstruct mbox_msghdr hdr;\n\tu32  qidx;\n\tu8 ctype;\n\tu8 op;\n\tunion {\n\t\tstruct nix_cn10k_rq_ctx_s rq;\n\t\tstruct nix_cn10k_sq_ctx_s sq;\n\t\tstruct nix_cq_ctx_s cq;\n\t\tstruct nix_rsse_s   rss;\n\t\tstruct nix_rx_mce_s mce;\n\t\tstruct nix_bandprof_s prof;\n\t};\n\tunion {\n\t\tstruct nix_cn10k_rq_ctx_s rq_mask;\n\t\tstruct nix_cn10k_sq_ctx_s sq_mask;\n\t\tstruct nix_cq_ctx_s cq_mask;\n\t\tstruct nix_rsse_s   rss_mask;\n\t\tstruct nix_rx_mce_s mce_mask;\n\t\tstruct nix_bandprof_s prof_mask;\n\t};\n};\n\nstruct nix_cn10k_aq_enq_rsp {\n\tstruct mbox_msghdr hdr;\n\tunion {\n\t\tstruct nix_cn10k_rq_ctx_s rq;\n\t\tstruct nix_cn10k_sq_ctx_s sq;\n\t\tstruct nix_cq_ctx_s cq;\n\t\tstruct nix_rsse_s   rss;\n\t\tstruct nix_rx_mce_s mce;\n\t\tstruct nix_bandprof_s prof;\n\t};\n};\n\n \nstruct nix_aq_enq_req {\n\tstruct mbox_msghdr hdr;\n\tu32  qidx;\n\tu8 ctype;\n\tu8 op;\n\tunion {\n\t\tstruct nix_rq_ctx_s rq;\n\t\tstruct nix_sq_ctx_s sq;\n\t\tstruct nix_cq_ctx_s cq;\n\t\tstruct nix_rsse_s   rss;\n\t\tstruct nix_rx_mce_s mce;\n\t\tstruct nix_bandprof_s prof;\n\t};\n\tunion {\n\t\tstruct nix_rq_ctx_s rq_mask;\n\t\tstruct nix_sq_ctx_s sq_mask;\n\t\tstruct nix_cq_ctx_s cq_mask;\n\t\tstruct nix_rsse_s   rss_mask;\n\t\tstruct nix_rx_mce_s mce_mask;\n\t\tstruct nix_bandprof_s prof_mask;\n\t};\n};\n\nstruct nix_aq_enq_rsp {\n\tstruct mbox_msghdr hdr;\n\tunion {\n\t\tstruct nix_rq_ctx_s rq;\n\t\tstruct nix_sq_ctx_s sq;\n\t\tstruct nix_cq_ctx_s cq;\n\t\tstruct nix_rsse_s   rss;\n\t\tstruct nix_rx_mce_s mce;\n\t\tstruct nix_bandprof_s prof;\n\t};\n};\n\n \n\n#define MAX_TXSCHQ_PER_FUNC\t\t128\n\nstruct nix_txsch_alloc_req {\n\tstruct mbox_msghdr hdr;\n\t \n\tu16 schq_contig[NIX_TXSCH_LVL_CNT];  \n\tu16 schq[NIX_TXSCH_LVL_CNT];  \n};\n\nstruct nix_txsch_alloc_rsp {\n\tstruct mbox_msghdr hdr;\n\t \n\tu16 schq_contig[NIX_TXSCH_LVL_CNT];\n\tu16 schq[NIX_TXSCH_LVL_CNT];\n\t \n\tu16 schq_contig_list[NIX_TXSCH_LVL_CNT][MAX_TXSCHQ_PER_FUNC];\n\tu16 schq_list[NIX_TXSCH_LVL_CNT][MAX_TXSCHQ_PER_FUNC];\n\tu8  aggr_level;  \n\tu8  aggr_lvl_rr_prio;  \n\tu8  link_cfg_lvl;  \n};\n\nstruct nix_txsch_free_req {\n\tstruct mbox_msghdr hdr;\n#define TXSCHQ_FREE_ALL BIT_ULL(0)\n\tu16 flags;\n\t \n\tu16 schq_lvl;\n\t \n\tu16 schq;\n};\n\nstruct nix_txschq_config {\n\tstruct mbox_msghdr hdr;\n\tu8 lvl;\t \n\tu8 read;\n#define TXSCHQ_IDX_SHIFT\t16\n#define TXSCHQ_IDX_MASK\t\t(BIT_ULL(10) - 1)\n#define TXSCHQ_IDX(reg, shift)\t(((reg) >> (shift)) & TXSCHQ_IDX_MASK)\n\tu8 num_regs;\n#define MAX_REGS_PER_MBOX_MSG\t20\n\tu64 reg[MAX_REGS_PER_MBOX_MSG];\n\tu64 regval[MAX_REGS_PER_MBOX_MSG];\n\t \n\tu64 regval_mask[MAX_REGS_PER_MBOX_MSG];\n};\n\nstruct nix_vtag_config {\n\tstruct mbox_msghdr hdr;\n\t \n\tu8 vtag_size;\n\t \n\tu8 cfg_type;\n\tunion {\n\t\t \n\t\tstruct {\n\t\t\tu64 vtag0;\n\t\t\tu64 vtag1;\n\n\t\t\t \n\t\t\t \n\t\t\tu8 cfg_vtag0 :1;\n\t\t\t \n\t\t\tu8 cfg_vtag1 :1;\n\n\t\t\t \n\t\t\tint vtag0_idx;\n\t\t\tint vtag1_idx;\n\n\t\t\t \n\t\t\t \n\t\t\tu8 free_vtag0 :1;\n\t\t\t \n\t\t\tu8 free_vtag1 :1;\n\t\t} tx;\n\n\t\t \n\t\tstruct {\n\t\t\t \n\t\t\tu8 vtag_type;\n\t\t\t \n\t\t\tu8 strip_vtag :1;\n\t\t\t \n\t\t\tu8 capture_vtag :1;\n\t\t} rx;\n\t};\n};\n\nstruct nix_vtag_config_rsp {\n\tstruct mbox_msghdr hdr;\n\tint vtag0_idx;\n\tint vtag1_idx;\n\t \n};\n\n#define NIX_FLOW_KEY_TYPE_L3_L4_MASK (~(0xf << 28))\n\nstruct nix_rss_flowkey_cfg {\n\tstruct mbox_msghdr hdr;\n\tint\tmcam_index;   \n#define NIX_FLOW_KEY_TYPE_PORT\tBIT(0)\n#define NIX_FLOW_KEY_TYPE_IPV4\tBIT(1)\n#define NIX_FLOW_KEY_TYPE_IPV6\tBIT(2)\n#define NIX_FLOW_KEY_TYPE_TCP\tBIT(3)\n#define NIX_FLOW_KEY_TYPE_UDP\tBIT(4)\n#define NIX_FLOW_KEY_TYPE_SCTP\tBIT(5)\n#define NIX_FLOW_KEY_TYPE_NVGRE    BIT(6)\n#define NIX_FLOW_KEY_TYPE_VXLAN    BIT(7)\n#define NIX_FLOW_KEY_TYPE_GENEVE   BIT(8)\n#define NIX_FLOW_KEY_TYPE_ETH_DMAC BIT(9)\n#define NIX_FLOW_KEY_TYPE_IPV6_EXT BIT(10)\n#define NIX_FLOW_KEY_TYPE_GTPU       BIT(11)\n#define NIX_FLOW_KEY_TYPE_INNR_IPV4     BIT(12)\n#define NIX_FLOW_KEY_TYPE_INNR_IPV6     BIT(13)\n#define NIX_FLOW_KEY_TYPE_INNR_TCP      BIT(14)\n#define NIX_FLOW_KEY_TYPE_INNR_UDP      BIT(15)\n#define NIX_FLOW_KEY_TYPE_INNR_SCTP     BIT(16)\n#define NIX_FLOW_KEY_TYPE_INNR_ETH_DMAC BIT(17)\n#define NIX_FLOW_KEY_TYPE_VLAN\t\tBIT(20)\n#define NIX_FLOW_KEY_TYPE_IPV4_PROTO\tBIT(21)\n#define NIX_FLOW_KEY_TYPE_AH\t\tBIT(22)\n#define NIX_FLOW_KEY_TYPE_ESP\t\tBIT(23)\n#define NIX_FLOW_KEY_TYPE_L4_DST_ONLY BIT(28)\n#define NIX_FLOW_KEY_TYPE_L4_SRC_ONLY BIT(29)\n#define NIX_FLOW_KEY_TYPE_L3_DST_ONLY BIT(30)\n#define NIX_FLOW_KEY_TYPE_L3_SRC_ONLY BIT(31)\n\tu32\tflowkey_cfg;  \n\tu8\tgroup;        \n};\n\nstruct nix_rss_flowkey_cfg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8\talg_idx;  \n};\n\nstruct nix_set_mac_addr {\n\tstruct mbox_msghdr hdr;\n\tu8 mac_addr[ETH_ALEN];  \n};\n\nstruct nix_get_mac_addr_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 mac_addr[ETH_ALEN];\n};\n\nstruct nix_mark_format_cfg {\n\tstruct mbox_msghdr hdr;\n\tu8 offset;\n\tu8 y_mask;\n\tu8 y_val;\n\tu8 r_mask;\n\tu8 r_val;\n};\n\nstruct nix_mark_format_cfg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 mark_format_idx;\n};\n\nstruct nix_rx_mode {\n\tstruct mbox_msghdr hdr;\n#define NIX_RX_MODE_UCAST\tBIT(0)\n#define NIX_RX_MODE_PROMISC\tBIT(1)\n#define NIX_RX_MODE_ALLMULTI\tBIT(2)\n#define NIX_RX_MODE_USE_MCE\tBIT(3)\n\tu16\tmode;\n};\n\nstruct nix_rx_cfg {\n\tstruct mbox_msghdr hdr;\n#define NIX_RX_OL3_VERIFY   BIT(0)\n#define NIX_RX_OL4_VERIFY   BIT(1)\n#define NIX_RX_DROP_RE      BIT(2)\n\tu8 len_verify;  \n#define NIX_RX_CSUM_OL4_VERIFY  BIT(0)\n\tu8 csum_verify;  \n};\n\nstruct nix_frs_cfg {\n\tstruct mbox_msghdr hdr;\n\tu8\tupdate_smq;     \n\tu8\tupdate_minlen;  \n\tu8\tsdp_link;       \n\tu16\tmaxlen;\n\tu16\tminlen;\n};\n\nstruct nix_lso_format_cfg {\n\tstruct mbox_msghdr hdr;\n\tu64 field_mask;\n#define NIX_LSO_FIELD_MAX\t8\n\tu64 fields[NIX_LSO_FIELD_MAX];\n};\n\nstruct nix_lso_format_cfg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 lso_format_idx;\n};\n\nstruct nix_bp_cfg_req {\n\tstruct mbox_msghdr hdr;\n\tu16\tchan_base;  \n\tu8\tchan_cnt;  \n\tu8\tbpid_per_chan;\n\t \n\t \n};\n\n \n#define NIX_MAX_BPID_CHAN\t64\nstruct nix_bp_cfg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16\tchan_bpid[NIX_MAX_BPID_CHAN];  \n\tu8\tchan_cnt;  \n};\n\n \nstruct nix_inline_ipsec_cfg {\n\tstruct mbox_msghdr hdr;\n\tu32 cpt_credit;\n\tstruct {\n\t\tu8 egrp;\n\t\tu16 opcode;\n\t\tu16 param1;\n\t\tu16 param2;\n\t} gen_cfg;\n\tstruct {\n\t\tu16 cpt_pf_func;\n\t\tu8 cpt_slot;\n\t} inst_qsel;\n\tu8 enable;\n\tu16 bpid;\n\tu32 credit_th;\n};\n\n \nstruct nix_inline_ipsec_lf_cfg {\n\tstruct mbox_msghdr hdr;\n\tu64 sa_base_addr;\n\tstruct {\n\t\tu32 tag_const;\n\t\tu16 lenm1_max;\n\t\tu8 sa_pow2_size;\n\t\tu8 tt;\n\t} ipsec_cfg0;\n\tstruct {\n\t\tu32 sa_idx_max;\n\t\tu8 sa_idx_w;\n\t} ipsec_cfg1;\n\tu8 enable;\n};\n\nstruct nix_hw_info {\n\tstruct mbox_msghdr hdr;\n\tu16 rsvs16;\n\tu16 max_mtu;\n\tu16 min_mtu;\n\tu32 rpm_dwrr_mtu;\n\tu32 sdp_dwrr_mtu;\n\tu32 lbk_dwrr_mtu;\n\tu32 rsvd32[1];\n\tu64 rsvd[15];  \n};\n\nstruct nix_bandprof_alloc_req {\n\tstruct mbox_msghdr hdr;\n\t \n\tu16 prof_count[BAND_PROF_NUM_LAYERS];\n};\n\nstruct nix_bandprof_alloc_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 prof_count[BAND_PROF_NUM_LAYERS];\n\n\t \n#define MAX_BANDPROF_PER_PFFUNC\t64\n\tu16 prof_idx[BAND_PROF_NUM_LAYERS][MAX_BANDPROF_PER_PFFUNC];\n};\n\nstruct nix_bandprof_free_req {\n\tstruct mbox_msghdr hdr;\n\tu8 free_all;\n\tu16 prof_count[BAND_PROF_NUM_LAYERS];\n\tu16 prof_idx[BAND_PROF_NUM_LAYERS][MAX_BANDPROF_PER_PFFUNC];\n};\n\nstruct nix_bandprof_get_hwinfo_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 prof_count[BAND_PROF_NUM_LAYERS];\n\tu32 policer_timeunit;\n};\n\n \n\n#define NPC_MCAM_ENTRY_INVALID\t0xFFFF\n#define NPC_MCAM_INVALID_MAP\t0xFFFF\n\n \nenum npc_af_status {\n\tNPC_MCAM_INVALID_REQ\t= -701,\n\tNPC_MCAM_ALLOC_DENIED\t= -702,\n\tNPC_MCAM_ALLOC_FAILED\t= -703,\n\tNPC_MCAM_PERM_DENIED\t= -704,\n\tNPC_FLOW_INTF_INVALID\t= -707,\n\tNPC_FLOW_CHAN_INVALID\t= -708,\n\tNPC_FLOW_NO_NIXLF\t= -709,\n\tNPC_FLOW_NOT_SUPPORTED\t= -710,\n\tNPC_FLOW_VF_PERM_DENIED\t= -711,\n\tNPC_FLOW_VF_NOT_INIT\t= -712,\n\tNPC_FLOW_VF_OVERLAP\t= -713,\n};\n\nstruct npc_mcam_alloc_entry_req {\n\tstruct mbox_msghdr hdr;\n#define NPC_MAX_NONCONTIG_ENTRIES\t256\n\tu8  contig;    \n#define NPC_MCAM_ANY_PRIO\t\t0\n#define NPC_MCAM_LOWER_PRIO\t\t1\n#define NPC_MCAM_HIGHER_PRIO\t\t2\n\tu8  priority;  \n\tu16 ref_entry;\n\tu16 count;     \n};\n\nstruct npc_mcam_alloc_entry_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;  \n\tu16 count;  \n\tu16 free_count;  \n\tu16 entry_list[NPC_MAX_NONCONTIG_ENTRIES];\n};\n\nstruct npc_mcam_free_entry_req {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;  \n\tu8  all;    \n};\n\nstruct mcam_entry {\n#define NPC_MAX_KWS_IN_KEY\t7  \n\tu64\tkw[NPC_MAX_KWS_IN_KEY];\n\tu64\tkw_mask[NPC_MAX_KWS_IN_KEY];\n\tu64\taction;\n\tu64\tvtag_action;\n};\n\nstruct npc_mcam_write_entry_req {\n\tstruct mbox_msghdr hdr;\n\tstruct mcam_entry entry_data;\n\tu16 entry;\t  \n\tu16 cntr;\t  \n\tu8  intf;\t  \n\tu8  enable_entry; \n\tu8  set_cntr;     \n};\n\n \nstruct npc_mcam_ena_dis_entry_req {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;\n};\n\nstruct npc_mcam_shift_entry_req {\n\tstruct mbox_msghdr hdr;\n#define NPC_MCAM_MAX_SHIFTS\t64\n\tu16 curr_entry[NPC_MCAM_MAX_SHIFTS];\n\tu16 new_entry[NPC_MCAM_MAX_SHIFTS];\n\tu16 shift_count;  \n};\n\nstruct npc_mcam_shift_entry_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 failed_entry_idx;  \n};\n\nstruct npc_mcam_alloc_counter_req {\n\tstruct mbox_msghdr hdr;\n\tu8  contig;\t \n#define NPC_MAX_NONCONTIG_COUNTERS       64\n\tu16 count;\t \n};\n\nstruct npc_mcam_alloc_counter_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 cntr;    \n\tu16 count;   \n\tu16 cntr_list[NPC_MAX_NONCONTIG_COUNTERS];\n};\n\nstruct npc_mcam_oper_counter_req {\n\tstruct mbox_msghdr hdr;\n\tu16 cntr;    \n};\n\nstruct npc_mcam_oper_counter_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 stat;   \n};\n\nstruct npc_mcam_unmap_counter_req {\n\tstruct mbox_msghdr hdr;\n\tu16 cntr;\n\tu16 entry;  \n\tu8  all;    \n};\n\nstruct npc_mcam_alloc_and_write_entry_req {\n\tstruct mbox_msghdr hdr;\n\tstruct mcam_entry entry_data;\n\tu16 ref_entry;\n\tu8  priority;     \n\tu8  intf;\t  \n\tu8  enable_entry; \n\tu8  alloc_cntr;   \n};\n\nstruct npc_mcam_alloc_and_write_entry_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;\n\tu16 cntr;\n};\n\nstruct npc_get_kex_cfg_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 rx_keyx_cfg;    \n\tu64 tx_keyx_cfg;    \n#define NPC_MAX_INTF\t2\n#define NPC_MAX_LID\t8\n#define NPC_MAX_LT\t16\n#define NPC_MAX_LD\t2\n#define NPC_MAX_LFL\t16\n\t \n\tu64 kex_ld_flags[NPC_MAX_LD];\n\t \n\tu64 intf_lid_lt_ld[NPC_MAX_INTF][NPC_MAX_LID][NPC_MAX_LT][NPC_MAX_LD];\n\t \n\tu64 intf_ld_flags[NPC_MAX_INTF][NPC_MAX_LD][NPC_MAX_LFL];\n#define MKEX_NAME_LEN 128\n\tu8 mkex_pfl_name[MKEX_NAME_LEN];\n};\n\nstruct ptp_get_cap_rsp {\n\tstruct mbox_msghdr hdr;\n#define        PTP_CAP_HW_ATOMIC_UPDATE BIT_ULL(0)\n\tu64 cap;\n};\n\nstruct flow_msg {\n\tunsigned char dmac[6];\n\tunsigned char smac[6];\n\t__be16 etype;\n\t__be16 vlan_etype;\n\t__be16 vlan_tci;\n\tunion {\n\t\t__be32 ip4src;\n\t\t__be32 ip6src[4];\n\t};\n\tunion {\n\t\t__be32 ip4dst;\n\t\t__be32 ip6dst[4];\n\t};\n\tunion {\n\t\t__be32 spi;\n\t};\n\n\tu8 tos;\n\tu8 ip_ver;\n\tu8 ip_proto;\n\tu8 tc;\n\t__be16 sport;\n\t__be16 dport;\n\tunion {\n\t\tu8 ip_flag;\n\t\tu8 next_header;\n\t};\n\t__be16 vlan_itci;\n};\n\nstruct npc_install_flow_req {\n\tstruct mbox_msghdr hdr;\n\tstruct flow_msg packet;\n\tstruct flow_msg mask;\n\tu64 features;\n\tu16 entry;\n\tu16 channel;\n\tu16 chan_mask;\n\tu8 intf;\n\tu8 set_cntr;  \n\tu8 default_rule;\n\tu8 append;  \n\tu16 vf;\n\t \n\tu32 index;\n\tu16 match_id;\n\tu8 flow_key_alg;\n\tu8 op;\n\t \n\tu8 vtag0_type;\n\tu8 vtag0_valid;\n\tu8 vtag1_type;\n\tu8 vtag1_valid;\n\t \n\tu16 vtag0_def;\n\tu8  vtag0_op;\n\tu16 vtag1_def;\n\tu8  vtag1_op;\n\t \n\tu16 cntr_val;\n};\n\nstruct npc_install_flow_rsp {\n\tstruct mbox_msghdr hdr;\n\tint counter;  \n};\n\nstruct npc_delete_flow_req {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;\n\tu16 start; \n\tu16 end;\n\tu8 all;  \n};\n\nstruct npc_delete_flow_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 cntr_val;\n};\n\nstruct npc_mcam_read_entry_req {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;\t  \n};\n\nstruct npc_mcam_read_entry_rsp {\n\tstruct mbox_msghdr hdr;\n\tstruct mcam_entry entry_data;\n\tu8 intf;\n\tu8 enable;\n};\n\nstruct npc_mcam_read_base_rule_rsp {\n\tstruct mbox_msghdr hdr;\n\tstruct mcam_entry entry;\n};\n\nstruct npc_mcam_get_stats_req {\n\tstruct mbox_msghdr hdr;\n\tu16 entry;  \n};\n\nstruct npc_mcam_get_stats_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 stat;   \n\tu8 stat_ena;  \n};\n\nstruct npc_get_field_hash_info_req {\n\tstruct mbox_msghdr hdr;\n\tu8 intf;\n};\n\nstruct npc_get_field_hash_info_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 secret_key[3];\n#define NPC_MAX_HASH 2\n#define NPC_MAX_HASH_MASK 2\n\t \n\tu64 hash_mask[NPC_MAX_INTF][NPC_MAX_HASH][NPC_MAX_HASH_MASK];\n\t \n\tu64 hash_ctrl[NPC_MAX_INTF][NPC_MAX_HASH];\n};\n\nenum ptp_op {\n\tPTP_OP_ADJFINE = 0,\n\tPTP_OP_GET_CLOCK = 1,\n\tPTP_OP_GET_TSTMP = 2,\n\tPTP_OP_SET_THRESH = 3,\n\tPTP_OP_EXTTS_ON = 4,\n\tPTP_OP_ADJTIME = 5,\n\tPTP_OP_SET_CLOCK = 6,\n};\n\nstruct ptp_req {\n\tstruct mbox_msghdr hdr;\n\tu8 op;\n\ts64 scaled_ppm;\n\tu64 thresh;\n\tint extts_on;\n\ts64 delta;\n\tu64 clk;\n};\n\nstruct ptp_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 clk;\n\tu64 tsc;\n};\n\nstruct npc_get_field_status_req {\n\tstruct mbox_msghdr hdr;\n\tu8 intf;\n\tu8 field;\n};\n\nstruct npc_get_field_status_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 enable;\n};\n\nstruct set_vf_perm  {\n\tstruct  mbox_msghdr hdr;\n\tu16\tvf;\n#define RESET_VF_PERM\t\tBIT_ULL(0)\n#define\tVF_TRUSTED\t\tBIT_ULL(1)\n\tu64\tflags;\n};\n\nstruct lmtst_tbl_setup_req {\n\tstruct mbox_msghdr hdr;\n\tu64 dis_sched_early_comp :1;\n\tu64 sch_ena\t\t :1;\n\tu64 dis_line_pref\t :1;\n\tu64 ssow_pf_func\t :13;\n\tu16 base_pcifunc;\n\tu8  use_local_lmt_region;\n\tu64 lmt_iova;\n\tu64 rsvd[4];\n};\n\n \nenum cpt_af_status {\n\tCPT_AF_ERR_PARAM\t\t= -901,\n\tCPT_AF_ERR_GRP_INVALID\t\t= -902,\n\tCPT_AF_ERR_LF_INVALID\t\t= -903,\n\tCPT_AF_ERR_ACCESS_DENIED\t= -904,\n\tCPT_AF_ERR_SSO_PF_FUNC_INVALID\t= -905,\n\tCPT_AF_ERR_NIX_PF_FUNC_INVALID\t= -906,\n\tCPT_AF_ERR_INLINE_IPSEC_INB_ENA\t= -907,\n\tCPT_AF_ERR_INLINE_IPSEC_OUT_ENA\t= -908\n};\n\n \nstruct cpt_rd_wr_reg_msg {\n\tstruct mbox_msghdr hdr;\n\tu64 reg_offset;\n\tu64 *ret_val;\n\tu64 val;\n\tu8 is_write;\n\tint blkaddr;\n};\n\nstruct cpt_lf_alloc_req_msg {\n\tstruct mbox_msghdr hdr;\n\tu16 nix_pf_func;\n\tu16 sso_pf_func;\n\tu16 eng_grpmsk;\n\tint blkaddr;\n\tu8 ctx_ilen_valid : 1;\n\tu8 ctx_ilen : 7;\n};\n\n#define CPT_INLINE_INBOUND      0\n#define CPT_INLINE_OUTBOUND     1\n\n \nstruct cpt_inline_ipsec_cfg_msg {\n\tstruct mbox_msghdr hdr;\n\tu8 enable;\n\tu8 slot;\n\tu8 dir;\n\tu8 sso_pf_func_ovrd;\n\tu16 sso_pf_func;  \n\tu16 nix_pf_func;  \n};\n\n \nstruct cpt_sts_req {\n\tstruct mbox_msghdr hdr;\n\tu8 blkaddr;\n};\n\nstruct cpt_sts_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 inst_req_pc;\n\tu64 inst_lat_pc;\n\tu64 rd_req_pc;\n\tu64 rd_lat_pc;\n\tu64 rd_uc_pc;\n\tu64 active_cycles_pc;\n\tu64 ctx_mis_pc;\n\tu64 ctx_hit_pc;\n\tu64 ctx_aop_pc;\n\tu64 ctx_aop_lat_pc;\n\tu64 ctx_ifetch_pc;\n\tu64 ctx_ifetch_lat_pc;\n\tu64 ctx_ffetch_pc;\n\tu64 ctx_ffetch_lat_pc;\n\tu64 ctx_wback_pc;\n\tu64 ctx_wback_lat_pc;\n\tu64 ctx_psh_pc;\n\tu64 ctx_psh_lat_pc;\n\tu64 ctx_err;\n\tu64 ctx_enc_id;\n\tu64 ctx_flush_timer;\n\tu64 rxc_time;\n\tu64 rxc_time_cfg;\n\tu64 rxc_active_sts;\n\tu64 rxc_zombie_sts;\n\tu64 busy_sts_ae;\n\tu64 free_sts_ae;\n\tu64 busy_sts_se;\n\tu64 free_sts_se;\n\tu64 busy_sts_ie;\n\tu64 free_sts_ie;\n\tu64 exe_err_info;\n\tu64 cptclk_cnt;\n\tu64 diag;\n\tu64 rxc_dfrg;\n\tu64 x2p_link_cfg0;\n\tu64 x2p_link_cfg1;\n};\n\n \nstruct cpt_rxc_time_cfg_req {\n\tstruct mbox_msghdr hdr;\n\tint blkaddr;\n\tu32 step;\n\tu16 zombie_thres;\n\tu16 zombie_limit;\n\tu16 active_thres;\n\tu16 active_limit;\n};\n\n \nstruct cpt_inst_lmtst_req {\n\tstruct mbox_msghdr hdr;\n\tu64 inst[8];\n\tu64 rsvd;\n};\n\n \nstruct cpt_lf_rst_req {\n\tstruct mbox_msghdr hdr;\n\tu32 slot;\n\tu32 rsvd;\n};\n\n \nstruct cpt_flt_eng_info_req {\n\tstruct mbox_msghdr hdr;\n\tint blkaddr;\n\tbool reset;\n\tu32 rsvd;\n};\n\nstruct cpt_flt_eng_info_rsp {\n\tstruct mbox_msghdr hdr;\n\tu64 flt_eng_map[CPT_10K_AF_INT_VEC_RVU];\n\tu64 rcvrd_eng_map[CPT_10K_AF_INT_VEC_RVU];\n\tu64 rsvd;\n};\n\nstruct sdp_node_info {\n\t \n\tu8 node_id;\n\tu8 max_vfs;\n\tu8 num_pf_rings;\n\tu8 pf_srn;\n#define SDP_MAX_VFS\t128\n\tu8 vf_rings[SDP_MAX_VFS];\n};\n\nstruct sdp_chan_info_msg {\n\tstruct mbox_msghdr hdr;\n\tstruct sdp_node_info info;\n};\n\nstruct sdp_get_chan_info_msg {\n\tstruct mbox_msghdr hdr;\n\tu16 chan_base;\n\tu16 num_chan;\n};\n\n \nenum cgx_af_status {\n\tLMAC_AF_ERR_INVALID_PARAM\t= -1101,\n\tLMAC_AF_ERR_PF_NOT_MAPPED\t= -1102,\n\tLMAC_AF_ERR_PERM_DENIED\t\t= -1103,\n\tLMAC_AF_ERR_PFC_ENADIS_PERM_DENIED       = -1104,\n\tLMAC_AF_ERR_8023PAUSE_ENADIS_PERM_DENIED = -1105,\n\tLMAC_AF_ERR_CMD_TIMEOUT = -1106,\n\tLMAC_AF_ERR_FIRMWARE_DATA_NOT_MAPPED = -1107,\n\tLMAC_AF_ERR_EXACT_MATCH_TBL_ADD_FAILED = -1108,\n\tLMAC_AF_ERR_EXACT_MATCH_TBL_DEL_FAILED = -1109,\n\tLMAC_AF_ERR_EXACT_MATCH_TBL_LOOK_UP_FAILED = -1110,\n};\n\nenum mcs_direction {\n\tMCS_RX,\n\tMCS_TX,\n};\n\nenum mcs_rsrc_type {\n\tMCS_RSRC_TYPE_FLOWID,\n\tMCS_RSRC_TYPE_SECY,\n\tMCS_RSRC_TYPE_SC,\n\tMCS_RSRC_TYPE_SA,\n};\n\nstruct mcs_alloc_rsrc_req {\n\tstruct mbox_msghdr hdr;\n\tu8 rsrc_type;\n\tu8 rsrc_cnt;\t \n\tu8 mcs_id;\t \n\tu8 dir;\t\t \n\tu8 all;\t\t \n\tu64 rsvd;\n};\n\nstruct mcs_alloc_rsrc_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 flow_ids[128];\t \n\tu8 secy_ids[128];\n\tu8 sc_ids[128];\n\tu8 sa_ids[256];\n\tu8 rsrc_type;\n\tu8 rsrc_cnt;\t\t \n\tu8 mcs_id;\n\tu8 dir;\n\tu8 all;\n\tu8 rsvd[256];\t\t \n};\n\nstruct mcs_free_rsrc_req {\n\tstruct mbox_msghdr hdr;\n\tu8 rsrc_id;\t\t \n\tu8 rsrc_type;\n\tu8 mcs_id;\n\tu8 dir;\n\tu8 all;\t\t\t \n\tu64 rsvd;\n};\n\nstruct mcs_flowid_entry_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 data[4];\n\tu64 mask[4];\n\tu64 sci;\t \n\tu8 flow_id;\n\tu8 secy_id;\t \n\tu8 sc_id;\t \n\tu8 ena;\t\t \n\tu8 ctrl_pkt;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_secy_plcy_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 plcy;\n\tu8 secy_id;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\n \nstruct mcs_rx_sc_cam_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 sci;\t \n\tu64 secy_id;\t \n\tu8 sc_id;\t \n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_sa_plcy_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 plcy[2][9];\t\t \n\tu8 sa_index[2];\n\tu8 sa_cnt;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_tx_sc_sa_map {\n\tstruct mbox_msghdr hdr;\n\tu8 sa_index0;\n\tu8 sa_index1;\n\tu8 rekey_ena;\n\tu8 sa_index0_vld;\n\tu8 sa_index1_vld;\n\tu8 tx_sa_active;\n\tu64 sectag_sci;\n\tu8 sc_id;\t \n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_rx_sc_sa_map {\n\tstruct mbox_msghdr hdr;\n\tu8 sa_index;\n\tu8 sa_in_use;\n\tu8 sc_id;\n\tu8 an;\t\t \n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_flowid_ena_dis_entry {\n\tstruct mbox_msghdr hdr;\n\tu8 flow_id;\n\tu8 ena;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_pn_table_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 next_pn;\n\tu8 pn_id;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_hw_info {\n\tstruct mbox_msghdr hdr;\n\tu8 num_mcs_blks;\t \n\tu8 tcam_entries;\t \n\tu8 secy_entries;\t \n\tu8 sc_entries;\t\t \n\tu16 sa_entries;\t\t \n\tu64 rsvd[16];\n};\n\nstruct mcs_set_active_lmac {\n\tstruct mbox_msghdr hdr;\n\tu32 lmac_bmap;\t \n\tu8 mcs_id;\n\tu16 chan_base;  \n\tu64 rsvd;\n};\n\nstruct mcs_set_lmac_mode {\n\tstruct mbox_msghdr hdr;\n\tu8 mode;\t \n\tu8 lmac_id;\n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_port_reset_req {\n\tstruct mbox_msghdr hdr;\n\tu8 reset;\n\tu8 mcs_id;\n\tu8 port_id;\n\tu64 rsvd;\n};\n\nstruct mcs_port_cfg_set_req {\n\tstruct mbox_msghdr hdr;\n\tu8 cstm_tag_rel_mode_sel;\n\tu8 custom_hdr_enb;\n\tu8 fifo_skid;\n\tu8 port_mode;\n\tu8 port_id;\n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_port_cfg_get_req {\n\tstruct mbox_msghdr hdr;\n\tu8 port_id;\n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_port_cfg_get_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 cstm_tag_rel_mode_sel;\n\tu8 custom_hdr_enb;\n\tu8 fifo_skid;\n\tu8 port_mode;\n\tu8 port_id;\n\tu8 mcs_id;\n\tu64 rsvd;\n};\n\nstruct mcs_custom_tag_cfg_get_req {\n\tstruct mbox_msghdr hdr;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_custom_tag_cfg_get_rsp {\n\tstruct mbox_msghdr hdr;\n\tu16 cstm_etype[8];\n\tu8 cstm_indx[8];\n\tu8 cstm_etype_en;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\n \nenum mcs_af_status {\n\tMCS_AF_ERR_INVALID_MCSID        = -1201,\n\tMCS_AF_ERR_NOT_MAPPED           = -1202,\n};\n\nstruct mcs_set_pn_threshold {\n\tstruct mbox_msghdr hdr;\n\tu64 threshold;\n\tu8 xpn;  \n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nenum mcs_ctrl_pkt_rulew_type {\n\tMCS_CTRL_PKT_RULE_TYPE_ETH,\n\tMCS_CTRL_PKT_RULE_TYPE_DA,\n\tMCS_CTRL_PKT_RULE_TYPE_RANGE,\n\tMCS_CTRL_PKT_RULE_TYPE_COMBO,\n\tMCS_CTRL_PKT_RULE_TYPE_MAC,\n};\n\nstruct mcs_alloc_ctrl_pkt_rule_req {\n\tstruct mbox_msghdr hdr;\n\tu8 rule_type;\n\tu8 mcs_id;\t \n\tu8 dir;\t\t \n\tu64 rsvd;\n};\n\nstruct mcs_alloc_ctrl_pkt_rule_rsp {\n\tstruct mbox_msghdr hdr;\n\tu8 rule_idx;\n\tu8 rule_type;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_free_ctrl_pkt_rule_req {\n\tstruct mbox_msghdr hdr;\n\tu8 rule_idx;\n\tu8 rule_type;\n\tu8 mcs_id;\n\tu8 dir;\n\tu8 all;\n\tu64 rsvd;\n};\n\nstruct mcs_ctrl_pkt_rule_write_req {\n\tstruct mbox_msghdr hdr;\n\tu64 data0;\n\tu64 data1;\n\tu64 data2;\n\tu8 rule_idx;\n\tu8 rule_type;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_stats_req {\n\tstruct mbox_msghdr hdr;\n\tu8 id;\n\tu8 mcs_id;\n\tu8 dir;\n\tu64 rsvd;\n};\n\nstruct mcs_flowid_stats {\n\tstruct mbox_msghdr hdr;\n\tu64 tcam_hit_cnt;\n\tu64 rsvd;\n};\n\nstruct mcs_secy_stats {\n\tstruct mbox_msghdr hdr;\n\tu64 ctl_pkt_bcast_cnt;\n\tu64 ctl_pkt_mcast_cnt;\n\tu64 ctl_pkt_ucast_cnt;\n\tu64 ctl_octet_cnt;\n\tu64 unctl_pkt_bcast_cnt;\n\tu64 unctl_pkt_mcast_cnt;\n\tu64 unctl_pkt_ucast_cnt;\n\tu64 unctl_octet_cnt;\n\t \n\tu64 octet_decrypted_cnt;\n\tu64 octet_validated_cnt;\n\tu64 pkt_port_disabled_cnt;\n\tu64 pkt_badtag_cnt;\n\tu64 pkt_nosa_cnt;\n\tu64 pkt_nosaerror_cnt;\n\tu64 pkt_tagged_ctl_cnt;\n\tu64 pkt_untaged_cnt;\n\tu64 pkt_ctl_cnt;\t \n\tu64 pkt_notag_cnt;\t \n\t \n\tu64 octet_encrypted_cnt;\n\tu64 octet_protected_cnt;\n\tu64 pkt_noactivesa_cnt;\n\tu64 pkt_toolong_cnt;\n\tu64 pkt_untagged_cnt;\n\tu64 rsvd[4];\n};\n\nstruct mcs_port_stats {\n\tstruct mbox_msghdr hdr;\n\tu64 tcam_miss_cnt;\n\tu64 parser_err_cnt;\n\tu64 preempt_err_cnt;   \n\tu64 sectag_insert_err_cnt;\n\tu64 rsvd[4];\n};\n\n \nstruct mcs_sa_stats {\n\tstruct mbox_msghdr hdr;\n\t \n\tu64 pkt_invalid_cnt;\n\tu64 pkt_nosaerror_cnt;\n\tu64 pkt_notvalid_cnt;\n\tu64 pkt_ok_cnt;\n\tu64 pkt_nosa_cnt;\n\t \n\tu64 pkt_encrypt_cnt;\n\tu64 pkt_protected_cnt;\n\tu64 rsvd[4];\n};\n\nstruct mcs_sc_stats {\n\tstruct mbox_msghdr hdr;\n\t \n\tu64 hit_cnt;\n\tu64 pkt_invalid_cnt;\n\tu64 pkt_late_cnt;\n\tu64 pkt_notvalid_cnt;\n\tu64 pkt_unchecked_cnt;\n\tu64 pkt_delay_cnt;\t \n\tu64 pkt_ok_cnt;\t\t \n\tu64 octet_decrypt_cnt;\t \n\tu64 octet_validate_cnt;\t \n\t \n\tu64 pkt_encrypt_cnt;\n\tu64 pkt_protected_cnt;\n\tu64 octet_encrypt_cnt;\t\t \n\tu64 octet_protected_cnt;\t \n\tu64 rsvd[4];\n};\n\nstruct mcs_clear_stats {\n\tstruct mbox_msghdr hdr;\n#define MCS_FLOWID_STATS\t0\n#define MCS_SECY_STATS\t\t1\n#define MCS_SC_STATS\t\t2\n#define MCS_SA_STATS\t\t3\n#define MCS_PORT_STATS\t\t4\n\tu8 type;\t \n\tu8 id;\t\t \n\tu8 mcs_id;\n\tu8 dir;\n\tu8 all;\t\t \n};\n\nstruct mcs_intr_cfg {\n\tstruct mbox_msghdr hdr;\n#define MCS_CPM_RX_SECTAG_V_EQ1_INT\t\tBIT_ULL(0)\n#define MCS_CPM_RX_SECTAG_E_EQ0_C_EQ1_INT\tBIT_ULL(1)\n#define MCS_CPM_RX_SECTAG_SL_GTE48_INT\t\tBIT_ULL(2)\n#define MCS_CPM_RX_SECTAG_ES_EQ1_SC_EQ1_INT\tBIT_ULL(3)\n#define MCS_CPM_RX_SECTAG_SC_EQ1_SCB_EQ1_INT\tBIT_ULL(4)\n#define MCS_CPM_RX_PACKET_XPN_EQ0_INT\t\tBIT_ULL(5)\n#define MCS_CPM_RX_PN_THRESH_REACHED_INT\tBIT_ULL(6)\n#define MCS_CPM_TX_PACKET_XPN_EQ0_INT\t\tBIT_ULL(7)\n#define MCS_CPM_TX_PN_THRESH_REACHED_INT\tBIT_ULL(8)\n#define MCS_CPM_TX_SA_NOT_VALID_INT\t\tBIT_ULL(9)\n#define MCS_BBE_RX_DFIFO_OVERFLOW_INT\t\tBIT_ULL(10)\n#define MCS_BBE_RX_PLFIFO_OVERFLOW_INT\t\tBIT_ULL(11)\n#define MCS_BBE_TX_DFIFO_OVERFLOW_INT\t\tBIT_ULL(12)\n#define MCS_BBE_TX_PLFIFO_OVERFLOW_INT\t\tBIT_ULL(13)\n#define MCS_PAB_RX_CHAN_OVERFLOW_INT\t\tBIT_ULL(14)\n#define MCS_PAB_TX_CHAN_OVERFLOW_INT\t\tBIT_ULL(15)\n\tu64 intr_mask;\t\t \n\tu8 mcs_id;\n\tu8 lmac_id;\n\tu64 rsvd;\n};\n\nstruct mcs_intr_info {\n\tstruct mbox_msghdr hdr;\n\tu64 intr_mask;\n\tint sa_id;\n\tu8 mcs_id;\n\tu8 lmac_id;\n\tu64 rsvd;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}