# riscv-pipelined-core-5-stage-with-hazard-detection
Complete 5-stage RISC-V pipelined processor implementation featuring data forwarding, hazard detection, flushing and stalling logic.
