<stg><name>k2c_dense.2</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="39">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="1" to="6">
<condition id="38">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="44">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="7">
<condition id="55">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="3">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="4">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="3">
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="7">
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="9">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)

]]></Node>
<StgValue><ssdm name="bias_numel_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)

]]></Node>
<StgValue><ssdm name="kernel_numel_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)

]]></Node>
<StgValue><ssdm name="kernel_ndim_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)

]]></Node>
<StgValue><ssdm name="input_numel_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)

]]></Node>
<StgValue><ssdm name="input_ndim_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)

]]></Node>
<StgValue><ssdm name="output_numel_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp = icmp ult i64 %input_ndim_read_1, 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %_ifconv, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_s = add i64 -1, %input_ndim_read_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="64">
<![CDATA[
:1  %tmp_54 = trunc i64 %input_numel_read_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="19" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32">
<![CDATA[
:2  call fastcc void @k2c_dot([300000 x float]* %output_array, [300000 x float]* %input_array, i64 %input_ndim_read_1, i19 %tmp_54, [5 x i64]* %input_shape, [300000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_51 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:1  %icmp = icmp ne i63 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_shape_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_shape_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_shape_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:9  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="19" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32">
<![CDATA[
:2  call fastcc void @k2c_dot([300000 x float]* %output_array, [300000 x float]* %input_array, i64 %input_ndim_read_1, i19 %tmp_54, [5 x i64]* %input_shape, [300000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i64 [ 0, %5 ], [ %i_35, %8 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i = icmp ult i64 %i_i, %output_numel_read_1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.preheader.i.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit11:0  %i = phi i64 [ 0, %_ifconv ], [ %i_34, %.loopexit11.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="64">
<![CDATA[
.loopexit11:1  %tmp_55 = trunc i64 %i to i20

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit11:2  %exitcond2 = icmp eq i64 %i, %outrows1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit11:3  %i_34 = add i64 1, %i

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit11:4  br i1 %exitcond2, label %.loopexit.loopexit13, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %outrowidx = mul i20 %tmp_52, %tmp_55

]]></Node>
<StgValue><ssdm name="outrowidx"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %inneridx = mul i20 %tmp_53, %tmp_55

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit13:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i64 [ %j_9, %7 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="64">
<![CDATA[
.preheader.i:1  %tmp_57 = trunc i64 %j_i to i20

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:3  %j_9 = add i64 1, %j_i

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %8, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bias_array_addr_1 = getelementptr [300000 x float]* %bias_array, i64 0, i64 %j_i

]]></Node>
<StgValue><ssdm name="bias_array_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="19">
<![CDATA[
:1  %bias_array_load_1 = load float* %bias_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="64">
<![CDATA[
:2  %tmp_58 = trunc i64 %i_i to i20

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %tmp_i_39 = add i20 %tmp_58, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_i_39"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="20">
<![CDATA[
:4  %tmp_i_cast = zext i20 %tmp_i_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_array_addr_1 = getelementptr [300000 x float]* %output_array, i64 0, i64 %tmp_i_cast

]]></Node>
<StgValue><ssdm name="output_array_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="19">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_35 = add i64 %i_i, %bias_numel_read_1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="19">
<![CDATA[
:1  %bias_array_load_1 = load float* %bias_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="19">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load_1

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:8  store float %tmp_26_i, float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %outrows1 = select i1 %icmp, i64 %outrows, i64 1

]]></Node>
<StgValue><ssdm name="outrows1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_52 = trunc i64 %outcols to i20

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:9  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="64">
<![CDATA[
_ifconv:10  %tmp_53 = trunc i64 %innerdim to i20

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:11  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit10:0  %j = phi i64 [ 0, %1 ], [ %j_8, %.loopexit10.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="64">
<![CDATA[
.loopexit10:1  %tmp_56 = trunc i64 %j to i20

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit10:2  %exitcond1 = icmp eq i64 %j, %outcols

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit10:3  %j_8 = add i64 1, %j

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit10:4  br i1 %exitcond1, label %.loopexit11.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bias_array_addr = getelementptr [300000 x float]* %bias_array, i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="bias_array_addr"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="19">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %tmp_16 = add i20 %tmp_56, %outrowidx

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="20">
<![CDATA[
:3  %tmp_18_cast = zext i20 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_array_addr = getelementptr [300000 x float]* %output_array, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="output_array_addr"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="19">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi float [ %bias_array_load, %2 ], [ %tmp_21, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %k = phi i64 [ 0, %2 ], [ %k_2, %4 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float %storemerge, float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="20" op_0_bw="64">
<![CDATA[
:3  %tmp_59 = trunc i64 %k to i20

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond = icmp eq i64 %k, %innerdim

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %k_2 = add i64 1, %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.loopexit10.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %tmp_17 = add i20 %tmp_59, %inneridx

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="20">
<![CDATA[
:1  %tmp_20_cast = zext i20 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_array_addr = getelementptr [300000 x float]* %input_array, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="input_array_addr"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="19">
<![CDATA[
:3  %input_array_load = load float* %input_array_addr, align 4

]]></Node>
<StgValue><ssdm name="input_array_load"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %tmp_18 = mul i20 %tmp_52, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %tmp_19 = add i20 %tmp_18, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="20">
<![CDATA[
:6  %tmp_22_cast = zext i20 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel_array_addr = getelementptr [300000 x float]* %kernel_array, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="kernel_array_addr"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="19">
<![CDATA[
:8  %kernel_array_load = load float* %kernel_array_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_array_load"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10.loopexit:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="19">
<![CDATA[
:3  %input_array_load = load float* %input_array_addr, align 4

]]></Node>
<StgValue><ssdm name="input_array_load"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="19">
<![CDATA[
:8  %kernel_array_load = load float* %kernel_array_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_array_load"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_20 = fmul float %input_array_load, %kernel_array_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_21 = fadd float %storemerge, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
