--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programing\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnD        |    0.592(R)|      FAST  |    2.343(R)|      SLOW  |clk_BUFGP         |   0.000|
btnL        |    0.715(R)|      FAST  |    1.756(R)|      SLOW  |clk_BUFGP         |   0.000|
btnR        |    1.414(R)|      FAST  |    1.180(R)|      SLOW  |clk_BUFGP         |   0.000|
btnU        |    2.087(R)|      SLOW  |    0.722(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    0.065(R)|      FAST  |    2.155(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<0>       |    1.413(R)|      FAST  |    1.388(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<1>       |    1.228(R)|      FAST  |    1.641(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<2>       |    1.247(R)|      FAST  |    1.232(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<3>       |    1.478(R)|      FAST  |    0.837(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<4>       |    1.909(R)|      SLOW  |    0.884(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<5>       |    2.070(R)|      SLOW  |    0.736(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<6>       |    1.569(R)|      FAST  |    0.684(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<7>       |    1.264(R)|      FAST  |    1.895(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         8.969(R)|      SLOW  |         3.710(R)|      FAST  |clk_BUFGP         |   0.000|
LED<1>      |         8.824(R)|      SLOW  |         3.616(R)|      FAST  |clk_BUFGP         |   0.000|
LED<2>      |         8.994(R)|      SLOW  |         3.720(R)|      FAST  |clk_BUFGP         |   0.000|
LED<3>      |         8.969(R)|      SLOW  |         3.701(R)|      FAST  |clk_BUFGP         |   0.000|
LED<4>      |         9.039(R)|      SLOW  |         3.748(R)|      FAST  |clk_BUFGP         |   0.000|
LED<5>      |         8.954(R)|      SLOW  |         3.698(R)|      FAST  |clk_BUFGP         |   0.000|
LED<6>      |         8.815(R)|      SLOW  |         3.609(R)|      FAST  |clk_BUFGP         |   0.000|
LED<7>      |         9.752(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.394|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 05 10:18:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 623 MB



