#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 16 20:05:58 2017
# Process ID: 1404
# Current directory: C:/Users/fmcta/Desktop/aula3_ex4/34-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent308 C:\Users\fmcta\Desktop\aula3_ex4\34-demo\34-demo.xpr
# Log file: C:/Users/fmcta/Desktop/aula3_ex4/34-demo/vivado.log
# Journal file: C:/Users/fmcta/Desktop/aula3_ex4/34-demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.xpr
open_bd_design {C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3 440 111} [get_bd_cells hamming_0]
ipx::package_project -root_dir c:/users/fmcta -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/fmcta c:/Users/fmcta/Repositório c:/Users/fmcta/Desktop/03} [current_project]
update_ip_catalog
open_bd_design {C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD0] [get_bd_nets xlconstant_2_dout] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets EightDispControl_0_select_display] [get_bd_nets EightDispControl_0_segments] [get_bd_cells EightDispControl_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:EightDispControl:1.0 EightDispControl_0
endgroup
connect_bd_net [get_bd_pins EightDispControl_0/rightR] [get_bd_pins BinToBCD16_0/BCD0]
connect_bd_net [get_bd_pins EightDispControl_0/near_rightR] [get_bd_pins BinToBCD16_0/BCD0]
undo
connect_bd_net [get_bd_pins EightDispControl_0/near_rightR] [get_bd_pins BinToBCD16_0/BCD1]
connect_bd_net [get_bd_pins EightDispControl_0/near_leftR] [get_bd_pins BinToBCD16_0/BCD2]
connect_bd_net [get_bd_pins EightDispControl_0/leftR] [get_bd_pins BinToBCD16_0/BCD3]
connect_bd_net [get_bd_pins EightDispControl_0/rightL] [get_bd_pins BinToBCD16_0/BCD4]
connect_bd_net [get_bd_pins EightDispControl_0/near_rightL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins EightDispControl_0/near_leftL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins EightDispControl_0/leftL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/segments]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDispControl_0/select_display]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDispControl_0/clk]
delete_bd_objs [get_bd_nets hamming_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets BinToBCD16_0_BCD0] [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports btnC] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_pins BinToBCD16_0/binary] [get_bd_pins hamming_0/dout]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDispControl_0/rightL]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDispControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDispControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDispControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDispControl_0/rightR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells dist_mem_gen_1]
save_bd_design
make_wrapper -files [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files -ipstatic_source_dir C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/modelsim} {questa=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/questa} {riviera=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/riviera} {activehdl=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
