Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/XergioAleX/Documents/Xilinx Projects/VERILOG_Procesador_Monociclo/tb_procesador_isim_beh.exe -prj C:/Users/XergioAleX/Documents/Xilinx Projects/VERILOG_Procesador_Monociclo/tb_procesador_beh.prj work.tb_procesador work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/XergioAleX/Documents/Xilinx Projects/VERILOG_Procesador_Monociclo/Procesador_Monociclo.v\" into library work
Analyzing Verilog file \"C:/Users/XergioAleX/Documents/Xilinx Projects/VERILOG_Procesador_Monociclo/tb_procesador.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module Program_Counter
Compiling module Instruction_Memory
Compiling module Control_Unit
Compiling module Register_File
Compiling module SEU
Compiling module ALU
Compiling module Sumador_pc_inc
Compiling module Sumador_pc
Compiling module Ampersan
Compiling module MUX_ALU
Compiling module MUX_PC
Compiling module Data_Memory
Compiling module MUX_DW
Compiling module MUX_RW
Compiling module Comparador
Compiling module Procesador_Monociclo
Compiling module tb_procesador
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Users/XergioAleX/Documents/Xilinx Projects/VERILOG_Procesador_Monociclo/tb_procesador_isim_beh.exe
Fuse Memory Usage: 16776 KB
Fuse CPU Usage: 405 ms
