#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon May 28 16:59:18 2018
# Process ID: 7164
# Current directory: D:/FPGA/V_project/final_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent964 D:\FPGA\V_project\final_2\lcd7_touch.xpr
# Log file: D:/FPGA/V_project/final_2/vivado.log
# Journal file: D:/FPGA/V_project/final_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/final_2/lcd7_touch.xpr
open_bd_design {D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/ad_fft d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/fft_reset1} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/ad_fft d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/fft_reset1 D:/FPGA/V_project/IP/w_ram} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets fft_reset1_0_reset_done] [get_bd_nets ad_fft_0_fft_data] [get_bd_nets ad_fft_0_done] [get_bd_nets w_ram_0_dina] [get_bd_nets blk_mem_gen_1_douta] [get_bd_nets w_ram_0_wea] [get_bd_nets fft_reset1_0_choise] [get_bd_nets fft_reset1_0_reset_i] [get_bd_nets w_ram_0_ram_done] [get_bd_nets w_ram_0_addra] [get_bd_nets w_ram_0_clka] [get_bd_nets w_ram_0_ena] [get_bd_nets w_ram_0_rsta] [get_bd_cells w_ram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:w_ram:1.0 w_ram_0
endgroup
set_property location {6.5 2225 517} [get_bd_cells w_ram_0]
connect_bd_net [get_bd_pins w_ram_0/addra] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins w_ram_0/clka] [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_pins w_ram_0/dina] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins w_ram_0/ena] [get_bd_pins blk_mem_gen_1/ena]
connect_bd_net [get_bd_pins w_ram_0/rsta] [get_bd_pins blk_mem_gen_1/rsta]
connect_bd_net [get_bd_pins w_ram_0/wea] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins w_ram_0/douta]
connect_bd_net [get_bd_pins fft_reset1_0/reset_done] [get_bd_pins w_ram_0/reset_done]
connect_bd_net [get_bd_pins fft_reset1_0/choise] [get_bd_pins w_ram_0/choise]
connect_bd_net [get_bd_pins fft_reset1_0/reset_i] [get_bd_pins w_ram_0/reset_i]
connect_bd_net [get_bd_pins fft_reset1_0/ram_done] [get_bd_pins w_ram_0/ram_done]
connect_bd_net [get_bd_pins w_ram_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins w_ram_0/fft_reset] [get_bd_pins fft_reset1_0/fft_reset]
connect_bd_net [get_bd_pins ad_fft_0/fft_data] [get_bd_pins w_ram_0/fft_data]
connect_bd_net [get_bd_pins ad_fft_0/done] [get_bd_pins w_ram_0/done]
validate_bd_design
remove_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v
file delete -force D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -directory D:/FPGA/V_project/final_2/lcd7_touch.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/FPGA/V_project/final_2/lcd7_touch.runs/impl_1/system_wrapper.sysdef D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/V_project/final_2/lcd7_touch.sdk -hwspec D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf
