localparam FAMILY = "LIFCL";
localparam INTERFACE_TYPE = "DDR3";
localparam MEM_TYPE = "1Gb";
localparam ADDR_WIDTH = 14;
localparam FREQ = 200.000000;
localparam CLKOP_FREQ = 400.000000;
localparam DDR_DATA_WIDTH = 16;
localparam DQSW = "x8";
localparam DDR_CS_WIDTH = 1;
localparam DATA_WIDTH = 64;
localparam CLKO_WIDTH = 1;
localparam CS_WIDTH = 1;
localparam CKE_WIDTH = 1;
localparam BYTE_LANE = 8;
localparam DQS_WIDTH = 2;
localparam DDR3_2T = 0;
localparam WRITE_LEVEL_EN = 1;
localparam IP_MEM_COMMON_RST = 1;
localparam READ_TRAINING_EN = 1;
localparam RST_DEL = 40;
localparam GEARING = 2;
localparam TIM_500 = 51;
localparam MRS0_INIT = 1320;
localparam MRS1_INIT = 196;
localparam MRS2_INIT = 512;
localparam MRS3_INIT = 0;
localparam X4_MODE = 0;
localparam SIM = 0;
localparam GATE_SIM = 0;
localparam TMOD = 7;
localparam TMOD_WIDTH = 3;
localparam TMRD = 3;
localparam TMRD_WIDTH = 2;
localparam TWLDQSEN = 13;
localparam TWLMRD = 21;
localparam TWLMRD_WIDTH = 5;
localparam TWLO = 1;
localparam TXPR = 25;
localparam TXPR_WIDTH = 5;
localparam TZQINIT = 257;
localparam TZQINIT_WIDTH = 9;
localparam DESEL = 0;
localparam WL_DQS_PHASE_DLY_CNT = 0;
`define LIFCL
`define je5d00
`define LIFCL_40
