Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep  9 12:58:31 2021
| Host         : ROG-112-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ssegmain_timing_summary_routed.rpt -pb ssegmain_timing_summary_routed.pb -rpx ssegmain_timing_summary_routed.rpx -warn_on_violation
| Design       : ssegmain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.350        0.000                      0                   46        0.252        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.350        0.000                      0                   46        0.252        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 2.034ns (76.650%)  route 0.620ns (23.350%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line48/mycounter/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line48/mycounter/state_reg[20]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line48/mycounter/state_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.979    nolabel_line48/mycounter/state_reg[24]_i_1_n_6
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[25]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 2.013ns (76.464%)  route 0.620ns (23.536%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line48/mycounter/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line48/mycounter/state_reg[20]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.958 r  nolabel_line48/mycounter/state_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.958    nolabel_line48/mycounter/state_reg[24]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[27]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.939ns (75.783%)  route 0.620ns (24.217%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line48/mycounter/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line48/mycounter/state_reg[20]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.884 r  nolabel_line48/mycounter/state_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.884    nolabel_line48/mycounter/state_reg[24]_i_1_n_5
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[26]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.923ns (75.631%)  route 0.620ns (24.369%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line48/mycounter/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line48/mycounter/state_reg[20]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.868 r  nolabel_line48/mycounter/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.868    nolabel_line48/mycounter/state_reg[24]_i_1_n_7
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[24]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.602%)  route 0.620ns (24.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.865 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.865    nolabel_line48/mycounter/state_reg[20]_i_1_n_6
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.899ns (75.398%)  route 0.620ns (24.602%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.844 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line48/mycounter/state_reg[20]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[23]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.654%)  route 0.620ns (25.346%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.770 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.770    nolabel_line48/mycounter/state_reg[20]_i_1_n_5
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[22]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 disp_unit/mycounter/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/mycounter/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.692ns (69.439%)  route 0.745ns (30.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.725     5.328    disp_unit/mycounter/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  disp_unit/mycounter/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  disp_unit/mycounter/state_reg[5]/Q
                         net (fo=1, routed)           0.745     6.528    disp_unit/mycounter/state_reg_n_0_[5]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.202 r  disp_unit/mycounter/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    disp_unit/mycounter/state_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  disp_unit/mycounter/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    disp_unit/mycounter/state_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  disp_unit/mycounter/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    disp_unit/mycounter/state_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.764 r  disp_unit/mycounter/state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.764    disp_unit/mycounter/state_reg[16]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  disp_unit/mycounter/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.606    15.029    disp_unit/mycounter/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  disp_unit/mycounter/state_reg[17]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    disp_unit/mycounter/state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.809ns (74.487%)  route 0.620ns (25.513%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.754 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.754    nolabel_line48/mycounter/state_reg[20]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[20]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 nolabel_line48/mycounter/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.806ns (74.455%)  route 0.620ns (25.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  nolabel_line48/mycounter/state_reg[1]/Q
                         net (fo=1, routed)           0.620     6.401    nolabel_line48/mycounter/state_reg_n_0_[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.075 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.751    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_6
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    15.329    nolabel_line48/mycounter/state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  7.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  nolabel_line48/mycounter/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line48/mycounter/state_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    nolabel_line48/mycounter/state_reg_n_0_[11]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  nolabel_line48/mycounter/state_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    nolabel_line48/mycounter/state_reg[8]_i_1__0_n_4
    SLICE_X1Y92          FDRE                                         r  nolabel_line48/mycounter/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  nolabel_line48/mycounter/state_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    nolabel_line48/mycounter/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line48/mycounter/state_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    nolabel_line48/mycounter/state_reg_n_0_[3]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  nolabel_line48/mycounter/state_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    nolabel_line48/mycounter/state_reg[0]_i_1__0_n_4
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  nolabel_line48/mycounter/state_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    nolabel_line48/mycounter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  nolabel_line48/mycounter/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line48/mycounter/state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    nolabel_line48/mycounter/state_reg_n_0_[7]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  nolabel_line48/mycounter/state_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    nolabel_line48/mycounter/state_reg[4]_i_1__0_n_4
    SLICE_X1Y91          FDRE                                         r  nolabel_line48/mycounter/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  nolabel_line48/mycounter/state_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    nolabel_line48/mycounter/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    nolabel_line48/mycounter/state_reg_n_0_[15]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_4
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[19]/Q
                         net (fo=1, routed)           0.108     1.773    nolabel_line48/mycounter/state_reg_n_0_[19]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_4
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[23]/Q
                         net (fo=1, routed)           0.108     1.773    nolabel_line48/mycounter/state_reg_n_0_[23]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    nolabel_line48/mycounter/state_reg[20]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[12]/Q
                         net (fo=1, routed)           0.105     1.770    nolabel_line48/mycounter/state_reg_n_0_[12]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  nolabel_line48/mycounter/state_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.885    nolabel_line48/mycounter/state_reg[12]_i_1__0_n_7
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line48/mycounter/state_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[16]/Q
                         net (fo=1, routed)           0.105     1.770    nolabel_line48/mycounter/state_reg_n_0_[16]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  nolabel_line48/mycounter/state_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.885    nolabel_line48/mycounter/state_reg[16]_i_1__0_n_7
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line48/mycounter/state_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[20]/Q
                         net (fo=1, routed)           0.105     1.770    nolabel_line48/mycounter/state_reg_n_0_[20]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  nolabel_line48/mycounter/state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    nolabel_line48/mycounter/state_reg[20]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line48/mycounter/state_reg[20]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line48/mycounter/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/mycounter/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line48/mycounter/state_reg[24]/Q
                         net (fo=1, routed)           0.105     1.770    nolabel_line48/mycounter/state_reg_n_0_[24]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  nolabel_line48/mycounter/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    nolabel_line48/mycounter/state_reg[24]_i_1_n_7
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    nolabel_line48/mycounter/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line48/mycounter/state_reg[24]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line48/mycounter/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     disp_unit/mycounter/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     disp_unit/mycounter/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     disp_unit/mycounter/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     disp_unit/mycounter/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     disp_unit/mycounter/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     disp_unit/mycounter/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     disp_unit/mycounter/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     disp_unit/mycounter/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     disp_unit/mycounter/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     disp_unit/mycounter/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     disp_unit/mycounter/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     disp_unit/mycounter/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     disp_unit/mycounter/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     disp_unit/mycounter/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     disp_unit/mycounter/state_reg[13]/C



