// Seed: 4020874576
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  wire id_3;
  assign module_1.id_22 = 0;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    output supply1 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input tri1 id_10,
    output wor id_11,
    input wire id_12,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    output uwire id_17,
    output tri0 id_18,
    input wire id_19,
    input tri1 id_20,
    output uwire id_21,
    input tri1 id_22,
    input supply0 id_23
    , id_29,
    output wire id_24,
    input wor id_25,
    input tri0 id_26,
    input wand id_27
    , id_30
);
  wire id_31;
  module_0 modCall_1 (
      id_18,
      id_1
  );
  assign id_4  = id_26;
  assign id_29 = 1'b0;
  supply0 id_32 = 1 * 1;
endmodule
