$date
	Wed Nov  7 20:37:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module example_3_5_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var integer 32 % k [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
1!
$end
#100
0!
1"
b1 %
#200
1!
0"
1#
b10 %
#300
0!
1"
b11 %
#400
1!
0"
0#
1$
b100 %
#500
0!
1"
b101 %
#600
1!
0"
1#
b110 %
#700
1"
b111 %
#800
0"
0#
0$
b1000 %
