#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 12 15:26:31 2024
# Process ID: 25264
# Current directory: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1
# Command line: vivado.exe -log Windows_data_Test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Windows_data_Test_wrapper.tcl -notrace
# Log file: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper.vdi
# Journal file: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source Windows_data_Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1333.312 ; gain = 0.000
Command: link_design -top Windows_data_Test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'Windows_data_Test_i/Windows_Data_Convert_0/inst/Windows_Data_Convert_v1_0_S00_AXIS_inst/window_inst/VALID_NUM_divider'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1333.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0.xdc] for cell 'Windows_data_Test_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0.xdc] for cell 'Windows_data_Test_i/axi_dma_0/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0.xdc] for cell 'Windows_data_Test_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0.xdc] for cell 'Windows_data_Test_i/axi_dma_1/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_proc_sys_reset_0_0/Windows_data_Test_proc_sys_reset_0_0_board.xdc] for cell 'Windows_data_Test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_proc_sys_reset_0_0/Windows_data_Test_proc_sys_reset_0_0_board.xdc] for cell 'Windows_data_Test_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_proc_sys_reset_0_0/Windows_data_Test_proc_sys_reset_0_0.xdc] for cell 'Windows_data_Test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_proc_sys_reset_0_0/Windows_data_Test_proc_sys_reset_0_0.xdc] for cell 'Windows_data_Test_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_processing_system7_0_1/Windows_data_Test_processing_system7_0_1.xdc] for cell 'Windows_data_Test_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_processing_system7_0_1/Windows_data_Test_processing_system7_0_1.xdc] for cell 'Windows_data_Test_i/processing_system7_0/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Windows_data_Test_i/ila_outw/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Windows_data_Test_i/ila_outw/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Windows_data_Test_i/ila_outw/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Windows_data_Test_i/ila_outw/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'Windows_data_Test_i/ila_0/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'Windows_data_Test_i/ila_0/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'Windows_data_Test_i/ila_0/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'Windows_data_Test_i/ila_0/inst'
Parsing XDC File [E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/constrs_1/new/pynq_z2.xdc]
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_0_0/Windows_data_Test_axi_dma_0_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_dma_0/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_dma_1/U0'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_axi_dma_1_0/Windows_data_Test_axi_dma_1_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_dma_1/U0'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_us_0/Windows_data_Test_auto_us_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_us_0/Windows_data_Test_auto_us_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_us_1/Windows_data_Test_auto_us_1_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_us_1/Windows_data_Test_auto_us_1_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_ds_0/Windows_data_Test_auto_ds_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/ip/Windows_data_Test_auto_ds_0/Windows_data_Test_auto_ds_0_clocks.xdc] for cell 'Windows_data_Test_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 15 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1333.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 538 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 512 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 21 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

12 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.312 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1333.312 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bb8b90e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.824 ; gain = 396.512

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2104.441 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: d57d79bb

Time (s): cpu = 00:00:05 ; elapsed = 00:01:21 . Memory (MB): peak = 2104.441 ; gain = 44.699

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance Windows_data_Test_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_payload_i[257]_i_1 into driver instance Windows_data_Test_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_payload_i[257]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[56]_i_1 into driver instance Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[56]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[4]_i_1 into driver instance Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[4]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1 into driver instance Windows_data_Test_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance Windows_data_Test_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter Windows_data_Test_i/ila_outw/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance Windows_data_Test_i/ila_outw/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_5, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 8753d3ac

Time (s): cpu = 00:00:07 ; elapsed = 00:01:23 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 123 cells
INFO: [Opt 31-1021] In phase Retarget, 147 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 6d719c67

Time (s): cpu = 00:00:07 ; elapsed = 00:01:23 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Constant propagation, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 80f6be74

Time (s): cpu = 00:00:08 ; elapsed = 00:01:24 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 368 cells
INFO: [Opt 31-1021] In phase Sweep, 2780 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 80f6be74

Time (s): cpu = 00:00:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 80f6be74

Time (s): cpu = 00:00:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 80f6be74

Time (s): cpu = 00:00:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2104.441 ; gain = 44.699
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 137 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             123  |                                            147  |
|  Constant propagation         |              19  |              75  |                                            115  |
|  Sweep                        |               0  |             368  |                                           2780  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            137  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.441 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 130570903

Time (s): cpu = 00:00:09 ; elapsed = 00:01:27 . Memory (MB): peak = 2104.441 ; gain = 44.699

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 4 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: b380500c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 2368.836 ; gain = 0.000
Ending Power Optimization Task | Checksum: b380500c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.836 ; gain = 264.395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b380500c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2368.836 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2368.836 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b7da4796

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:46 . Memory (MB): peak = 2368.836 ; gain = 1035.523
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Windows_data_Test_wrapper_drc_opted.rpt -pb Windows_data_Test_wrapper_drc_opted.pb -rpx Windows_data_Test_wrapper_drc_opted.rpx
Command: report_drc -file Windows_data_Test_wrapper_drc_opted.rpt -pb Windows_data_Test_wrapper_drc_opted.pb -rpx Windows_data_Test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 191f6cbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2368.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af36884a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 93fe2c97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 93fe2c97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 93fe2c97

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e0748220

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e9eed4a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e9eed4a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 758 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 317 nets or LUTs. Breaked 0 LUT, combined 317 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2368.836 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            317  |                   317  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            317  |                   317  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 24607acae

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1bb95200e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bb95200e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bcc4108f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cdea82b4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8bf36dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121d7ed72

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e39bef79

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 169421d0c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19acc5f5b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19acc5f5b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a867658

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.206 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21ab67535

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 165436148

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a867658

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.231. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 187f121ff

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 187f121ff

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 187f121ff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 187f121ff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 187f121ff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2368.836 ; gain = 0.000

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2368.836 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1267a67b0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2368.836 ; gain = 0.000
Ending Placer Task | Checksum: 11a8bacbf

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Windows_data_Test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Windows_data_Test_wrapper_utilization_placed.rpt -pb Windows_data_Test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Windows_data_Test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2368.836 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.836 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c404bc9b ConstDB: 0 ShapeSum: 5686f024 RouteDB: 0
Post Restoration Checksum: NetGraph: a4d94052 NumContArr: 1514a844 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b9ede896

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b9ede896

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.836 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b9ede896

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.836 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ab2f0b2a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2398.672 ; gain = 29.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.527  | TNS=0.000  | WHS=-0.353 | THS=-477.957|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d2f61082

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2523.820 ; gain = 154.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.527  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1bb524178

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2523.820 ; gain = 154.984

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27667
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27667
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 227aa4d6e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 227aa4d6e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2523.820 ; gain = 154.984
Phase 3 Initial Routing | Checksum: 22d2da63e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3220
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.570  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b62d099a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.570  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 172367632

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.570  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15dc9b35e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2523.820 ; gain = 154.984
Phase 4 Rip-up And Reroute | Checksum: 15dc9b35e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15dc9b35e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15dc9b35e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2523.820 ; gain = 154.984
Phase 5 Delay and Skew Optimization | Checksum: 15dc9b35e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab640d74

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 2523.820 ; gain = 154.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.685  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17e0972ae

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 2523.820 ; gain = 154.984
Phase 6 Post Hold Fix | Checksum: 17e0972ae

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.61696 %
  Global Horizontal Routing Utilization  = 8.19582 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e0972ae

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e0972ae

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 205351996

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2523.820 ; gain = 154.984

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.685  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 205351996

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2523.820 ; gain = 154.984
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2523.820 ; gain = 154.984

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2523.820 ; gain = 154.984
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Windows_data_Test_wrapper_drc_routed.rpt -pb Windows_data_Test_wrapper_drc_routed.pb -rpx Windows_data_Test_wrapper_drc_routed.rpx
Command: report_drc -file Windows_data_Test_wrapper_drc_routed.rpt -pb Windows_data_Test_wrapper_drc_routed.pb -rpx Windows_data_Test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2530.730 ; gain = 6.910
INFO: [runtcl-4] Executing : report_methodology -file Windows_data_Test_wrapper_methodology_drc_routed.rpt -pb Windows_data_Test_wrapper_methodology_drc_routed.pb -rpx Windows_data_Test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Windows_data_Test_wrapper_methodology_drc_routed.rpt -pb Windows_data_Test_wrapper_methodology_drc_routed.pb -rpx Windows_data_Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/Windows_data_Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.699 ; gain = 0.969
INFO: [runtcl-4] Executing : report_power -file Windows_data_Test_wrapper_power_routed.rpt -pb Windows_data_Test_wrapper_power_summary_routed.pb -rpx Windows_data_Test_wrapper_power_routed.rpx
Command: report_power -file Windows_data_Test_wrapper_power_routed.rpt -pb Windows_data_Test_wrapper_power_summary_routed.pb -rpx Windows_data_Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
124 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.832 ; gain = 15.133
INFO: [runtcl-4] Executing : report_route_status -file Windows_data_Test_wrapper_route_status.rpt -pb Windows_data_Test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Windows_data_Test_wrapper_timing_summary_routed.rpt -pb Windows_data_Test_wrapper_timing_summary_routed.pb -rpx Windows_data_Test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Windows_data_Test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Windows_data_Test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Windows_data_Test_wrapper_bus_skew_routed.rpt -pb Windows_data_Test_wrapper_bus_skew_routed.pb -rpx Windows_data_Test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 15:32:05 2024...
