# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../Downloads/ch05_06_db_fsm.sv" \
"../../../../../mysseg/mysseg.srcs/sources_1/new/counter.sv" \
"../../../../../../../../Downloads/pass.sv" \
"../../../../../mysseg/mysseg.srcs/sources_1/new/ssegdrv.sv" \
"../../../../../mysseg/mysseg.srcs/sources_1/new/main.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
