==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 459 ; free virtual = 4659
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 458 ; free virtual = 4659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 455 ; free virtual = 4658
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 455 ; free virtual = 4658
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.c:13) in function 'dct_1d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DCT_Inner_Loop' (dct.c:15) in function 'dct_1d' completely.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.c:90) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (dct.c:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 433 ; free virtual = 4638
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.c:38:1) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.c:49:1) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.c:59:67) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (dct.c:71:67) in function 'dct'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 425 ; free virtual = 4629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'dct_1d2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT_Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('src_load_5', dct.c:17) on array 'src' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 8.
WARNING: [SCHED 204-21] Estimated clock period (9.73ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_18_2', dct.c:17) (3.36 ns)
	'add' operation ('tmp3', dct.c:19) (3.02 ns)
	'add' operation ('tmp1', dct.c:19) (3.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 80.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 80.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 81.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 81.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 81.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 82.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_0' to 'dct_1d2_dct_coeffbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_1' to 'dct_1d2_dct_coeffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_2' to 'dct_1d2_dct_coeffdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_3' to 'dct_1d2_dct_coeffeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_4' to 'dct_1d2_dct_coefffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_5' to 'dct_1d2_dct_coeffg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_6' to 'dct_1d2_dct_coeffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d2_dct_coeff_table_7' to 'dct_1d2_dct_coeffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mul_mul_16s_15s_29_1' to 'dct_mul_mul_16s_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_14ns_29s_29_1' to 'dct_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_15s_29s_29_1' to 'dct_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_15s_14ns_29_1' to 'dct_mac_muladd_16mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16lbW': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mul_mul_16s_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 82.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 85.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 87.134 MB.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coefffYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d2_dct_coeffibs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dct_2d_row_outbuf_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_2d_col_inbuf_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 400 ; free virtual = 4608
INFO: [SYSC 207-301] Generating SystemC RTL for dct.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
INFO: [HLS 200-112] Total elapsed time: 6.32 seconds; peak allocated memory: 87.134 MB.
