[2025-09-17 16:17:33] START suite=gap trace=bfs-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2863336 heartbeat IPC: 3.492 cumulative IPC: 3.492 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 7047360 cumulative IPC: 2.838 (Simulation time: 00 hr 02 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 7047360 cumulative IPC: 2.838 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 7047361 heartbeat IPC: 2.39 cumulative IPC: 5 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 33822274 heartbeat IPC: 0.3735 cumulative IPC: 0.3735 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 60584047 heartbeat IPC: 0.3737 cumulative IPC: 0.3736 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 91314120 heartbeat IPC: 0.3254 cumulative IPC: 0.356 (Simulation time: 00 hr 12 min 47 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 123968507 heartbeat IPC: 0.3062 cumulative IPC: 0.3421 (Simulation time: 00 hr 16 min 25 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 140641680 heartbeat IPC: 0.5998 cumulative IPC: 0.3743 (Simulation time: 00 hr 18 min 17 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 142895483 heartbeat IPC: 4.437 cumulative IPC: 0.4417 (Simulation time: 00 hr 18 min 52 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 149854006 heartbeat IPC: 1.437 cumulative IPC: 0.4902 (Simulation time: 00 hr 19 min 57 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 169369737 heartbeat IPC: 0.5124 cumulative IPC: 0.4928 (Simulation time: 00 hr 22 min 06 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 192244386 heartbeat IPC: 0.4372 cumulative IPC: 0.486 (Simulation time: 00 hr 24 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 211823085 cumulative IPC: 0.4721 (Simulation time: 00 hr 26 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 211823085 cumulative IPC: 0.4721 (Simulation time: 00 hr 26 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4721 instructions: 100000000 cycles: 211823085
CPU 0 Branch Prediction Accuracy: 84.12% MPKI: 32.8 Average ROB Occupancy at Mispredict: 6.458
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 32.8
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00021


====Backend Stall Breakdown====
ROB_STALL: 818443
LQ_STALL: 0
SQ_STALL: 296590


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 108.84729
REPLAY_LOAD: 120.57469
NON_REPLAY_LOAD: 27.346813

== Total ==
ADDR_TRANS: 132576
REPLAY_LOAD: 242958
NON_REPLAY_LOAD: 442909

== Counts ==
ADDR_TRANS: 1218
REPLAY_LOAD: 2015
NON_REPLAY_LOAD: 16196

cpu0->cpu0_STLB TOTAL        ACCESS:     155840 HIT:      75426 MISS:      80414 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     155840 HIT:      75426 MISS:      80414 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 234.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6259580 HIT:    3198283 MISS:    3061297 MSHR_MERGE:     580903
cpu0->cpu0_L2C LOAD         ACCESS:    2669434 HIT:    1596246 MISS:    1073188 MSHR_MERGE:      48962
cpu0->cpu0_L2C RFO          ACCESS:      95628 HIT:       4784 MISS:      90844 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2933993 HIT:    1133415 MISS:    1800578 MSHR_MERGE:     531941
cpu0->cpu0_L2C WRITE        ACCESS:     460713 HIT:     460697 MISS:         16 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      99812 HIT:       3141 MISS:      96671 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2319856 ISSUED:    2319806 USEFUL:     812681 USELESS:     188931
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3505839 HIT:    3505821 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    3505839 HIT:    3505821 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 161.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26159857 HIT:   20245754 MISS:    5914103 MSHR_MERGE:    2435031
cpu0->cpu0_L1D LOAD         ACCESS:   21260351 HIT:   17158455 MISS:    4101896 MSHR_MERGE:    1432480
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1177152 HIT:     518616 MISS:     658536 MSHR_MERGE:      44320
cpu0->cpu0_L1D WRITE        ACCESS:    3561091 HIT:    2508147 MISS:    1052944 MSHR_MERGE:     957316
cpu0->cpu0_L1D TRANSLATION  ACCESS:     161263 HIT:      60536 MISS:     100727 MSHR_MERGE:        915
cpu0->cpu0_L1D PREFETCH REQUESTED:    1262792 ISSUED:    1177146 USEFUL:     479923 USELESS:     128077
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3468064 HIT:    3468064 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3468064 HIT:    3468064 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24653417 HIT:   24374899 MISS:     278518 MSHR_MERGE:     122678
cpu0->cpu0_DTLB LOAD         ACCESS:   24653417 HIT:   24374899 MISS:     278518 MSHR_MERGE:     122678
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 124.6 cycles
cpu0->LLC TOTAL        ACCESS:    2892164 HIT:     687242 MISS:    2204922 MSHR_MERGE:        995
cpu0->LLC LOAD         ACCESS:    1024226 HIT:     238155 MISS:     786071 MSHR_MERGE:        196
cpu0->LLC RFO          ACCESS:      90844 HIT:       5965 MISS:      84879 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1268637 HIT:      32807 MISS:    1235830 MSHR_MERGE:        799
cpu0->LLC WRITE        ACCESS:     411786 HIT:     409560 MISS:       2226 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96671 HIT:        755 MISS:      95916 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     140885
  ROW_BUFFER_MISS:    2060755
  AVG DBUS CONGESTED CYCLE: 5.115
Channel 0 WQ ROW_BUFFER_HIT:      80894
  ROW_BUFFER_MISS:     305847
  FULL:          0
Channel 0 REFRESHES ISSUED:      17652

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         2203        21434        50704        52685
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           22          249       119083
  STLB miss resolved @ L2C                0            3           18           22         6195
  STLB miss resolved @ LLC                0            5           22          333          661
  STLB miss resolved @ MEM                0           68          272          527        94244

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:43:40] END   suite=gap trace=bfs-3 (rc=0)
