Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec 15 18:09:44 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file signal_generator_control_sets_placed.rpt
| Design       : signal_generator
| Device       : xc7s25
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           21 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------+-----------------------------------+------------------+----------------+
|                               Clock Signal                              |  Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+----------------+-----------------------------------+------------------+----------------+
|  adc/adc1/eoc_out                                                       |                |                                   |                1 |              1 |
|  clock_manager/inst/clk_24mhz                                           |                |                                   |                1 |              1 |
|  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                |                                   |                1 |              1 |
|  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                |                                   |                1 |              1 |
|  i_clk_12mhz_IBUF_BUFG                                                  |                |                                   |                1 |              2 |
|  btn1_IBUF_BUFG                                                         |                | dac/state2[1]_i_2_n_0             |                1 |              2 |
|  btn0_IBUF_BUFG                                                         |                | dac/state1[1]_i_2_n_0             |                2 |              2 |
|  clock_manager/inst/clk_24mhz                                           |                | clock_manager2/counter[3]_i_1_n_0 |                1 |              4 |
|  i_clk_12mhz_IBUF_BUFG                                                  | btn1_IBUF_BUFG | button_manager/reset2             |                8 |             26 |
|  i_clk_12mhz_IBUF_BUFG                                                  | btn0_IBUF_BUFG | button_manager/reset1             |                8 |             26 |
| ~o_clk_wrt2_OBUF_BUFG                                                   |                |                                   |               16 |             64 |
+-------------------------------------------------------------------------+----------------+-----------------------------------+------------------+----------------+


