<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" />
        <!-- Global site tag (gtag.js) - Google Analytics -->
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-73KGWFC8DM"></script>
        <script>
            window.dataLayer = window.dataLayer || [];
            function gtag(){dataLayer.push(arguments);}
            gtag('js', new Date());

            gtag('config', 'G-73KGWFC8DM');
        </script><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Programming ULP FSM Coprocessor Using C Macros (Legacy) - ESP32 -  &mdash; ESP-IDF Programming Guide v5.4.2 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=a60756f2" />
      <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=949a1ff5" />
      <link rel="stylesheet" type="text/css" href="../../_static/theme_overrides.css?v=851bd809" />

  
    <link rel="canonical" href="https://docs.espressif.com/projects/esp-idf/en/stable/esp32/api-reference/system/ulp_macros.html" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=c241bbaf"></script>
        <script src="../../_static/doctools.js?v=888ff710"></script>
        <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
        <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
        <script src="../../_static/copybutton.js?v=ff8fa330"></script>
        <script src="https://wavedrom.com/skins/default.js"></script>
        <script src="https://wavedrom.com/wavedrom.min.js"></script>
    <script src="../../_static/js/theme.js"></script>

    
        

    <script type="text/javascript">
        DOCUMENTATION_OPTIONS.PAGENAME = 'api-reference/system/ulp_macros';
        DOCUMENTATION_OPTIONS.PROJECT_SLUG = 'esp-idf';
        DOCUMENTATION_OPTIONS.LATEST_BRANCH_NAME = 'master';
        DOCUMENTATION_OPTIONS.VERSIONS_URL = 'https://dl.espressif.com/dl/esp-idf/idf_versions.js';
        DOCUMENTATION_OPTIONS.LANGUAGES = ["en", "zh_CN"];
        DOCUMENTATION_OPTIONS.IDF_TARGET = 'esp32';
        DOCUMENTATION_OPTIONS.HAS_IDF_TARGETS = ["esp32", "esp32s2", "esp32s3", "esp32c3", "esp32c2", "esp32c5", "esp32c6", "esp32p4"]
        DOCUMENTATION_OPTIONS.RELEASE = 'v5.4.2';
        DOCUMENTATION_OPTIONS.LANGUAGE_URL = 'en';

    </script>

    <script type="text/javascript" src="https://dl.espressif.com/dl/esp-idf/idf_versions.js"></script>
    <link rel="author" title="About these documents" href="../../about.html" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Watchdogs" href="wdts.html" />
    <link rel="prev" title="ESP32 ULP Coprocessor Instruction Set" href="ulp_instruction_set.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            ESP-IDF Programming Guide
              <img src="../../_static/espressif-logo.svg" class="logo" alt="Logo"/>
          </a>

          
            <div class="selectors">
              <select id="target-select" style="width: 150px;" hidden>
                <option value="" disabled selected>Choose target...</option>
              </select>
            </div>
          

          <div class="selectors">
            <select id="version-select" style="width: 150px;" hidden>
              <option value="" disabled selected>Choose version...</option>
            </select>
          </div>

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../get-started/index.html">Get Started</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">API Reference</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../api-conventions.html">API Conventions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../protocols/index.html">Application Protocols</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bluetooth/index.html">Bluetooth® API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../error-codes.html">Error Codes Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="../network/index.html">Networking APIs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../peripherals/index.html">Peripherals API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kconfig.html">Project Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../provisioning/index.html">Provisioning API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../storage/index.html">Storage API</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">System API</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="app_image_format.html">App Image Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="bootloader_image_format.html">Bootloader Image Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="app_trace.html">Application Level Tracing</a></li>
<li class="toctree-l3"><a class="reference internal" href="esp_function_with_shared_stack.html">Call Function with External Stack</a></li>
<li class="toctree-l3"><a class="reference internal" href="chip_revision.html">Chip Revision</a></li>
<li class="toctree-l3"><a class="reference internal" href="console.html">Console</a></li>
<li class="toctree-l3"><a class="reference internal" href="efuse.html">eFuse Manager</a></li>
<li class="toctree-l3"><a class="reference internal" href="esp_err.html">Error Code and Helper Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="esp_https_ota.html">ESP HTTPS OTA</a></li>
<li class="toctree-l3"><a class="reference internal" href="esp_event.html">Event Loop Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="freertos.html">FreeRTOS Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="freertos_idf.html">FreeRTOS (IDF)</a></li>
<li class="toctree-l3"><a class="reference internal" href="freertos_additions.html">FreeRTOS (Supplemental Features)</a></li>
<li class="toctree-l3"><a class="reference internal" href="mem_alloc.html">Heap Memory Allocation</a></li>
<li class="toctree-l3"><a class="reference internal" href="mm.html">Memory Management for MMU Supported Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="heap_debug.html">Heap Memory Debugging</a></li>
<li class="toctree-l3"><a class="reference internal" href="esp_timer.html">ESP Timer (High Resolution Timer)</a></li>
<li class="toctree-l3"><a class="reference internal" href="internal-unstable.html">Internal and Unstable APIs</a></li>
<li class="toctree-l3"><a class="reference internal" href="ipc.html">Inter-Processor Call (IPC)</a></li>
<li class="toctree-l3"><a class="reference internal" href="intr_alloc.html">Interrupt Allocation</a></li>
<li class="toctree-l3"><a class="reference internal" href="log.html">Logging library</a></li>
<li class="toctree-l3"><a class="reference internal" href="misc_system_api.html">Miscellaneous System APIs</a></li>
<li class="toctree-l3"><a class="reference internal" href="ota.html">Over The Air Updates (OTA)</a></li>
<li class="toctree-l3"><a class="reference internal" href="perfmon.html">Performance Monitor</a></li>
<li class="toctree-l3"><a class="reference internal" href="power_management.html">Power Management</a></li>
<li class="toctree-l3"><a class="reference internal" href="pthread.html">POSIX Support (Including POSIX Threads Support)</a></li>
<li class="toctree-l3"><a class="reference internal" href="random.html">Random Number Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="sleep_modes.html">Sleep Modes</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_caps.html">SoC Capabilities</a></li>
<li class="toctree-l3"><a class="reference internal" href="system_time.html">System Time</a></li>
<li class="toctree-l3"><a class="reference internal" href="himem.html">Himem</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="ulp.html">ULP Coprocessor Programming</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="ulp.html#installing-the-toolchain">Installing the Toolchain</a></li>
<li class="toctree-l4 current"><a class="reference internal" href="ulp.html#programming-ulp-fsm">Programming ULP FSM</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#compiling-the-ulp-code">Compiling the ULP Code</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#accessing-the-ulp-fsm-program-variables">Accessing the ULP FSM Program Variables</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#starting-the-ulp-fsm-program">Starting the ULP FSM Program</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#esp32-ulp-program-flow">ESP32 ULP Program Flow</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#application-examples">Application Examples</a></li>
<li class="toctree-l4"><a class="reference internal" href="ulp.html#api-reference">API Reference</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="wdts.html">Watchdogs</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../hw-reference/index.html">Hardware Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../api-guides/index.html">API Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../security/index.html">Security Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../migration-guides/index.html">Migration Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../libraries-and-frameworks/index.html">Libraries and Frameworks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../contribute/index.html">Contributions Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../versions.html">ESP-IDF Versions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../resources.html">Resources</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../COPYRIGHT.html">Copyrights and Licenses</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../about.html">About</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../languages.html">Switch Between Languages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">ESP-IDF Programming Guide</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="index.html">System API</a></li>
          <li class="breadcrumb-item"><a href="ulp.html">ULP Coprocessor Programming</a></li>
      <li class="breadcrumb-item active">Programming ULP FSM Coprocessor Using C Macros (Legacy)</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/espressif/esp-idf/blob/v5.4.2/docs/en/api-reference/system/ulp_macros.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="programming-ulp-fsm-coprocessor-using-c-macros-legacy">
<h1>Programming ULP FSM Coprocessor Using C Macros (Legacy)<a class="headerlink" href="#programming-ulp-fsm-coprocessor-using-c-macros-legacy" title="Permalink to this heading"></a></h1>
<p><a class="reference external" href="../../../../../zh_CN/v5.4.2/esp32/api-reference/system/ulp_macros.html">[中文]</a></p>
<p>In addition to the existing binutils port for the ESP32 ULP coprocessor, it is possible to generate programs for the ULP FSM coprocessor by embedding assembly-like macros into an ESP32 application. Here is an example how this can be done:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">const</span> <span class="n">ulp_insn_t</span> <span class="n">program</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="n">I_MOVI</span><span class="p">(</span><span class="n">R3</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>         <span class="o">//</span> <span class="n">R3</span> <span class="o">&lt;-</span> <span class="mi">16</span>
    <span class="n">I_LD</span><span class="p">(</span><span class="n">R0</span><span class="p">,</span> <span class="n">R3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R0</span> <span class="o">&lt;-</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R3</span> <span class="o">+</span> <span class="mi">0</span><span class="p">]</span>
    <span class="n">I_LD</span><span class="p">(</span><span class="n">R1</span><span class="p">,</span> <span class="n">R3</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R1</span> <span class="o">&lt;-</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R3</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span>
    <span class="n">I_ADDR</span><span class="p">(</span><span class="n">R2</span><span class="p">,</span> <span class="n">R0</span><span class="p">,</span> <span class="n">R1</span><span class="p">),</span>     <span class="o">//</span> <span class="n">R2</span> <span class="o">&lt;-</span> <span class="n">R0</span> <span class="o">+</span> <span class="n">R1</span>
    <span class="n">I_ST</span><span class="p">(</span><span class="n">R2</span><span class="p">,</span> <span class="n">R3</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R2</span> <span class="o">-&gt;</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R2</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span>
    <span class="n">I_HALT</span><span class="p">()</span>
<span class="p">};</span>
<span class="n">size_t</span> <span class="n">load_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="n">size_t</span> <span class="n">size</span> <span class="o">=</span> <span class="n">sizeof</span><span class="p">(</span><span class="n">program</span><span class="p">)</span><span class="o">/</span><span class="n">sizeof</span><span class="p">(</span><span class="n">ulp_insn_t</span><span class="p">);</span>
<span class="n">ulp_process_macros_and_load</span><span class="p">(</span><span class="n">load_addr</span><span class="p">,</span> <span class="n">program</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
<span class="n">ulp_run</span><span class="p">(</span><span class="n">load_addr</span><span class="p">);</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">program</span></code> array is an array of <code class="docutils literal notranslate"><span class="pre">ulp_insn_t</span></code>, i.e., ULP coprocessor instructions. Each <code class="docutils literal notranslate"><span class="pre">I_XXX</span></code> preprocessor define translates into a single 32-bit instruction. Arguments of these preprocessor defines can be register numbers (<code class="docutils literal notranslate"><span class="pre">R0</span> <span class="pre">—</span> <span class="pre">R3</span></code>) and literal constants. See the API reference section at the end of this guide for descriptions of instructions and arguments they take.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Because some of the instruction macros expand to inline function calls, defining such array in global scope will cause the compiler to produce an &quot;initializer element is not constant&quot; error. To fix this error, move the definition of instructions array into local scope.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Load, store and move instructions use <strong>addresses expressed in 32-bit words</strong>. Address 0 corresponds to the first word of <code class="docutils literal notranslate"><span class="pre">RTC_SLOW_MEM</span></code>.
This is different from how address arguments are handled in assembly code of the same instructions. See the section <a class="reference internal" href="ulp_instruction_set.html#ulp-fsm-addressing"><span class="std std-ref">Note About Addressing</span></a> for more details for reference.</p>
</div>
<p>To generate branch instructions, special <code class="docutils literal notranslate"><span class="pre">M_</span></code> preprocessor defines are used. <code class="docutils literal notranslate"><span class="pre">M_LABEL</span></code> define can be used to define a branch target. Label identifier is a 16-bit integer. <code class="docutils literal notranslate"><span class="pre">M_Bxxx</span></code> defines can be used to generate branch instructions with target set to a particular label.</p>
<p>Implementation note: these <code class="docutils literal notranslate"><span class="pre">M_</span></code> preprocessor defines will be translated into two ulp_insn_t values: one is a token value which contains label number, and the other is the actual instruction. <code class="docutils literal notranslate"><span class="pre">ulp_process_macros_and_load</span></code> function resolves the label number to the address, modifies the branch instruction to use the correct address, and removes the extra <code class="docutils literal notranslate"><span class="pre">ulp_insn_t</span></code> token which contains the label number.</p>
<p>Here is an example of using labels and branches:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">const</span> <span class="n">ulp_insn_t</span> <span class="n">program</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="n">I_MOVI</span><span class="p">(</span><span class="n">R0</span><span class="p">,</span> <span class="mi">34</span><span class="p">),</span>         <span class="o">//</span> <span class="n">R0</span> <span class="o">&lt;-</span> <span class="mi">34</span>
    <span class="n">M_LABEL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>             <span class="o">//</span> <span class="n">label_1</span>
    <span class="n">I_MOVI</span><span class="p">(</span><span class="n">R1</span><span class="p">,</span> <span class="mi">32</span><span class="p">),</span>         <span class="o">//</span> <span class="n">R1</span> <span class="o">&lt;-</span> <span class="mi">32</span>
    <span class="n">I_LD</span><span class="p">(</span><span class="n">R1</span><span class="p">,</span> <span class="n">R1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R1</span> <span class="o">&lt;-</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R1</span><span class="p">]</span>
    <span class="n">I_MOVI</span><span class="p">(</span><span class="n">R2</span><span class="p">,</span> <span class="mi">33</span><span class="p">),</span>         <span class="o">//</span> <span class="n">R2</span> <span class="o">&lt;-</span> <span class="mi">33</span>
    <span class="n">I_LD</span><span class="p">(</span><span class="n">R2</span><span class="p">,</span> <span class="n">R2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R2</span> <span class="o">&lt;-</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R2</span><span class="p">]</span>
    <span class="n">I_SUBR</span><span class="p">(</span><span class="n">R3</span><span class="p">,</span> <span class="n">R1</span><span class="p">,</span> <span class="n">R2</span><span class="p">),</span>     <span class="o">//</span> <span class="n">R3</span> <span class="o">&lt;-</span> <span class="n">R1</span> <span class="o">-</span> <span class="n">R2</span>
    <span class="n">I_ST</span><span class="p">(</span><span class="n">R3</span><span class="p">,</span> <span class="n">R0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>        <span class="o">//</span> <span class="n">R3</span> <span class="o">-&gt;</span> <span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="n">R0</span> <span class="o">+</span> <span class="mi">0</span><span class="p">]</span>
    <span class="n">I_ADDI</span><span class="p">(</span><span class="n">R0</span><span class="p">,</span> <span class="n">R0</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>      <span class="o">//</span> <span class="n">R0</span><span class="o">++</span>
    <span class="n">M_BL</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">64</span><span class="p">),</span>            <span class="o">//</span> <span class="k">if</span> <span class="p">(</span><span class="n">R0</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span> <span class="n">goto</span> <span class="n">label_1</span>
    <span class="n">I_HALT</span><span class="p">(),</span>
<span class="p">};</span>
<span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
<span class="n">RTC_SLOW_MEM</span><span class="p">[</span><span class="mi">33</span><span class="p">]</span> <span class="o">=</span> <span class="mi">18</span><span class="p">;</span>
<span class="n">size_t</span> <span class="n">load_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="n">size_t</span> <span class="n">size</span> <span class="o">=</span> <span class="n">sizeof</span><span class="p">(</span><span class="n">program</span><span class="p">)</span><span class="o">/</span><span class="n">sizeof</span><span class="p">(</span><span class="n">ulp_insn_t</span><span class="p">);</span>
<span class="n">ulp_process_macros_and_load</span><span class="p">(</span><span class="n">load_addr</span><span class="p">,</span> <span class="n">program</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
<span class="n">ulp_run</span><span class="p">(</span><span class="n">load_addr</span><span class="p">);</span>
</pre></div>
</div>
<section id="api-reference">
<h2>API Reference<a class="headerlink" href="#api-reference" title="Permalink to this heading"></a></h2>
<section id="header-file">
<h3>Header File<a class="headerlink" href="#header-file" title="Permalink to this heading"></a></h3>
<ul>
<li><p><a class="reference external" href="https://github.com/espressif/esp-idf/blob/v5.4.2/components/ulp/ulp_fsm/include/esp32/ulp.h">components/ulp/ulp_fsm/include/esp32/ulp.h</a></p></li>
<li><p>This header file can be included with:</p>
<blockquote>
<div><div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cp">#include</span><span class="w"> </span><span class="cpf">&quot;ulp.h&quot;</span>
</pre></div>
</div>
</div></blockquote>
</li>
<li><p>This header file is a part of the API provided by the <code class="docutils literal notranslate"><span class="pre">ulp</span></code> component. To declare that your component depends on <code class="docutils literal notranslate"><span class="pre">ulp</span></code>, add the following to your CMakeLists.txt:</p>
<blockquote>
<div><div class="highlight-none notranslate"><div class="highlight"><pre><span></span>REQUIRES ulp
</pre></div>
</div>
<p>or</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>PRIV_REQUIRES ulp
</pre></div>
</div>
</div></blockquote>
</li>
</ul>
</section>
<section id="functions">
<h3>Functions<a class="headerlink" href="#functions" title="Permalink to this heading"></a></h3>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425SOC_REG_TO_ULP_PERIPH_SEL8uint32_t">
<span id="_CPPv325SOC_REG_TO_ULP_PERIPH_SEL8uint32_t"></span><span id="_CPPv225SOC_REG_TO_ULP_PERIPH_SEL8uint32_t"></span><span id="SOC_REG_TO_ULP_PERIPH_SEL__uint32_t"></span><span class="target" id="ulp_8h_1aef13a419d53329123ceacfd95ab589f3"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SOC_REG_TO_ULP_PERIPH_SEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425SOC_REG_TO_ULP_PERIPH_SEL8uint32_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Map SoC peripheral register to periph_sel field of RD_REG and WR_REG instructions.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>reg</strong> -- peripheral register in RTC_CNTL_, RTC_IO_, SENS_, RTC_I2C peripherals. </p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>periph_sel value for the peripheral to which this register belongs. </p>
</dd>
</dl>
</dd></dl>

</section>
<section id="unions">
<h3>Unions<a class="headerlink" href="#unions" title="Permalink to this heading"></a></h3>
<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv48ulp_insn">
<span id="_CPPv38ulp_insn"></span><span id="_CPPv28ulp_insn"></span><span class="target" id="unionulp__insn"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ulp_insn</span></span></span><a class="headerlink" href="#_CPPv48ulp_insn" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;ulp.h&gt;</em></div>
<p>Instruction format structure. </p>
<p>All ULP instructions are 32 bit long. This union contains field layouts used by all of the supported instructions. This union also includes a special &quot;macro&quot; instruction layout. This is not a real instruction which can be executed by the CPU. It acts as a token which is removed from the program by the ulp_process_macros_and_load function.</p>
<p>These structures are not intended to be used directly. Preprocessor definitions provided below fill the fields of these structure with the right arguments. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6cyclesE">
<span id="_CPPv3N8ulp_insn6cyclesE"></span><span id="_CPPv2N8ulp_insn6cyclesE"></span><span id="ulp_insn::cycles__uint32_t"></span><span class="target" id="unionulp__insn_1a28c09b74e4c3038f02a92cf38dcb74a1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">cycles</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6cyclesE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of cycles to sleep</p>
<p>TBD, cycles used for measurement </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6unusedE">
<span id="_CPPv3N8ulp_insn6unusedE"></span><span id="_CPPv2N8ulp_insn6unusedE"></span><span id="ulp_insn::unused__uint32_t"></span><span class="target" id="unionulp__insn_1a8f57d45fac6703940db8469371117526"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">unused</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6unusedE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Unused </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6opcodeE">
<span id="_CPPv3N8ulp_insn6opcodeE"></span><span id="_CPPv2N8ulp_insn6opcodeE"></span><span id="ulp_insn::opcode__uint32_t"></span><span class="target" id="unionulp__insn_1a0c7a3baa39d9aa8ba7f92abd80dac4ab"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">opcode</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6opcodeE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Opcode (OPCODE_DELAY)</p>
<p>Opcode (OPCODE_ST)</p>
<p>Opcode (OPCODE_LD)</p>
<p>Opcode (OPCODE_HALT)</p>
<p>Opcode (OPCODE_BRANCH)</p>
<p>Opcode (OPCODE_ALU)</p>
<p>Opcode (OPCODE_WR_REG)</p>
<p>Opcode (OPCODE_RD_REG)</p>
<p>Opcode (OPCODE_ADC)</p>
<p>Opcode (OPCODE_TSENS)</p>
<p>Opcode (OPCODE_I2C)</p>
<p>Opcode (OPCODE_END)</p>
<p>Opcode (OPCODE_MACRO) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn5delayE">
<span id="_CPPv3N8ulp_insn5delayE"></span><span id="_CPPv2N8ulp_insn5delayE"></span><span id="ulp_insn::delay__ulp_insn"></span><span class="target" id="unionulp__insn_1a9c9493dfc61cf43577fa09149ff0e06d"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">delay</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn5delayE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of DELAY instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4dregE">
<span id="_CPPv3N8ulp_insn4dregE"></span><span id="_CPPv2N8ulp_insn4dregE"></span><span id="ulp_insn::dreg__uint32_t"></span><span class="target" id="unionulp__insn_1a31ebac329cd6eae35b02deec758225d4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dreg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4dregE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Register which contains data to store</p>
<p>Register where the data should be loaded to</p>
<p>Register which contains target PC, expressed in words (used if .reg == 1)</p>
<p>Destination register</p>
<p>Register where to store ADC result</p>
<p>Register where to store temperature measurement result</p>
<p>Destination register (for SUB_OPCODE_MACRO_LABELPC) &gt; </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4sregE">
<span id="_CPPv3N8ulp_insn4sregE"></span><span id="_CPPv2N8ulp_insn4sregE"></span><span id="ulp_insn::sreg__uint32_t"></span><span class="target" id="unionulp__insn_1ad5aaed1e81d3fb7c9dbea065d6174d51"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sreg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4sregE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Register which contains address in RTC memory (expressed in words)</p>
<p>Register with operand A </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7unused1E">
<span id="_CPPv3N8ulp_insn7unused1E"></span><span id="_CPPv2N8ulp_insn7unused1E"></span><span id="ulp_insn::unused1__uint32_t"></span><span class="target" id="unionulp__insn_1a92c7941f663f211ea54f1b20834c77a8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">unused1</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7unused1E" title="Permalink to this definition"></a><br /></dt>
<dd><p>Unused </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6offsetE">
<span id="_CPPv3N8ulp_insn6offsetE"></span><span id="_CPPv2N8ulp_insn6offsetE"></span><span id="ulp_insn::offset__uint32_t"></span><span class="target" id="unionulp__insn_1a488c12f19bf5f81c55f1c8ac00fdc28e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">offset</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6offsetE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Offset to add to sreg</p>
<p>Absolute value of target PC offset w.r.t. current PC, expressed in words </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7unused2E">
<span id="_CPPv3N8ulp_insn7unused2E"></span><span id="_CPPv2N8ulp_insn7unused2E"></span><span id="ulp_insn::unused2__uint32_t"></span><span class="target" id="unionulp__insn_1ae0fc03d0aecfec3d1b2ddb5b316155fc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">unused2</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7unused2E" title="Permalink to this definition"></a><br /></dt>
<dd><p>Unused </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn10sub_opcodeE">
<span id="_CPPv3N8ulp_insn10sub_opcodeE"></span><span id="_CPPv2N8ulp_insn10sub_opcodeE"></span><span id="ulp_insn::sub_opcode__uint32_t"></span><span class="target" id="unionulp__insn_1a369e1d1a2eb8b1d97960d5f1f6a2d41c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sub_opcode</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn10sub_opcodeE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Sub opcode (SUB_OPCODE_ST)</p>
<p>Sub opcode (SUB_OPCODE_BX)</p>
<p>Sub opcode (SUB_OPCODE_B)</p>
<p>Sub opcode (SUB_OPCODE_BS)</p>
<p>Sub opcode (SUB_OPCODE_ALU_REG)</p>
<p>Sub opcode (SUB_OPCODE_ALU_CNT)</p>
<p>Sub opcode (SUB_OPCODE_ALU_IMM)</p>
<p>Sub opcode (SUB_OPCODE_WAKEUP)</p>
<p>Sub opcode (SUB_OPCODE_SLEEP)</p>
<p>SUB_OPCODE_MACRO_LABEL or SUB_OPCODE_MACRO_BRANCH or SUB_OPCODE_MACRO_LABELPC </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn2stE">
<span id="_CPPv3N8ulp_insn2stE"></span><span id="_CPPv2N8ulp_insn2stE"></span><span id="ulp_insn::st__ulp_insn"></span><span class="target" id="unionulp__insn_1add2918f31f40570f253d7835f9d13e26"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">st</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn2stE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of ST instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn2ldE">
<span id="_CPPv3N8ulp_insn2ldE"></span><span id="_CPPv2N8ulp_insn2ldE"></span><span id="ulp_insn::ld__ulp_insn"></span><span class="target" id="unionulp__insn_1ac7a82065be0e2279c4474265d8618377"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ld</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn2ldE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of LD instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4haltE">
<span id="_CPPv3N8ulp_insn4haltE"></span><span id="_CPPv2N8ulp_insn4haltE"></span><span id="ulp_insn::halt__ulp_insn"></span><span class="target" id="unionulp__insn_1a8bb42c6e5b9b06ceb7d016e81ddefcad"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">halt</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4haltE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of HALT instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4addrE">
<span id="_CPPv3N8ulp_insn4addrE"></span><span id="_CPPv2N8ulp_insn4addrE"></span><span id="ulp_insn::addr__uint32_t"></span><span class="target" id="unionulp__insn_1ada6b552b64c28f9da27477cd90f184fa"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">addr</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4addrE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Target PC, expressed in words (used if .reg == 0)</p>
<p>Address within either RTC_CNTL, RTC_IO, or SARADC </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3regE">
<span id="_CPPv3N8ulp_insn3regE"></span><span id="_CPPv2N8ulp_insn3regE"></span><span id="ulp_insn::reg__uint32_t"></span><span class="target" id="unionulp__insn_1afb14e07db4e88c4d20e508311ad4b694"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3regE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Target PC in register (1) or immediate (0) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4typeE">
<span id="_CPPv3N8ulp_insn4typeE"></span><span id="_CPPv2N8ulp_insn4typeE"></span><span id="ulp_insn::type__uint32_t"></span><span class="target" id="unionulp__insn_1ae66f5a47a993f2a322d719e69286f1b0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">type</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4typeE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Jump condition (BX_JUMP_TYPE_xxx) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn2bxE">
<span id="_CPPv3N8ulp_insn2bxE"></span><span id="_CPPv2N8ulp_insn2bxE"></span><span id="ulp_insn::bx__ulp_insn"></span><span class="target" id="unionulp__insn_1acff021711e70fcff020e5e461b632512"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">bx</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn2bxE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of BRANCH instruction (absolute address) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3immE">
<span id="_CPPv3N8ulp_insn3immE"></span><span id="_CPPv2N8ulp_insn3immE"></span><span id="ulp_insn::imm__uint32_t"></span><span class="target" id="unionulp__insn_1a1f05d4f973f892fb0dd3c83e5829f31a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">imm</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3immE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Immediate value to compare against</p>
<p>Immediate value of operand</p>
<p>Immediate value of operand B </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3cmpE">
<span id="_CPPv3N8ulp_insn3cmpE"></span><span id="_CPPv2N8ulp_insn3cmpE"></span><span id="ulp_insn::cmp__uint32_t"></span><span class="target" id="unionulp__insn_1abc4f6dda2775a5e035a6755830c60b2c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">cmp</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3cmpE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Comparison to perform: B_CMP_L or B_CMP_GE</p>
<p>Comparison to perform: JUMPS_LT, JUMPS_GE or JUMPS_LE </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4signE">
<span id="_CPPv3N8ulp_insn4signE"></span><span id="_CPPv2N8ulp_insn4signE"></span><span id="ulp_insn::sign__uint32_t"></span><span class="target" id="unionulp__insn_1ab6bccc8e4ea93a94a9f1787ee62d3be5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sign</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4signE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Sign of target PC offset: 0: positive, 1: negative </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn1bE">
<span id="_CPPv3N8ulp_insn1bE"></span><span id="_CPPv2N8ulp_insn1bE"></span><span id="ulp_insn::b__ulp_insn"></span><span class="target" id="unionulp__insn_1a7c8fb5b4399fdc3febf9b27c6fe851b3"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn1bE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of BRANCH instruction (relative address, conditional on R0) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn2bsE">
<span id="_CPPv3N8ulp_insn2bsE"></span><span id="_CPPv2N8ulp_insn2bsE"></span><span id="ulp_insn::bs__ulp_insn"></span><span class="target" id="unionulp__insn_1a8ac3cf0ca61c34930ed8c11a626f67fa"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">bs</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn2bsE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of BRANCH instruction (relative address, conditional on the stage counter) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4tregE">
<span id="_CPPv3N8ulp_insn4tregE"></span><span id="_CPPv2N8ulp_insn4tregE"></span><span id="ulp_insn::treg__uint32_t"></span><span class="target" id="unionulp__insn_1a92304d4fe8e19f1d8c51bec0482a7e0e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">treg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4tregE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Register with operand B </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3selE">
<span id="_CPPv3N8ulp_insn3selE"></span><span id="_CPPv2N8ulp_insn3selE"></span><span id="ulp_insn::sel__uint32_t"></span><span class="target" id="unionulp__insn_1ab41a2f6040c25efcee34af690bf2bb96"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sel</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3selE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Operation to perform, one of ALU_SEL_xxx</p>
<p>Operation to perform, one of ALU_SEL_Sxxx </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7alu_regE">
<span id="_CPPv3N8ulp_insn7alu_regE"></span><span id="_CPPv2N8ulp_insn7alu_regE"></span><span id="ulp_insn::alu_reg__ulp_insn"></span><span class="target" id="unionulp__insn_1a3b21ff316a59402f7269ad81cce633a0"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">alu_reg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7alu_regE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of ALU instruction (both sources are registers) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn9alu_reg_sE">
<span id="_CPPv3N8ulp_insn9alu_reg_sE"></span><span id="_CPPv2N8ulp_insn9alu_reg_sE"></span><span id="ulp_insn::alu_reg_s__ulp_insn"></span><span class="target" id="unionulp__insn_1aeed7944f4e56c755debc64132f8686dd"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">alu_reg_s</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn9alu_reg_sE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of ALU instruction (stage counter and an immediate) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7alu_immE">
<span id="_CPPv3N8ulp_insn7alu_immE"></span><span id="_CPPv2N8ulp_insn7alu_immE"></span><span id="ulp_insn::alu_imm__ulp_insn"></span><span class="target" id="unionulp__insn_1a6da40128f0ced99e451daee7a912698a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">alu_imm</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7alu_immE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of ALU instruction (one source is an immediate) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn10periph_selE">
<span id="_CPPv3N8ulp_insn10periph_selE"></span><span id="_CPPv2N8ulp_insn10periph_selE"></span><span id="ulp_insn::periph_sel__uint32_t"></span><span class="target" id="unionulp__insn_1a961d251c5fb45e33a8817c4a38416314"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">periph_sel</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn10periph_selE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Select peripheral: RTC_CNTL (0), RTC_IO(1), SARADC(2) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4dataE">
<span id="_CPPv3N8ulp_insn4dataE"></span><span id="_CPPv2N8ulp_insn4dataE"></span><span id="ulp_insn::data__uint32_t"></span><span class="target" id="unionulp__insn_1ac29b4c8ed2eaeeeb1eae1d5d664be482"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">data</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4dataE" title="Permalink to this definition"></a><br /></dt>
<dd><p>8 bits of data to write</p>
<p>8 bits of data for write operation </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3lowE">
<span id="_CPPv3N8ulp_insn3lowE"></span><span id="_CPPv2N8ulp_insn3lowE"></span><span id="ulp_insn::low__uint32_t"></span><span class="target" id="unionulp__insn_1ae710994c4cc838a9363d08bfc72e0e44"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">low</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3lowE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Low bit </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn4highE">
<span id="_CPPv3N8ulp_insn4highE"></span><span id="_CPPv2N8ulp_insn4highE"></span><span id="ulp_insn::high__uint32_t"></span><span class="target" id="unionulp__insn_1ae31e0ab215038c9a7d3bc554015b25ce"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">high</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn4highE" title="Permalink to this definition"></a><br /></dt>
<dd><p>High bit </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6wr_regE">
<span id="_CPPv3N8ulp_insn6wr_regE"></span><span id="_CPPv2N8ulp_insn6wr_regE"></span><span id="ulp_insn::wr_reg__ulp_insn"></span><span class="target" id="unionulp__insn_1a39c176628fc8f00b2380dd80426f2dfa"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wr_reg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6wr_regE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of WR_REG instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6rd_regE">
<span id="_CPPv3N8ulp_insn6rd_regE"></span><span id="_CPPv2N8ulp_insn6rd_regE"></span><span id="ulp_insn::rd_reg__ulp_insn"></span><span class="target" id="unionulp__insn_1a756a2847f03405d026986f10d8645cd2"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">rd_reg</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6rd_regE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of RD_REG instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3muxE">
<span id="_CPPv3N8ulp_insn3muxE"></span><span id="_CPPv2N8ulp_insn3muxE"></span><span id="ulp_insn::mux__uint32_t"></span><span class="target" id="unionulp__insn_1a2ad1b1f33eaefd3760a9f1b0a87e16f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mux</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3muxE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Select SARADC pad (mux + 1) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7sar_selE">
<span id="_CPPv3N8ulp_insn7sar_selE"></span><span id="_CPPv2N8ulp_insn7sar_selE"></span><span id="ulp_insn::sar_sel__uint32_t"></span><span class="target" id="unionulp__insn_1a59cd31bee98c1146c77f9ae888c6c9e7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sar_sel</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7sar_selE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Select SARADC0 (0) or SARADC1 (1) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3adcE">
<span id="_CPPv3N8ulp_insn3adcE"></span><span id="_CPPv2N8ulp_insn3adcE"></span><span id="ulp_insn::adc__ulp_insn"></span><span class="target" id="unionulp__insn_1a6d606d4ba7e48d72f6fbbb7caac44662"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">adc</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3adcE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of ADC instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn10wait_delayE">
<span id="_CPPv3N8ulp_insn10wait_delayE"></span><span id="_CPPv2N8ulp_insn10wait_delayE"></span><span id="ulp_insn::wait_delay__uint32_t"></span><span class="target" id="unionulp__insn_1a5c233f5ce618a12e8c698550987c49a0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wait_delay</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn10wait_delayE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Cycles to wait after measurement is done </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn8reservedE">
<span id="_CPPv3N8ulp_insn8reservedE"></span><span id="_CPPv2N8ulp_insn8reservedE"></span><span id="ulp_insn::reserved__uint32_t"></span><span class="target" id="unionulp__insn_1a0fea8f7d3947872af222bbd39425889a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn8reservedE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Reserved, set to 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn5tsensE">
<span id="_CPPv3N8ulp_insn5tsensE"></span><span id="_CPPv2N8ulp_insn5tsensE"></span><span id="ulp_insn::tsens__ulp_insn"></span><span class="target" id="unionulp__insn_1af3a5139303505e9d2364da90ba13fd79"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tsens</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn5tsensE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of TSENS instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn8i2c_addrE">
<span id="_CPPv3N8ulp_insn8i2c_addrE"></span><span id="_CPPv2N8ulp_insn8i2c_addrE"></span><span id="ulp_insn::i2c_addr__uint32_t"></span><span class="target" id="unionulp__insn_1a05470edd71f5a9c86de98ce552560922"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">i2c_addr</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn8i2c_addrE" title="Permalink to this definition"></a><br /></dt>
<dd><p>I2C slave address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn8low_bitsE">
<span id="_CPPv3N8ulp_insn8low_bitsE"></span><span id="_CPPv2N8ulp_insn8low_bitsE"></span><span id="ulp_insn::low_bits__uint32_t"></span><span class="target" id="unionulp__insn_1a05e0a650c85889cf0b6ce0db4cd7b0be"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">low_bits</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn8low_bitsE" title="Permalink to this definition"></a><br /></dt>
<dd><p>low bit of range for write operation (lower bits are masked) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn9high_bitsE">
<span id="_CPPv3N8ulp_insn9high_bitsE"></span><span id="_CPPv2N8ulp_insn9high_bitsE"></span><span id="ulp_insn::high_bits__uint32_t"></span><span class="target" id="unionulp__insn_1a12d72c43d3ff04bb49985be93b1b6c79"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">high_bits</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn9high_bitsE" title="Permalink to this definition"></a><br /></dt>
<dd><p>high bit of range for write operation (higher bits are masked) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn7i2c_selE">
<span id="_CPPv3N8ulp_insn7i2c_selE"></span><span id="_CPPv2N8ulp_insn7i2c_selE"></span><span id="ulp_insn::i2c_sel__uint32_t"></span><span class="target" id="unionulp__insn_1a6e0a845e48ef5189480c9e2f99f33d0c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">i2c_sel</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn7i2c_selE" title="Permalink to this definition"></a><br /></dt>
<dd><p>index of slave address register [7:0] </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn2rwE">
<span id="_CPPv3N8ulp_insn2rwE"></span><span id="_CPPv2N8ulp_insn2rwE"></span><span id="ulp_insn::rw__uint32_t"></span><span class="target" id="unionulp__insn_1ac220fa4120e3ec1ad3751268af69fac9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">rw</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn2rwE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write (1) or read (0) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3i2cE">
<span id="_CPPv3N8ulp_insn3i2cE"></span><span id="_CPPv2N8ulp_insn3i2cE"></span><span id="ulp_insn::i2c__ulp_insn"></span><span class="target" id="unionulp__insn_1aa203cf901e43354916522130c02514fe"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">i2c</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3i2cE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of I2C instruction </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn6wakeupE">
<span id="_CPPv3N8ulp_insn6wakeupE"></span><span id="_CPPv2N8ulp_insn6wakeupE"></span><span id="ulp_insn::wakeup__uint32_t"></span><span class="target" id="unionulp__insn_1a770d04038e38b28632b85191f63dcb61"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wakeup</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn6wakeupE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Set to 1 to wake up chip </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn3endE">
<span id="_CPPv3N8ulp_insn3endE"></span><span id="_CPPv2N8ulp_insn3endE"></span><span id="ulp_insn::end__ulp_insn"></span><span class="target" id="unionulp__insn_1af01ca7a6ca41a74e48eb6b151aa009d9"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">end</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn3endE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of END instruction with wakeup </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn9cycle_selE">
<span id="_CPPv3N8ulp_insn9cycle_selE"></span><span id="_CPPv2N8ulp_insn9cycle_selE"></span><span id="ulp_insn::cycle_sel__uint32_t"></span><span class="target" id="unionulp__insn_1afee88846e6d2f370282aa8e29fe45d19"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">cycle_sel</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn9cycle_selE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Select which one of SARADC_ULP_CP_SLEEP_CYCx_REG to get the sleep duration from </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn5sleepE">
<span id="_CPPv3N8ulp_insn5sleepE"></span><span id="_CPPv2N8ulp_insn5sleepE"></span><span id="ulp_insn::sleep__ulp_insn"></span><span class="target" id="unionulp__insn_1a783055cd4c6412ac2fba75e03b6132e5"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sleep</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn5sleepE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of END instruction with sleep </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn5labelE">
<span id="_CPPv3N8ulp_insn5labelE"></span><span id="_CPPv2N8ulp_insn5labelE"></span><span id="ulp_insn::label__uint32_t"></span><span class="target" id="unionulp__insn_1a599cf05c570c7df9f3f701ee691217b8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">label</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn5labelE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Label number </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn5macroE">
<span id="_CPPv3N8ulp_insn5macroE"></span><span id="_CPPv2N8ulp_insn5macroE"></span><span id="ulp_insn::macro__ulp_insn"></span><span class="target" id="unionulp__insn_1af4800dca3f04a9b88c5a12733c5b660a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv48ulp_insn" title="ulp_insn"><span class="n"><span class="pre">ulp_insn</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">macro</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn5macroE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Format of tokens used by MACROs </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N8ulp_insn11instructionE">
<span id="_CPPv3N8ulp_insn11instructionE"></span><span id="_CPPv2N8ulp_insn11instructionE"></span><span id="ulp_insn::instruction__uint32_t"></span><span class="target" id="unionulp__insn_1ace6f0368f4a3b7678512733029e43159"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">instruction</span></span></span><a class="headerlink" href="#_CPPv4N8ulp_insn11instructionE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Encoded instruction for ULP coprocessor </p>
</dd></dl>

</div>
</dd></dl>

</section>
<section id="macros">
<h3>Macros<a class="headerlink" href="#macros" title="Permalink to this heading"></a></h3>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_DELAY">
<span class="target" id="ulp_8h_1aa162292b60361413769d1cd0df4febf8"></span><span class="sig-name descname"><span class="n"><span class="pre">I_DELAY</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">cycles_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_DELAY" title="Permalink to this definition"></a><br /></dt>
<dd><p>Delay (nop) for a given number of cycles </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_HALT">
<span class="target" id="ulp_8h_1adac8b8d98a73d87cfb6baa2ab355d660"></span><span class="sig-name descname"><span class="n"><span class="pre">I_HALT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_HALT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Halt the coprocessor.</p>
<p>This instruction halts the coprocessor, but keeps ULP timer active. As such, ULP program will be restarted again by timer. To stop the program and prevent the timer from restarting the program, use I_END(0) instruction. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_WR_REG">
<span class="target" id="ulp_8h_1a81c02b2e901059b6191fba103f9e9a7a"></span><span class="sig-name descname"><span class="n"><span class="pre">I_WR_REG</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg</span></span>, <span class="n"><span class="pre">low_bit</span></span>, <span class="n"><span class="pre">high_bit</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_WR_REG" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write literal value to a peripheral register</p>
<p>reg[high_bit : low_bit] = val This instruction can access RTC_CNTL_, RTC_IO_, SENS_, and RTC_I2C peripheral registers. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_RD_REG">
<span class="target" id="ulp_8h_1a7dbb5d4c085a5d76bf04bf12f8a3eb18"></span><span class="sig-name descname"><span class="n"><span class="pre">I_RD_REG</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg</span></span>, <span class="n"><span class="pre">low_bit</span></span>, <span class="n"><span class="pre">high_bit</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_RD_REG" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read from peripheral register into R0</p>
<p>R0 = reg[high_bit : low_bit] This instruction can access RTC_CNTL_, RTC_IO_, SENS_, and RTC_I2C peripheral registers. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_WR_REG_BIT">
<span class="target" id="ulp_8h_1a2d1ad1d36d3d1f003f6fe6cf5a6d3a9a"></span><span class="sig-name descname"><span class="n"><span class="pre">I_WR_REG_BIT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg</span></span>, <span class="n"><span class="pre">shift</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_WR_REG_BIT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Set or clear a bit in the peripheral register.</p>
<p>Sets bit (1 &lt;&lt; shift) of register reg to value val. This instruction can access RTC_CNTL_, RTC_IO_, SENS_, and RTC_I2C peripheral registers. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_WAKE">
<span class="target" id="ulp_8h_1a6d621d3e8eff8a9f4f68cac2cdfe9fdc"></span><span class="sig-name descname"><span class="n"><span class="pre">I_WAKE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_WAKE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Wake the SoC from deep sleep.</p>
<p>This instruction initiates wake up from deep sleep. Use esp_deep_sleep_enable_ulp_wakeup to enable deep sleep wakeup triggered by the ULP before going into deep sleep. Note that ULP program will still keep running until the I_HALT instruction, and it will still be restarted by timer at regular intervals, even when the SoC is woken up.</p>
<p>To stop the ULP program, use I_HALT instruction.</p>
<p>To disable the timer which start ULP program, use I_END() instruction. I_END instruction clears the RTC_CNTL_ULP_CP_SLP_TIMER_EN_S bit of RTC_CNTL_STATE0_REG register, which controls the ULP timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_END">
<span class="target" id="ulp_8h_1a95b7b7c88ad299977c1c6593b27227b4"></span><span class="sig-name descname"><span class="n"><span class="pre">I_END</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_END" title="Permalink to this definition"></a><br /></dt>
<dd><p>Stop ULP program timer.</p>
<p>This is a convenience macro which disables the ULP program timer. Once this instruction is used, ULP program will not be restarted anymore until ulp_run function is called.</p>
<p>ULP program will continue running after this instruction. To stop the currently running program, use I_HALT(). </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_SLEEP_CYCLE_SEL">
<span class="target" id="ulp_8h_1a054261f76dcb624e803b5fa2fdc9e13e"></span><span class="sig-name descname"><span class="n"><span class="pre">I_SLEEP_CYCLE_SEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">timer_idx</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_SLEEP_CYCLE_SEL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Select the time interval used to run ULP program.</p>
<p>This instructions selects which of the SENS_SLEEP_CYCLES_Sx registers' value is used by the ULP program timer. When the ULP program stops at I_HALT instruction, ULP program timer start counting. When the counter reaches the value of the selected SENS_SLEEP_CYCLES_Sx register, ULP program start running again from the start address (passed to the ulp_run function). There are 5 SENS_SLEEP_CYCLES_Sx registers, so 0 &lt;= timer_idx &lt; 5.</p>
<p>By default, SENS_SLEEP_CYCLES_S0 register is used by the ULP program timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_TSENS">
<span class="target" id="ulp_8h_1a4d89e860d4f4ba5a96b3294f5c290884"></span><span class="sig-name descname"><span class="n"><span class="pre">I_TSENS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">delay</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_TSENS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Perform temperature sensor measurement and store it into reg_dest.</p>
<p>Delay can be set between 1 and ((1 &lt;&lt; 14) - 1). Higher values give higher measurement resolution. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ADC">
<span class="target" id="ulp_8h_1af012339a007e7927415f8b2965f48bb2"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ADC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">adc_idx</span></span>, <span class="n"><span class="pre">pad_idx</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ADC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Perform ADC measurement and store result in reg_dest.</p>
<p>adc_idx selects ADC (0 or 1). pad_idx selects ADC pad (0 - 7). </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ST">
<span class="target" id="ulp_8h_1a2b68dead397bfc47e8d7dd8abb0cda47"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ST</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_val</span></span>, <span class="n"><span class="pre">reg_addr</span></span>, <span class="n"><span class="pre">offset_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ST" title="Permalink to this definition"></a><br /></dt>
<dd><p>Store value from register reg_val into RTC memory.</p>
<p>The value is written to an offset calculated by adding value of reg_addr register and offset_ field (this offset is expressed in 32-bit words). 32 bits written to RTC memory are built as follows:<ul class="simple">
<li><p>bits [31:21] hold the PC of current instruction, expressed in 32-bit words</p></li>
<li><p>bits [20:18] = 3'b0</p></li>
<li><p>bits [17:16] reg_addr (0..3)</p></li>
<li><p>bits [15:0] are assigned the contents of reg_val</p></li>
</ul>
</p>
<p>RTC_SLOW_MEM[addr + offset_] = { insn_PC[10:0], 3'b0, reg_addr, reg_val[15:0] } </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_LD">
<span class="target" id="ulp_8h_1a396555f872b7671e4fda263350ce70cd"></span><span class="sig-name descname"><span class="n"><span class="pre">I_LD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_addr</span></span>, <span class="n"><span class="pre">offset_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_LD" title="Permalink to this definition"></a><br /></dt>
<dd><p>Load value from RTC memory into reg_dest register.</p>
<p>Loads 16 LSBs from RTC memory word given by the sum of value in reg_addr and value of offset_. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BL">
<span class="target" id="ulp_8h_1a51ad699d91190d2fdd9704424c4adea3"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">pc_offset</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch relative if R0 less than immediate value.</p>
<p>pc_offset is expressed in words, and can be from -127 to 127 imm_value is a 16-bit value to compare R0 against </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BGE">
<span class="target" id="ulp_8h_1ac513687a1d34552e4f1bc7bdccc4a409"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BGE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">pc_offset</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BGE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch relative if R0 greater or equal than immediate value.</p>
<p>pc_offset is expressed in words, and can be from -127 to 127 imm_value is a 16-bit value to compare R0 against </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXR">
<span class="target" id="ulp_8h_1acbef704f0a41d5b28a7c99edb260b4c8"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Unconditional branch to absolute PC, address in register.</p>
<p>reg_pc is the register which contains address to jump to. Address is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXI">
<span class="target" id="ulp_8h_1a461da504a830c0286a8934e639213490"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">imm_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Unconditional branch to absolute PC, immediate address.</p>
<p>Address imm_pc is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXZR">
<span class="target" id="ulp_8h_1a64738378a041f75921fbf088b5d518b4"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXZR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXZR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch to absolute PC if ALU result is zero, address in register.</p>
<p>reg_pc is the register which contains address to jump to. Address is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXZI">
<span class="target" id="ulp_8h_1a5b32641a7d1f5b98a4a2e2e44bda0886"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXZI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">imm_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXZI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch to absolute PC if ALU result is zero, immediate address.</p>
<p>Address imm_pc is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXFR">
<span class="target" id="ulp_8h_1a4ed5db61290baf957e1b8a2bf374fac7"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXFR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXFR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch to absolute PC if ALU overflow, address in register</p>
<p>reg_pc is the register which contains address to jump to. Address is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_BXFI">
<span class="target" id="ulp_8h_1a52c0df060739458a17ac0a86a606ef76"></span><span class="sig-name descname"><span class="n"><span class="pre">I_BXFI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">imm_pc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_BXFI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch to absolute PC if ALU overflow, immediate address</p>
<p>Address imm_pc is expressed in 32-bit words. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ADDR">
<span class="target" id="ulp_8h_1ab2f3d9fde68bcc40115d67fe2e6b6764"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ADDR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Addition: dest = src1 + src2 </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_SUBR">
<span class="target" id="ulp_8h_1a722af13809053a57380e47342415c0ff"></span><span class="sig-name descname"><span class="n"><span class="pre">I_SUBR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_SUBR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Subtraction: dest = src1 - src2 </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ANDR">
<span class="target" id="ulp_8h_1a129a3685c6b01e1171cca9882df6a2ee"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ANDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ANDR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical AND: dest = src1 &amp; src2 </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ORR">
<span class="target" id="ulp_8h_1a456eb162ca5e5cd1024d7110ddd24d64"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ORR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ORR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical OR: dest = src1 | src2 </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_MOVR">
<span class="target" id="ulp_8h_1a6952036268e55371354c3ad25a62670c"></span><span class="sig-name descname"><span class="n"><span class="pre">I_MOVR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_MOVR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Copy: dest = src </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_LSHR">
<span class="target" id="ulp_8h_1a6efb585fef05e7a85266d807302bc742"></span><span class="sig-name descname"><span class="n"><span class="pre">I_LSHR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">reg_shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_LSHR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical shift left: dest = src &lt;&lt; shift </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_RSHR">
<span class="target" id="ulp_8h_1a07931aa86baf81e9a14d2e3f4456c2f2"></span><span class="sig-name descname"><span class="n"><span class="pre">I_RSHR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">reg_shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_RSHR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical shift right: dest = src &gt;&gt; shift </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ADDI">
<span class="target" id="ulp_8h_1ac51e0e8461bd3725d0ea1665e9f960e1"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ADDI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ADDI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Add register and an immediate value: dest = src1 + imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_SUBI">
<span class="target" id="ulp_8h_1a53138e432731b067d955a7405d8248b3"></span><span class="sig-name descname"><span class="n"><span class="pre">I_SUBI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_SUBI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Subtract register and an immediate value: dest = src - imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ANDI">
<span class="target" id="ulp_8h_1a9fbb0ad21a3500142702c58a08b2dd87"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ANDI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ANDI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical AND register and an immediate value: dest = src &amp; imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_ORI">
<span class="target" id="ulp_8h_1a1a6109f01106f1c644fb8130876c429d"></span><span class="sig-name descname"><span class="n"><span class="pre">I_ORI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_ORI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical OR register and an immediate value: dest = src | imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_MOVI">
<span class="target" id="ulp_8h_1a660dfa206fb0554f4d0c1cae9a818632"></span><span class="sig-name descname"><span class="n"><span class="pre">I_MOVI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_MOVI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Copy an immediate value into register: dest = imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_LSHI">
<span class="target" id="ulp_8h_1a3dc64689e341de2c7be8492724b07d44"></span><span class="sig-name descname"><span class="n"><span class="pre">I_LSHI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_LSHI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical shift left register value by an immediate: dest = src &lt;&lt; imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_RSHI">
<span class="target" id="ulp_8h_1ac3dc915556f1d1be245bb78debc094cf"></span><span class="sig-name descname"><span class="n"><span class="pre">I_RSHI</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_RSHI" title="Permalink to this definition"></a><br /></dt>
<dd><p>Logical shift right register value by an immediate: dest = val &gt;&gt; imm </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_LABEL">
<span class="target" id="ulp_8h_1aecbf41f111a4360eade18b46b29d44fc"></span><span class="sig-name descname"><span class="n"><span class="pre">M_LABEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_LABEL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Define a label with number label_num.</p>
<p>This is a macro which doesn't generate a real instruction. The token generated by this macro is removed by ulp_process_macros_and_load function. Label defined using this macro can be used in branch macros defined below. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BRANCH">
<span class="target" id="ulp_8h_1a048718d087e602337b3a55b66e8de9b0"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BRANCH</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BRANCH" title="Permalink to this definition"></a><br /></dt>
<dd><p>Token macro used by M_B and M_BX macros. Not to be used directly. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_LABELPC">
<span class="target" id="ulp_8h_1ae4ce05f640558b85df4477313ae4c641"></span><span class="sig-name descname"><span class="n"><span class="pre">M_LABELPC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_LABELPC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Token macro used by M_MOVL macro. Not to be used directly. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_MOVL">
<span class="target" id="ulp_8h_1a2336f1b92d3541632a70c0a025453a77"></span><span class="sig-name descname"><span class="n"><span class="pre">M_MOVL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_MOVL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: Move the program counter at the given label into the register. This address can then be used with I_BXR, I_BXZR, I_BXFR, etc.</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BL">
<span class="target" id="ulp_8h_1aaf0152231db35e8df986078aa1d07013"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label label_num if R0 is less than immediate value.</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BGE">
<span class="target" id="ulp_8h_1a4f20572115c644a36de3876165ed4125"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BGE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BGE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label label_num if R0 is greater or equal than immediate value</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BX">
<span class="target" id="ulp_8h_1ab137b64664980281b4eaec2c3d0e109e"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BX</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: unconditional branch to label</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BXZ">
<span class="target" id="ulp_8h_1a8316da43e0785e19f692d7f8818f8724"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BXZ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BXZ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if ALU result is zero</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BXF">
<span class="target" id="ulp_8h_1aba326de9f17c47e0391ec589dad4c57b"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BXF</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BXF" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if ALU overflow</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_STAGE_INC">
<span class="target" id="ulp_8h_1affa825f6698bf54e6599a7c8b30049f3"></span><span class="sig-name descname"><span class="n"><span class="pre">I_STAGE_INC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_STAGE_INC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Increment the stage counter by immediate value </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_STAGE_DEC">
<span class="target" id="ulp_8h_1ab9ab2a2a5c4246341d36daf16b072f49"></span><span class="sig-name descname"><span class="n"><span class="pre">I_STAGE_DEC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">imm_</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_STAGE_DEC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Decrement the stage counter by immediate value </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_STAGE_RST">
<span class="target" id="ulp_8h_1ab3efadb47fb9e00bdf7c296a4895db3c"></span><span class="sig-name descname"><span class="n"><span class="pre">I_STAGE_RST</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_STAGE_RST" title="Permalink to this definition"></a><br /></dt>
<dd><p>Reset the stage counter </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BSLT">
<span class="target" id="ulp_8h_1ac98769c64bb4f9d5d412618d2883c4c7"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BSLT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BSLT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if the stage counter is less than immediate value</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BSGE">
<span class="target" id="ulp_8h_1a691d820f6f31ad9d4adc80517b9e70c4"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BSGE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BSGE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if the stage counter is greater than or equal to immediate value</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BSLE">
<span class="target" id="ulp_8h_1ac9a5b660aa1bde52db107e883fc4cb77"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BSLE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BSLE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if the stage counter is less than or equal to immediate value</p>
<p>This macro generates two ulp_insn_t values separated by a comma, and should be used when defining contents of ulp_insn_t arrays. First value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BSEQ">
<span class="target" id="ulp_8h_1a26fa9f75b0bed8d141bb85a6d39bd4c5"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BSEQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BSEQ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if the stage counter is equal to immediate value. Implemented using two JUMPS instructions: JUMPS next, imm_value, LT JUMPS label_num, imm_value, LE</p>
<p>This macro generates three ulp_insn_t values separated by commas, and should be used when defining contents of ulp_insn_t arrays. Second value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.M_BSGT">
<span class="target" id="ulp_8h_1a1423cb2e461fd2d0f99d0c592a69eaf2"></span><span class="sig-name descname"><span class="n"><span class="pre">M_BSGT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">label_num</span></span>, <span class="n"><span class="pre">imm_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.M_BSGT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro: branch to label if the stage counter is greater than immediate value. Implemented using two instructions: JUMPS next, imm_value, LE JUMPS label_num, imm_value, GE</p>
<p>This macro generates three ulp_insn_t values separated by commas, and should be used when defining contents of ulp_insn_t arrays. Second value is not a real instruction; it is a token which is removed by ulp_process_macros_and_load function. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_JUMPS">
<span class="target" id="ulp_8h_1a3ea3c3060b1bd4631b1dd1e8f75bec1a"></span><span class="sig-name descname"><span class="n"><span class="pre">I_JUMPS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">pc_offset</span></span>, <span class="n"><span class="pre">imm_value</span></span>, <span class="n"><span class="pre">comp_type</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_JUMPS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Branch relative if (stage counter [comp_type] [imm_value]) evaluates to true.</p>
<p>pc_offset is expressed in words, and can be from -127 to 127 imm_value is an 8-bit value to compare the stage counter against comp_type is the type of comparison to perform: JUMPS_LT (&lt;), JUMPS_GE (&gt;=) or JUMPS_LE (&lt;=) </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_I2C_RW">
<span class="target" id="ulp_8h_1a0d93dc916b6eabece071e5e2a1f88850"></span><span class="sig-name descname"><span class="n"><span class="pre">I_I2C_RW</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">sub_addr</span></span>, <span class="n"><span class="pre">val</span></span>, <span class="n"><span class="pre">low_bit</span></span>, <span class="n"><span class="pre">high_bit</span></span>, <span class="n"><span class="pre">slave_sel</span></span>, <span class="n"><span class="pre">rw_bit</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_I2C_RW" title="Permalink to this definition"></a><br /></dt>
<dd><p>Perform an I2C transaction with a slave device. I_I2C_READ and I_I2C_WRITE are provided for convenience, instead of using this directly.</p>
<p>Slave address (in 7-bit format) has to be set in advance into SENS_I2C_SLAVE_ADDRx register field, where x == slave_sel. For read operations, 8 bits of read result is stored into R0 register. For write operations, val will be written to sub_addr at [high_bit:low_bit]. Bits outside of this range are masked. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_I2C_READ">
<span class="target" id="ulp_8h_1a33d4505cb1c2a518657290d43a1b652b"></span><span class="sig-name descname"><span class="n"><span class="pre">I_I2C_READ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">slave_sel</span></span>, <span class="n"><span class="pre">sub_addr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_I2C_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read a byte from the sub address of an I2C slave, and store the result in R0.</p>
<p>Slave address (in 7-bit format) has to be set in advance into SENS_I2C_SLAVE_ADDRx register field, where x == slave_sel. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.I_I2C_WRITE">
<span class="target" id="ulp_8h_1a1e871ad8993a5d75fa3fd0499aac7d7c"></span><span class="sig-name descname"><span class="n"><span class="pre">I_I2C_WRITE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">slave_sel</span></span>, <span class="n"><span class="pre">sub_addr</span></span>, <span class="n"><span class="pre">val</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.I_I2C_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write a byte to the sub address of an I2C slave.</p>
<p>Slave address (in 7-bit format) has to be set in advance into SENS_I2C_SLAVE_ADDRx register field, where x == slave_sel. </p>
</dd></dl>

</section>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

           </div>
             <div class="articleComments">

<style>
    .expand-feedback-content {
        display: none;
    }
    .click-like-or-dislike {
        background-color: #d3d3d3;
        pointer-events: none;
    }
</style>

<script>
    function submitFeedbackForm(user_likes_document) {
        // Send to GA4 the user reaction
        gtag('event', 'user_reaction', {
            'user_likes_document': user_likes_document
        });

        if (user_likes_document === 1) {
            document.querySelector('.like-btn').classList.add('click-like-or-dislike');
            document.getElementById("expandContentLike").style.display = 'block';
        } else {
            document.querySelector('.dislike-btn').classList.add('click-like-or-dislike');
            document.getElementById("expandContent").style.display = 'block';
        }

        document.querySelector('.like-btn').style.pointerEvents = 'none';
        document.querySelector('.dislike-btn').style.pointerEvents = 'none';
    }
</script>

<hr>

<p style="text-align:center"><strong>Was this page helpful?</strong></p>
<p style="text-align:center">
    <button class="like-btn" onclick="submitFeedbackForm(1)">
        <svg aria-hidden="true" focusable="false" class="color-fg-muted" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" style="display:inline-block;user-select:none;vertical-align:text-bottom;overflow:visible">
            <path d="M8.834.066c.763.087 1.5.295 2.01.884.505.581.656 1.378.656 2.3 0 .467-.087 1.119-.157 1.637L11.328 5h1.422c.603 0 1.174.085 1.668.333.508.254.911.679 1.137 1.2.453.998.438 2.447.188 4.316l-.04.306c-.105.79-.195 1.473-.313 2.033-.131.63-.315 1.209-.668 1.672C13.97 15.847 12.706 16 11 16c-1.848 0-3.234-.333-4.388-.653-.165-.045-.323-.09-.475-.133-.658-.186-1.2-.34-1.725-.415A1.75 1.75 0 0 1 2.75 16h-1A1.75 1.75 0 0 1 0 14.25v-7.5C0 5.784.784 5 1.75 5h1a1.75 1.75 0 0 1 1.514.872c.258-.105.59-.268.918-.508C5.853 4.874 6.5 4.079 6.5 2.75v-.5c0-1.202.994-2.337 2.334-2.184ZM4.5 13.3c.705.088 1.39.284 2.072.478l.441.125c1.096.305 2.334.598 3.987.598 1.794 0 2.28-.223 2.528-.549.147-.193.276-.505.394-1.07.105-.502.188-1.124.295-1.93l.04-.3c.25-1.882.189-2.933-.068-3.497a.921.921 0 0 0-.442-.48c-.208-.104-.52-.174-.997-.174H11c-.686 0-1.295-.577-1.206-1.336.023-.192.05-.39.076-.586.065-.488.13-.97.13-1.328 0-.809-.144-1.15-.288-1.316-.137-.158-.402-.304-1.048-.378C8.357 1.521 8 1.793 8 2.25v.5c0 1.922-.978 3.128-1.933 3.825a5.831 5.831 0 0 1-1.567.81ZM2.75 6.5h-1a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h1a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path>
        </svg>
    </button>
    <button class="dislike-btn" onclick="submitFeedbackForm(0)">
        <svg aria-hidden="true" focusable="false" class="" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" style="display:inline-block;user-select:none;vertical-align:text-bottom;overflow:visible">
            <path d="M7.083 15.986c-.763-.087-1.499-.295-2.011-.884-.504-.581-.655-1.378-.655-2.299 0-.468.087-1.12.157-1.638l.015-.112H3.167c-.603 0-1.174-.086-1.669-.334a2.415 2.415 0 0 1-1.136-1.2c-.454-.998-.438-2.447-.188-4.316l.04-.306C.32 4.108.41 3.424.526 2.864c.132-.63.316-1.209.669-1.672C1.947.205 3.211.053 4.917.053c1.848 0 3.234.332 4.388.652l.474.133c.658.187 1.201.341 1.726.415a1.75 1.75 0 0 1 1.662-1.2h1c.966 0 1.75.784 1.75 1.75v7.5a1.75 1.75 0 0 1-1.75 1.75h-1a1.75 1.75 0 0 1-1.514-.872c-.259.105-.59.268-.919.508-.671.491-1.317 1.285-1.317 2.614v.5c0 1.201-.994 2.336-2.334 2.183Zm4.334-13.232c-.706-.089-1.39-.284-2.072-.479l-.441-.125c-1.096-.304-2.335-.597-3.987-.597-1.794 0-2.28.222-2.529.548-.147.193-.275.505-.393 1.07-.105.502-.188 1.124-.295 1.93l-.04.3c-.25 1.882-.19 2.933.067 3.497a.923.923 0 0 0 .443.48c.208.104.52.175.997.175h1.75c.685 0 1.295.577 1.205 1.335-.022.192-.049.39-.075.586-.066.488-.13.97-.13 1.329 0 .808.144 1.15.288 1.316.137.157.401.303 1.048.377.307.035.664-.237.664-.693v-.5c0-1.922.978-3.127 1.932-3.825a5.878 5.878 0 0 1 1.568-.809Zm1.75 6.798h1a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25h-1a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25Z"></path>
        </svg>
    </button>
</p>

<div class="expand-feedback-content" id="expandContentLike">
    <ul style="text-align:center">
        <li>Thank you! We received your feedback.</li>
        <li>If you have any comments, fill in <a href='https://www.espressif.com/en/company/documents/documentation_feedback?docId=4287&sections=Programming ULP FSM Coprocessor Using C Macros (Legacy) (api-reference/system/ulp_macros)&version=esp32 v5.4.2 (v5.4.2)'>Espressif Documentation Feedback Form</a>.</li>
    </ul>
</div>

<div class="expand-feedback-content" id="expandContent">
    <ul style="text-align:center">
        <li>We value your feedback.</li>
        <li>Let us know how we can improve this page by filling in <a href='https://www.espressif.com/en/company/documents/documentation_feedback?docId=4287&sections=Programming ULP FSM Coprocessor Using C Macros (Legacy) (api-reference/system/ulp_macros)&version=esp32 v5.4.2 (v5.4.2)'>Espressif Documentation Feedback Form</a>.</li>
    </ul>
</div>

<br>


             </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="ulp_instruction_set.html" class="btn btn-neutral float-left" title="ESP32 ULP Coprocessor Instruction Set" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="wdts.html" class="btn btn-neutral float-right" title="Watchdogs" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2016 - 2025, Espressif Systems (Shanghai) Co., Ltd.</p>
  </div>

  <ul class="footer">
        <li>
	    
            
            Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/espressif/sphinx_idf_theme">theme</a>  based on <a href="https://github.com/readthedocs/sphinx_rtd_theme">Read the Docs Sphinx Theme</a>.
         </li>
    <li class="footer-aside">
        <a href="../../esp-idf-en-v5.4.2.zip"> Download HTML</a>
    </li>

  </ul> 

</footer>
        </div>
      </div>
    </section>
  </div>

  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>