# do Lab2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:38:50 on Oct 07,2020
# vlog -work work Lab2.vo 
# -- Compiling module Lab2
# -- Compiling module hard_block
# 
# Top level modules:
# 	Lab2
# End time: 15:38:51 on Oct 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:38:51 on Oct 07,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Lab2_vlg_vec_tst
# 
# Top level modules:
# 	Lab2_vlg_vec_tst
# End time: 15:38:51 on Oct 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab2_vlg_vec_tst 
# Start time: 15:38:52 on Oct 07,2020
# Loading work.Lab2_vlg_vec_tst
# Loading work.Lab2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 200 ns  Iteration: 0  Instance: /Lab2_vlg_vec_tst
# End time: 15:38:53 on Oct 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
