$date
	Mon Aug 21 21:46:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comp3bit_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module vvt $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var wire 1 # e $end
$var wire 1 " g $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 ! l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
1(
b100 '
b110 &
b100 %
b110 $
0#
1"
0!
$end
#20
1!
0"
0*
b101 %
b101 '
b11 $
b11 &
#40
0!
1#
1*
1)
b1 %
b1 '
b1 $
b1 &
#60
0#
1"
0(
0*
b10 %
b10 '
b111 $
b111 &
#80
