// Seed: 4076007990
module module_0 (
    input tri1 id_0
);
  tri id_2;
  assign id_2 = 1;
  assign module_1.id_0 = 0;
  id_3(
      id_2, id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_6,
    input wand id_3,
    output wor id_4
);
  assign id_4 = 1;
  assign id_6 = id_0;
  id_7(
      .id_0(1'b0), .id_1(id_2), .id_2(id_2), .id_3((1)), .id_4(1)
  );
  reg  id_8 = 1;
  wire id_9;
  wire id_10, id_11;
  module_0 modCall_1 (id_0);
  wire id_12, id_13;
  wire id_14, id_15 = ~1, id_16;
  wire id_17;
  wire id_18;
  always id_8 <= 1;
endmodule
