// Seed: 3793878588
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    output wand id_3,
    input tri1 id_4,
    input tri sample,
    input wand id_6,
    output uwire id_7
    , id_12,
    output wor id_8,
    input tri module_0,
    output supply0 id_10
);
  tri id_13;
  assign id_10 = id_13 - id_12;
endmodule
module module_1 (
    input tri0 id_0
    , id_13,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri id_6,
    input wand id_7,
    output tri id_8,
    output wand id_9,
    output tri1 id_10,
    output wor id_11
);
  generate
    assign id_2 = 1;
  endgenerate
  wire id_14;
  module_0(
      id_3, id_10, id_0, id_9, id_3, id_0, id_4, id_5, id_11, id_3, id_10
  );
endmodule
