

================================================================
== Synthesis Summary Report of 'krnl_scoring'
================================================================
+ General Information: 
    * Date:           Wed Mar 27 18:58:10 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        krnl_scoring
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                    Modules                    |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |          |            |            |     |
    |                    & Loops                    |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ krnl_scoring*                                |  Timing|  -0.00|        -|       -|         -|        -|     -|  dataflow|     -|  10 (~0%)|  4780 (~0%)|  6675 (~0%)|    -|
    | + entry_proc                                  |       -|   1.21|        0|   0.000|         -|        0|     -|        no|     -|         -|     3 (~0%)|    46 (~0%)|    -|
    | + load_input                                  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|         -|   237 (~0%)|   695 (~0%)|    -|
    |  + load_input_Pipeline_mem_rd                 |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|         -|    69 (~0%)|   126 (~0%)|    -|
    |   o mem_rd                                    |       -|   2.43|        -|       -|         3|        1|     -|       yes|     -|         -|           -|           -|    -|
    | + load_input_1                                |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|         -|   237 (~0%)|   684 (~0%)|    -|
    |  + load_input_1_Pipeline_mem_rd               |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|         -|    69 (~0%)|   126 (~0%)|    -|
    |   o mem_rd                                    |       -|   2.43|        -|       -|         3|        1|     -|       yes|     -|         -|           -|           -|    -|
    | + Block_entry17_proc                          |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|  10 (~0%)|  2230 (~0%)|  2219 (~0%)|    -|
    |  + scoring_euclidean                          |       -|   0.09|        -|       -|         -|        -|     -|        no|     -|   5 (~0%)|   707 (~0%)|   558 (~0%)|    -|
    |   o VITIS_LOOP_36_1                           |      II|   2.43|        -|       -|        21|        7|     -|       yes|     -|         -|           -|           -|    -|
    |  + scoring_cosine                             |       -|   0.09|        -|       -|         -|        -|     -|        no|     -|         -|   556 (~0%)|   546 (~0%)|    -|
    |   + scoring_cosine_Pipeline_VITIS_LOOP_24_1   |       -|   0.09|        -|       -|         -|        -|     -|        no|     -|         -|   428 (~0%)|   328 (~0%)|    -|
    |    o VITIS_LOOP_24_1                          |      II|   2.43|        -|       -|        16|        7|     -|       yes|     -|         -|           -|           -|    -|
    |  + scoring_product                            |       -|   0.09|        -|       -|         -|        -|     -|        no|     -|         -|   269 (~0%)|   284 (~0%)|    -|
    |   + scoring_product_Pipeline_VITIS_LOOP_15_1  |       -|   0.09|        -|       -|         -|        -|     -|        no|     -|         -|   233 (~0%)|   193 (~0%)|    -|
    |    o VITIS_LOOP_15_1                          |      II|   2.43|        -|       -|        14|        7|     -|       yes|     -|         -|           -|           -|    -|
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | type_r   | 0x10   | 32    | W      | Data signal of type_r            |                                                                                    |
| s_axi_control | in1_1    | 0x18   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in1_2    | 0x1c   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in2_1    | 0x24   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | in2_2    | 0x28   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | out_r_1  | 0x30   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2  | 0x34   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | size     | 0x3c   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| type     | in        | int      |
| in1      | inout     | float*   |
| in2      | in        | float*   |
| out      | inout     | float*   |
| size     | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| type     | s_axi_control | interface |          |                                 |
| in1      | m_axi_gmem0   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x18 range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x1c range=32 |
| in2      | m_axi_gmem1   | interface |          |                                 |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x24 range=32 |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x28 range=32 |
| out      | m_axi_gmem0   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| size     | s_axi_control | register  |          | name=size offset=0x3c range=32  |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+--------+-----------+----------+-------+-----------------------------------------------------------------------------+
| HW Interface | Loop   | Direction | Length   | Width | Location                                                                    |
+--------------+--------+-----------+----------+-------+-----------------------------------------------------------------------------+
| m_axi_gmem0  | mem_rd | read      | variable | 32    | /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:9:5 |
| m_axi_gmem1  | mem_rd | read      | variable | 32    | /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:9:5 |
+--------------+--------+-----------+----------+-------+-----------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+--------+------------------------------------------------+------------+-----------------------------------------------------------------------------+
| HW Interface      | Variable | Loop   | Problem                                        | Resolution | Location                                                                    |
+-------------------+----------+--------+------------------------------------------------+------------+-----------------------------------------------------------------------------+
| m_axi_gmem0,gmem1 | in       | mem_rd | Sequential access length is not divisible by 2 | 214-234    | /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:9:5 |
| m_axi_gmem0,gmem1 | in       | mem_rd | Sequential access length is not divisible by 2 | 214-234    | /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:9:5 |
+-------------------+----------+--------+------------------------------------------------+------------+-----------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+----------+-------+---------+---------+
| Name                                          | DSP | Pragma | Variable | Op    | Impl    | Latency |
+-----------------------------------------------+-----+--------+----------+-------+---------+---------+
| + krnl_scoring                                | 10  |        |          |       |         |         |
|  + load_input                                 | 0   |        |          |       |         |         |
|   + load_input_Pipeline_mem_rd                | 0   |        |          |       |         |         |
|     add_ln9_fu_100_p2                         | -   |        | add_ln9  | add   | fabric  | 0       |
|  + load_input_1                               | 0   |        |          |       |         |         |
|   + load_input_1_Pipeline_mem_rd              | 0   |        |          |       |         |         |
|     add_ln9_fu_100_p2                         | -   |        | add_ln9  | add   | fabric  | 0       |
|  + Block_entry17_proc                         | 10  |        |          |       |         |         |
|   + scoring_euclidean                         | 5   |        |          |       |         |         |
|     i_2_fu_118_p2                             | -   |        | i_2      | add   | fabric  | 0       |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U22    | 2   |        | diff     | fsub  | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U23         | 3   |        | mul_i    | fmul  | maxdsp  | 3       |
|     faddfsub_32ns_32ns_32_7_full_dsp_1_U22    | 2   |        | sum_1    | fsub  | fulldsp | 6       |
|     fsqrt_32ns_32ns_32_12_no_dsp_1_U24        | -   |        | tmp_i    | fsqrt | fabric  | 11      |
|   + scoring_cosine                            | 0   |        |          |       |         |         |
|     fsqrt_32ns_32ns_32_12_no_dsp_1_U42        | -   |        | tmp_i    | fsqrt | fabric  | 11      |
|     fsqrt_32ns_32ns_32_12_no_dsp_1_U43        | -   |        | tmp_1_i  | fsqrt | fabric  | 11      |
|     fdiv_32ns_32ns_32_12_no_dsp_1_U41         | -   |        | div_i    | fdiv  | fabric  | 11      |
|    + scoring_cosine_Pipeline_VITIS_LOOP_24_1  | 0   |        |          |       |         |         |
|      i_3_fu_144_p2                            | -   |        | i_3      | add   | fabric  | 0       |
|   + scoring_product                           | 0   |        |          |       |         |         |
|    + scoring_product_Pipeline_VITIS_LOOP_15_1 | 0   |        |          |       |         |         |
|      i_1_fu_116_p2                            | -   |        | i_1      | add   | fabric  | 0       |
+-----------------------------------------------+-----+--------+----------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+----------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------------+------+------+--------+----------+---------+------+---------+
| + krnl_scoring | 0    | 0    |        |          |         |      |         |
|   size_c_U     | -    | -    |        | size_c   | fifo    | srl  | 0       |
|   out_r_c_U    | -    | -    |        | out_r_c  | fifo    | srl  | 0       |
|   type_r_c_U   | -    | -    |        | type_r_c | fifo    | srl  | 0       |
+----------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                                 | Messages                                                                                                                                                                           |
+----------+---------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | ../../../../src/krnl_scoring_unit.cpp:53 in krnl_scoring | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+---------------------------------+----------------------------------------------------------+
| Type      | Options                         | Location                                                 |
+-----------+---------------------------------+----------------------------------------------------------+
| interface | m_axi port = in1 bundle = gmem0 | ../../../../src/krnl_scoring_unit.cpp:46 in krnl_scoring |
| interface | m_axi port = in2 bundle = gmem1 | ../../../../src/krnl_scoring_unit.cpp:47 in krnl_scoring |
| interface | m_axi port = out bundle = gmem0 | ../../../../src/krnl_scoring_unit.cpp:48 in krnl_scoring |
+-----------+---------------------------------+----------------------------------------------------------+


