.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SW */
.set SW__0__DR, CYREG_GPIO_PRT2_DR
.set SW__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SW__0__HSIOM_MASK, 0xF0000000
.set SW__0__HSIOM_SHIFT, 28
.set SW__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW__0__INTR, CYREG_GPIO_PRT2_INTR
.set SW__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW__0__MASK, 0x80
.set SW__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW__0__PC, CYREG_GPIO_PRT2_PC
.set SW__0__PC2, CYREG_GPIO_PRT2_PC2
.set SW__0__PORT, 2
.set SW__0__PS, CYREG_GPIO_PRT2_PS
.set SW__0__SHIFT, 7
.set SW__DR, CYREG_GPIO_PRT2_DR
.set SW__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW__INTR, CYREG_GPIO_PRT2_INTR
.set SW__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW__MASK, 0x80
.set SW__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW__PC, CYREG_GPIO_PRT2_PC
.set SW__PC2, CYREG_GPIO_PRT2_PC2
.set SW__PORT, 2
.set SW__PS, CYREG_GPIO_PRT2_PS
.set SW__SHIFT, 7
.set SW__SNAP, CYREG_GPIO_PRT2_INTR

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_intClock */
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_intClock__DIV_ID, 0x00000041
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set ADC_intClock__PA_DIV_ID, 0x000000FF

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x8000
.set ADC_IRQ__INTC_NUMBER, 15
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_rx */
.set UART_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_rx__0__HSIOM_MASK, 0x000F0000
.set UART_rx__0__HSIOM_SHIFT, 16
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__MASK, 0x10
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__0__PORT, 1
.set UART_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__0__SHIFT, 4
.set UART_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__MASK, 0x10
.set UART_rx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__PORT, 1
.set UART_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__SHIFT, 4

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_SCBCLK__DIV_ID, 0x00000040
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 10
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__0__PORT, 1
.set UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__PORT, 1
.set UART_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__SHIFT, 5

/* INV_1 */
.set INV_1__0__DR, CYREG_GPIO_PRT2_DR
.set INV_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INV_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INV_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INV_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set INV_1__0__HSIOM_MASK, 0x000000F0
.set INV_1__0__HSIOM_SHIFT, 4
.set INV_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set INV_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INV_1__0__MASK, 0x02
.set INV_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INV_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INV_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INV_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INV_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INV_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INV_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INV_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INV_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INV_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INV_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INV_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INV_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INV_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INV_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INV_1__0__PC, CYREG_GPIO_PRT2_PC
.set INV_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set INV_1__0__PORT, 2
.set INV_1__0__PS, CYREG_GPIO_PRT2_PS
.set INV_1__0__SHIFT, 1
.set INV_1__DR, CYREG_GPIO_PRT2_DR
.set INV_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INV_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INV_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INV_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_1__INTR, CYREG_GPIO_PRT2_INTR
.set INV_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INV_1__MASK, 0x02
.set INV_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INV_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INV_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INV_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INV_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INV_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INV_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INV_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INV_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INV_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INV_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INV_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INV_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INV_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INV_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INV_1__PC, CYREG_GPIO_PRT2_PC
.set INV_1__PC2, CYREG_GPIO_PRT2_PC2
.set INV_1__PORT, 2
.set INV_1__PS, CYREG_GPIO_PRT2_PS
.set INV_1__SHIFT, 1

/* INV_2 */
.set INV_2__0__DR, CYREG_GPIO_PRT2_DR
.set INV_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INV_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INV_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INV_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set INV_2__0__HSIOM_MASK, 0x000F0000
.set INV_2__0__HSIOM_SHIFT, 16
.set INV_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set INV_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INV_2__0__MASK, 0x10
.set INV_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INV_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INV_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INV_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INV_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INV_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INV_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INV_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INV_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INV_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INV_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INV_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INV_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INV_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INV_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INV_2__0__PC, CYREG_GPIO_PRT2_PC
.set INV_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set INV_2__0__PORT, 2
.set INV_2__0__PS, CYREG_GPIO_PRT2_PS
.set INV_2__0__SHIFT, 4
.set INV_2__DR, CYREG_GPIO_PRT2_DR
.set INV_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set INV_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set INV_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set INV_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_2__INTR, CYREG_GPIO_PRT2_INTR
.set INV_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set INV_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set INV_2__MASK, 0x10
.set INV_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set INV_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set INV_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set INV_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set INV_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set INV_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set INV_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set INV_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set INV_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set INV_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set INV_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set INV_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set INV_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set INV_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set INV_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set INV_2__PC, CYREG_GPIO_PRT2_PC
.set INV_2__PC2, CYREG_GPIO_PRT2_PC2
.set INV_2__PORT, 2
.set INV_2__PS, CYREG_GPIO_PRT2_PS
.set INV_2__SHIFT, 4

/* OUT_1 */
.set OUT_1__0__DR, CYREG_GPIO_PRT2_DR
.set OUT_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set OUT_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set OUT_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set OUT_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set OUT_1__0__HSIOM_MASK, 0x00000F00
.set OUT_1__0__HSIOM_SHIFT, 8
.set OUT_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set OUT_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set OUT_1__0__MASK, 0x04
.set OUT_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set OUT_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set OUT_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set OUT_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set OUT_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set OUT_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set OUT_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set OUT_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set OUT_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set OUT_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set OUT_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set OUT_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set OUT_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set OUT_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set OUT_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set OUT_1__0__PC, CYREG_GPIO_PRT2_PC
.set OUT_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set OUT_1__0__PORT, 2
.set OUT_1__0__PS, CYREG_GPIO_PRT2_PS
.set OUT_1__0__SHIFT, 2
.set OUT_1__DR, CYREG_GPIO_PRT2_DR
.set OUT_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set OUT_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set OUT_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set OUT_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_1__INTR, CYREG_GPIO_PRT2_INTR
.set OUT_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set OUT_1__MASK, 0x04
.set OUT_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set OUT_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set OUT_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set OUT_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set OUT_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set OUT_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set OUT_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set OUT_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set OUT_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set OUT_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set OUT_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set OUT_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set OUT_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set OUT_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set OUT_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set OUT_1__PC, CYREG_GPIO_PRT2_PC
.set OUT_1__PC2, CYREG_GPIO_PRT2_PC2
.set OUT_1__PORT, 2
.set OUT_1__PS, CYREG_GPIO_PRT2_PS
.set OUT_1__SHIFT, 2

/* OUT_2 */
.set OUT_2__0__DR, CYREG_GPIO_PRT2_DR
.set OUT_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set OUT_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set OUT_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set OUT_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set OUT_2__0__HSIOM_MASK, 0x0000F000
.set OUT_2__0__HSIOM_SHIFT, 12
.set OUT_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set OUT_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set OUT_2__0__MASK, 0x08
.set OUT_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set OUT_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set OUT_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set OUT_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set OUT_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set OUT_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set OUT_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set OUT_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set OUT_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set OUT_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set OUT_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set OUT_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set OUT_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set OUT_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set OUT_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set OUT_2__0__PC, CYREG_GPIO_PRT2_PC
.set OUT_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set OUT_2__0__PORT, 2
.set OUT_2__0__PS, CYREG_GPIO_PRT2_PS
.set OUT_2__0__SHIFT, 3
.set OUT_2__DR, CYREG_GPIO_PRT2_DR
.set OUT_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set OUT_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set OUT_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set OUT_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_2__INTR, CYREG_GPIO_PRT2_INTR
.set OUT_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set OUT_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set OUT_2__MASK, 0x08
.set OUT_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set OUT_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set OUT_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set OUT_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set OUT_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set OUT_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set OUT_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set OUT_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set OUT_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set OUT_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set OUT_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set OUT_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set OUT_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set OUT_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set OUT_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set OUT_2__PC, CYREG_GPIO_PRT2_PC
.set OUT_2__PC2, CYREG_GPIO_PRT2_PC2
.set OUT_2__PORT, 2
.set OUT_2__PS, CYREG_GPIO_PRT2_PS
.set OUT_2__SHIFT, 3

/* V_LOW */
.set V_LOW__0__DR, CYREG_GPIO_PRT3_DR
.set V_LOW__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_LOW__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_LOW__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_LOW__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set V_LOW__0__HSIOM_MASK, 0x00000F00
.set V_LOW__0__HSIOM_SHIFT, 8
.set V_LOW__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_LOW__0__INTR, CYREG_GPIO_PRT3_INTR
.set V_LOW__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_LOW__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_LOW__0__MASK, 0x04
.set V_LOW__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_LOW__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_LOW__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_LOW__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_LOW__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_LOW__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_LOW__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_LOW__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_LOW__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_LOW__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_LOW__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_LOW__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_LOW__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_LOW__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_LOW__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_LOW__0__PC, CYREG_GPIO_PRT3_PC
.set V_LOW__0__PC2, CYREG_GPIO_PRT3_PC2
.set V_LOW__0__PORT, 3
.set V_LOW__0__PS, CYREG_GPIO_PRT3_PS
.set V_LOW__0__SHIFT, 2
.set V_LOW__DR, CYREG_GPIO_PRT3_DR
.set V_LOW__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_LOW__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_LOW__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_LOW__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_LOW__INTR, CYREG_GPIO_PRT3_INTR
.set V_LOW__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_LOW__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_LOW__MASK, 0x04
.set V_LOW__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_LOW__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_LOW__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_LOW__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_LOW__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_LOW__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_LOW__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_LOW__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_LOW__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_LOW__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_LOW__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_LOW__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_LOW__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_LOW__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_LOW__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_LOW__PC, CYREG_GPIO_PRT3_PC
.set V_LOW__PC2, CYREG_GPIO_PRT3_PC2
.set V_LOW__PORT, 3
.set V_LOW__PS, CYREG_GPIO_PRT3_PS
.set V_LOW__SHIFT, 2

/* V_HIGH */
.set V_HIGH__0__DR, CYREG_GPIO_PRT3_DR
.set V_HIGH__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_HIGH__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_HIGH__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_HIGH__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set V_HIGH__0__HSIOM_MASK, 0x0000000F
.set V_HIGH__0__HSIOM_SHIFT, 0
.set V_HIGH__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_HIGH__0__INTR, CYREG_GPIO_PRT3_INTR
.set V_HIGH__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_HIGH__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_HIGH__0__MASK, 0x01
.set V_HIGH__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_HIGH__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_HIGH__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_HIGH__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_HIGH__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_HIGH__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_HIGH__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_HIGH__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_HIGH__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_HIGH__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_HIGH__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_HIGH__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_HIGH__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_HIGH__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_HIGH__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_HIGH__0__PC, CYREG_GPIO_PRT3_PC
.set V_HIGH__0__PC2, CYREG_GPIO_PRT3_PC2
.set V_HIGH__0__PORT, 3
.set V_HIGH__0__PS, CYREG_GPIO_PRT3_PS
.set V_HIGH__0__SHIFT, 0
.set V_HIGH__DR, CYREG_GPIO_PRT3_DR
.set V_HIGH__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_HIGH__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_HIGH__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_HIGH__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_HIGH__INTR, CYREG_GPIO_PRT3_INTR
.set V_HIGH__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_HIGH__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_HIGH__MASK, 0x01
.set V_HIGH__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_HIGH__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_HIGH__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_HIGH__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_HIGH__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_HIGH__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_HIGH__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_HIGH__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_HIGH__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_HIGH__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_HIGH__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_HIGH__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_HIGH__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_HIGH__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_HIGH__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_HIGH__PC, CYREG_GPIO_PRT3_PC
.set V_HIGH__PC2, CYREG_GPIO_PRT3_PC2
.set V_HIGH__PORT, 3
.set V_HIGH__PS, CYREG_GPIO_PRT3_PS
.set V_HIGH__SHIFT, 0

/* Opamp_1_cy_psoc4_abuf */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM0_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM0_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM0_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM0_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM0_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM0_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM0_OA0_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM0_OA0_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM0_OA_RES0_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

/* Opamp_2_cy_psoc4_abuf */
.set Opamp_2_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM0_COMP_STAT
.set Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM0_CTB_CTRL
.set Opamp_2_cy_psoc4_abuf__INTR, CYREG_CTBM0_INTR
.set Opamp_2_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM0_INTR_MASK
.set Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM0_INTR_MASKED
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SET, CYREG_CTBM0_INTR_SET
.set Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM0_OA1_COMP_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM0_OA1_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM0_OA_RES1_CTRL
.set Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM

/* Bridge_1 */
.set Bridge_1__0__DR, CYREG_GPIO_PRT3_DR
.set Bridge_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Bridge_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Bridge_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Bridge_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Bridge_1__0__HSIOM_MASK, 0x0000F000
.set Bridge_1__0__HSIOM_SHIFT, 12
.set Bridge_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Bridge_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Bridge_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Bridge_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Bridge_1__0__MASK, 0x08
.set Bridge_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Bridge_1__0__OUT_SEL_SHIFT, 6
.set Bridge_1__0__OUT_SEL_VAL, 3
.set Bridge_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Bridge_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Bridge_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Bridge_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Bridge_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Bridge_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Bridge_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Bridge_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Bridge_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Bridge_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Bridge_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Bridge_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Bridge_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Bridge_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Bridge_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Bridge_1__0__PC, CYREG_GPIO_PRT3_PC
.set Bridge_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Bridge_1__0__PORT, 3
.set Bridge_1__0__PS, CYREG_GPIO_PRT3_PS
.set Bridge_1__0__SHIFT, 3
.set Bridge_1__DR, CYREG_GPIO_PRT3_DR
.set Bridge_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Bridge_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Bridge_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Bridge_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Bridge_1__INTR, CYREG_GPIO_PRT3_INTR
.set Bridge_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Bridge_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Bridge_1__MASK, 0x08
.set Bridge_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Bridge_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Bridge_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Bridge_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Bridge_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Bridge_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Bridge_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Bridge_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Bridge_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Bridge_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Bridge_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Bridge_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Bridge_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Bridge_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Bridge_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Bridge_1__PC, CYREG_GPIO_PRT3_PC
.set Bridge_1__PC2, CYREG_GPIO_PRT3_PC2
.set Bridge_1__PORT, 3
.set Bridge_1__PS, CYREG_GPIO_PRT3_PS
.set Bridge_1__SHIFT, 3

/* Bridge_2 */
.set Bridge_2__0__DR, CYREG_GPIO_PRT2_DR
.set Bridge_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Bridge_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Bridge_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Bridge_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Bridge_2__0__HSIOM_MASK, 0x00F00000
.set Bridge_2__0__HSIOM_SHIFT, 20
.set Bridge_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Bridge_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Bridge_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Bridge_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Bridge_2__0__MASK, 0x20
.set Bridge_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Bridge_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Bridge_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Bridge_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Bridge_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Bridge_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Bridge_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Bridge_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Bridge_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Bridge_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Bridge_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Bridge_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Bridge_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Bridge_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Bridge_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Bridge_2__0__PC, CYREG_GPIO_PRT2_PC
.set Bridge_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Bridge_2__0__PORT, 2
.set Bridge_2__0__PS, CYREG_GPIO_PRT2_PS
.set Bridge_2__0__SHIFT, 5
.set Bridge_2__DR, CYREG_GPIO_PRT2_DR
.set Bridge_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Bridge_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Bridge_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Bridge_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Bridge_2__INTR, CYREG_GPIO_PRT2_INTR
.set Bridge_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Bridge_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Bridge_2__MASK, 0x20
.set Bridge_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Bridge_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Bridge_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Bridge_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Bridge_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Bridge_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Bridge_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Bridge_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Bridge_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Bridge_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Bridge_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Bridge_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Bridge_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Bridge_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Bridge_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Bridge_2__PC, CYREG_GPIO_PRT2_PC
.set Bridge_2__PC2, CYREG_GPIO_PRT2_PC2
.set Bridge_2__PORT, 2
.set Bridge_2__PS, CYREG_GPIO_PRT2_PS
.set Bridge_2__SHIFT, 5

/* VTHERM_1 */
.set VTHERM_1__0__DR, CYREG_GPIO_PRT3_DR
.set VTHERM_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VTHERM_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VTHERM_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VTHERM_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set VTHERM_1__0__HSIOM_MASK, 0x00F00000
.set VTHERM_1__0__HSIOM_SHIFT, 20
.set VTHERM_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set VTHERM_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VTHERM_1__0__MASK, 0x20
.set VTHERM_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set VTHERM_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set VTHERM_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set VTHERM_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set VTHERM_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set VTHERM_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set VTHERM_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set VTHERM_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set VTHERM_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set VTHERM_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set VTHERM_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set VTHERM_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set VTHERM_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set VTHERM_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set VTHERM_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set VTHERM_1__0__PC, CYREG_GPIO_PRT3_PC
.set VTHERM_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set VTHERM_1__0__PORT, 3
.set VTHERM_1__0__PS, CYREG_GPIO_PRT3_PS
.set VTHERM_1__0__SHIFT, 5
.set VTHERM_1__DR, CYREG_GPIO_PRT3_DR
.set VTHERM_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VTHERM_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VTHERM_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VTHERM_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_1__INTR, CYREG_GPIO_PRT3_INTR
.set VTHERM_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VTHERM_1__MASK, 0x20
.set VTHERM_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set VTHERM_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set VTHERM_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set VTHERM_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set VTHERM_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set VTHERM_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set VTHERM_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set VTHERM_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set VTHERM_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set VTHERM_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set VTHERM_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set VTHERM_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set VTHERM_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set VTHERM_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set VTHERM_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set VTHERM_1__PC, CYREG_GPIO_PRT3_PC
.set VTHERM_1__PC2, CYREG_GPIO_PRT3_PC2
.set VTHERM_1__PORT, 3
.set VTHERM_1__PS, CYREG_GPIO_PRT3_PS
.set VTHERM_1__SHIFT, 5

/* VTHERM_2 */
.set VTHERM_2__0__DR, CYREG_GPIO_PRT3_DR
.set VTHERM_2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VTHERM_2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VTHERM_2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VTHERM_2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set VTHERM_2__0__HSIOM_MASK, 0x000F0000
.set VTHERM_2__0__HSIOM_SHIFT, 16
.set VTHERM_2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_2__0__INTR, CYREG_GPIO_PRT3_INTR
.set VTHERM_2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VTHERM_2__0__MASK, 0x10
.set VTHERM_2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set VTHERM_2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set VTHERM_2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set VTHERM_2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set VTHERM_2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set VTHERM_2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set VTHERM_2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set VTHERM_2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set VTHERM_2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set VTHERM_2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set VTHERM_2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set VTHERM_2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set VTHERM_2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set VTHERM_2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set VTHERM_2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set VTHERM_2__0__PC, CYREG_GPIO_PRT3_PC
.set VTHERM_2__0__PC2, CYREG_GPIO_PRT3_PC2
.set VTHERM_2__0__PORT, 3
.set VTHERM_2__0__PS, CYREG_GPIO_PRT3_PS
.set VTHERM_2__0__SHIFT, 4
.set VTHERM_2__DR, CYREG_GPIO_PRT3_DR
.set VTHERM_2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set VTHERM_2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set VTHERM_2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set VTHERM_2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_2__INTR, CYREG_GPIO_PRT3_INTR
.set VTHERM_2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set VTHERM_2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set VTHERM_2__MASK, 0x10
.set VTHERM_2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set VTHERM_2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set VTHERM_2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set VTHERM_2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set VTHERM_2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set VTHERM_2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set VTHERM_2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set VTHERM_2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set VTHERM_2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set VTHERM_2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set VTHERM_2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set VTHERM_2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set VTHERM_2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set VTHERM_2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set VTHERM_2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set VTHERM_2__PC, CYREG_GPIO_PRT3_PC
.set VTHERM_2__PC2, CYREG_GPIO_PRT3_PC2
.set VTHERM_2__PORT, 3
.set VTHERM_2__PS, CYREG_GPIO_PRT3_PS
.set VTHERM_2__SHIFT, 4

/* Wakeup_ISR */
.set Wakeup_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Wakeup_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Wakeup_ISR__INTC_MASK, 0x04
.set Wakeup_ISR__INTC_NUMBER, 2
.set Wakeup_ISR__INTC_PRIOR_MASK, 0xC00000
.set Wakeup_ISR__INTC_PRIOR_NUM, 3
.set Wakeup_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Wakeup_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Wakeup_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
