{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1409089283838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1409089283838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 26 14:41:23 2014 " "Processing started: Tue Aug 26 14:41:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1409089283838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1409089283838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1409089283838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1409089284241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/singleportram_inst0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/singleportram_inst0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM_Inst0-rtl " "Found design unit 1: SinglePortRAM_Inst0-rtl" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284743 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM_Inst0 " "Found entity 1: SinglePortRAM_Inst0" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/shifter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/shifter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter_8_bit-rtl " "Found design unit 1: Shifter_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Shifter_8_bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter_8_bit " "Found entity 1: Shifter_8_bit" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Shifter_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/ram_256x8b_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/ram_256x8b_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8b_0-rtl " "Found design unit 1: RAM_256x8b_0-rtl" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8b_0 " "Found entity 1: RAM_256x8b_0" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Program_Counter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284749 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Program_Counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-rtl " "Found design unit 1: PC_Incrementer-rtl" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/PC_Incrementer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284750 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/PC_Incrementer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/output_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/output_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_enable-rtl " "Found design unit 1: output_enable-rtl" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/output_enable.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284752 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_enable " "Found entity 1: output_enable" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/output_enable.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-rtl " "Found design unit 1: Instruction_ROM-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Instruction_ROM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Found entity 1: Instruction_ROM" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Instruction_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-rtl " "Found design unit 1: Instruction_Register-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Instruction_Register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Instruction_Register.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit_pkg " "Found design unit 1: CPU_Subsystem_8_bit_pkg" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit-rtl " "Found design unit 1: CPU_Subsystem_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284761 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit " "Found entity 1: CPU_Subsystem_8_bit" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-rtl " "Found design unit 1: Control_Unit-rtl" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Control_Unit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Control_Unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logical_Unit_8_bit-rtl " "Found design unit 1: Arithmetic_Logical_Unit_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logical_Unit_8_bit " "Found entity 1: Arithmetic_Logical_Unit_8_bit" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sandesh/desktop/model-based-fpga-desing/matlab_model/hdlsrc/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-rtl " "Found design unit 1: Accumulator-rtl" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Accumulator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284769 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/Accumulator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cpu_subsystem_8_bit_scm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cpu_subsystem_8_bit_scm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit_SCM " "Found entity 1: CPU_Subsystem_8_bit_SCM" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409089284770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409089284770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Subsystem_8_bit_SCM " "Elaborating entity \"CPU_Subsystem_8_bit_SCM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1409089284809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Subsystem_8_bit CPU_Subsystem_8_bit:inst " "Elaborating entity \"CPU_Subsystem_8_bit\" for hierarchy \"CPU_Subsystem_8_bit:inst\"" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "inst" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 200 464 672 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Accumulator_out1_signed CPU_Subsystem_8_bit.vhd(242) " "Verilog HDL or VHDL warning at CPU_Subsystem_8_bit.vhd(242): object \"Accumulator_out1_signed\" assigned a value but never read" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409089284812 "|CPU_Subsystem_8_bit_SCM|CPU_Subsystem_8_bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC_Incrementer CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer A:rtl " "Elaborating entity \"PC_Incrementer\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_PC_Incrementer" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Program_Counter CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter A:rtl " "Elaborating entity \"Program_Counter\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Program_Counter" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_ROM CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM A:rtl " "Elaborating entity \"Instruction_ROM\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_ROM" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 269 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_Register CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register A:rtl " "Elaborating entity \"Instruction_Register\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_Register" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 279 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Arithmetic_Logical_Unit_8_bit CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit A:rtl " "Elaborating entity \"Arithmetic_Logical_Unit_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Arithmetic_Logical_Unit_8_bit" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 289 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter_8_bit CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit A:rtl " "Elaborating entity \"Shifter_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Shifter_8_bit" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control_Unit CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit A:rtl " "Elaborating entity \"Control_Unit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Control_Unit" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 310 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Accumulator CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator A:rtl " "Elaborating entity \"Accumulator\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Accumulator" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinglePortRAM_Inst0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0 A:rtl " "Elaborating entity \"SinglePortRAM_Inst0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_SinglePortRAM_Inst0" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_256x8b_0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0 A:rtl " "Elaborating entity \"RAM_256x8b_0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\"" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "u_RAM_256x8b_0" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "output_enable CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable A:rtl " "Elaborating entity \"output_enable\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_output_enable" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409089284852 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram " "RAM logic \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram\" is uninferred due to asynchronous read logic" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "ram" { Text "C:/Users/sandesh/Desktop/model-based-fpga-desing/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1409089285720 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1409089285720 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[7\] GND " "Pin \"hlt\[7\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[6\] GND " "Pin \"hlt\[6\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[5\] GND " "Pin \"hlt\[5\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[4\] GND " "Pin \"hlt\[4\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[3\] GND " "Pin \"hlt\[3\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[2\] GND " "Pin \"hlt\[2\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[1\] GND " "Pin \"hlt\[1\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "C:/Users/sandesh/Desktop/model-based-fpga-desing/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1409089289359 "|CPU_Subsystem_8_bit_SCM|hlt[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1409089289359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1409089289579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1409089291071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409089291071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3427 " "Implemented 3427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1409089291424 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1409089291424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3406 " "Implemented 3406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1409089291424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1409089291424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1409089291467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 26 14:41:31 2014 " "Processing ended: Tue Aug 26 14:41:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1409089291467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1409089291467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1409089291467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1409089291467 ""}
