#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000288b610 .scope module, "PIPE_EX_MEM" "PIPE_EX_MEM" 2 113;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PIPEIN_branchALU"
    .port_info 2 /INPUT 32 "PIPEIN_mainALUResult"
    .port_info 3 /INPUT 1 "PIPEIN_zero"
    .port_info 4 /INPUT 32 "PIPEIN_readData2"
    .port_info 5 /OUTPUT 32 "PIPEOUT_branchALU"
    .port_info 6 /OUTPUT 32 "PIPEOUT_mainALUResult"
    .port_info 7 /OUTPUT 1 "PIPEOUT_zero"
    .port_info 8 /OUTPUT 32 "PIPEOUT_readData2"
o0000000004260088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028eb8b0_0 .net "PIPEIN_branchALU", 31 0, o0000000004260088;  0 drivers
o00000000042600b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ebc70_0 .net "PIPEIN_mainALUResult", 31 0, o00000000042600b8;  0 drivers
o00000000042600e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ec7b0_0 .net "PIPEIN_readData2", 31 0, o00000000042600e8;  0 drivers
o0000000004260118 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb810_0 .net "PIPEIN_zero", 0 0, o0000000004260118;  0 drivers
v00000000028ed390_0 .var "PIPEOUT_branchALU", 31 0;
v00000000028ec210_0 .var "PIPEOUT_mainALUResult", 31 0;
v00000000028ecd50_0 .var "PIPEOUT_readData2", 31 0;
v00000000028ebd10_0 .var "PIPEOUT_zero", 0 0;
o0000000004260208 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb590_0 .net "clk", 0 0, o0000000004260208;  0 drivers
E_00000000028e7a80 .event posedge, v00000000028eb590_0;
S_000000000288c510 .scope module, "PIPE_MEM_WB" "PIPE_MEM_WB" 2 129;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PIPEIN_dataMemReadData"
    .port_info 2 /INPUT 32 "PIPEIN_mainALUResult"
    .port_info 3 /OUTPUT 32 "PIPEOUT_dataMemReadData"
    .port_info 4 /OUTPUT 32 "PIPEOUT_mainALUResult"
o00000000042603e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ed250_0 .net "PIPEIN_dataMemReadData", 31 0, o00000000042603e8;  0 drivers
o0000000004260418 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028eb4f0_0 .net "PIPEIN_mainALUResult", 31 0, o0000000004260418;  0 drivers
v00000000028ebdb0_0 .var "PIPEOUT_dataMemReadData", 31 0;
v00000000028ec990_0 .var "PIPEOUT_mainALUResult", 31 0;
o00000000042604a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb630_0 .net "clk", 0 0, o00000000042604a8;  0 drivers
E_00000000028e7580 .event negedge, v00000000028eb630_0;
S_000000000288c690 .scope module, "alu_control" "alu_control" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
o00000000042605c8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000028eca30_0 .net "ALUOp", 1 0, o00000000042605c8;  0 drivers
v00000000028eb6d0_0 .var "aluCtrlOut", 3 0;
o0000000004260628 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000000028ebe50_0 .net "funcCode", 5 0, o0000000004260628;  0 drivers
E_00000000028e7d40 .event edge, v00000000028ebe50_0, v00000000028eca30_0;
S_00000000028870c0 .scope module, "andgate" "andgate" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
o00000000042606e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb9f0_0 .net "i0", 0 0, o00000000042606e8;  0 drivers
o0000000004260718 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb950_0 .net "i1", 0 0, o0000000004260718;  0 drivers
v00000000028ecdf0_0 .var "out", 0 0;
E_00000000028e8f80 .event edge, v00000000028eb950_0, v00000000028eb9f0_0;
S_0000000002887240 .scope module, "datamemory" "datamemory" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
o0000000004260808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ebef0_0 .net "addr", 31 0, o0000000004260808;  0 drivers
o0000000004260838 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028eb770_0 .net "clk", 0 0, o0000000004260838;  0 drivers
o0000000004260868 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028ec030_0 .net "memRead", 0 0, o0000000004260868;  0 drivers
o0000000004260898 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028ec850_0 .net "memWrite", 0 0, o0000000004260898;  0 drivers
v00000000028ec350 .array "memory", 63 0, 31 0;
v00000000028eba90_0 .var "readData", 31 0;
o00000000042608f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ec670_0 .net "writeData", 31 0, o00000000042608f8;  0 drivers
E_00000000028e89c0 .event posedge, v00000000028eb770_0;
E_00000000028e8700 .event edge, v00000000028ec030_0, v00000000028ec670_0, v00000000028ebef0_0;
S_0000000002885410 .scope module, "decoder" "decoder" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
o0000000004260a48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000028ec0d0_0 .net "in", 3 0, o0000000004260a48;  0 drivers
v00000000028ebb30_0 .var "out", 6 0;
E_00000000028e7500 .event edge, v00000000028ec0d0_0;
S_0000000002885590 .scope module, "multiplexorALUSrc" "multiplexorALUSrc" 7 15;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
o0000000004260b08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028ec8f0_0 .net "control", 0 0, o0000000004260b08;  0 drivers
o0000000004260b38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ec170_0 .net "i0", 31 0, o0000000004260b38;  0 drivers
o0000000004260b68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ecad0_0 .net "i1", 31 0, o0000000004260b68;  0 drivers
v00000000028ebbd0_0 .var "out", 31 0;
E_00000000028e8840 .event edge, v00000000028ec8f0_0, v00000000028ecad0_0, v00000000028ec170_0;
S_000000000287ac50 .scope module, "multiplexorMemtoReg" "multiplexorMemtoReg" 7 30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
o0000000004260c88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028ec3f0_0 .net "control", 0 0, o0000000004260c88;  0 drivers
o0000000004260cb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ec530_0 .net "i0", 31 0, o0000000004260cb8;  0 drivers
o0000000004260ce8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028ecc10_0 .net "i1", 31 0, o0000000004260ce8;  0 drivers
v00000000028ec5d0_0 .var "out", 31 0;
E_00000000028e8dc0 .event edge, v00000000028ec3f0_0, v00000000028ecc10_0, v00000000028ec530_0;
S_000000000287add0 .scope module, "multiplexorPCSrc" "multiplexorPCSrc" 7 44;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
o0000000004260e08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028ecb70_0 .net "control", 0 0, o0000000004260e08;  0 drivers
o0000000004260e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028eccb0_0 .net "i0", 31 0, o0000000004260e38;  0 drivers
o0000000004260e68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028e34d0_0 .net "i1", 31 0, o0000000004260e68;  0 drivers
v00000000028e2d50_0 .var "out", 31 0;
E_00000000028e9440 .event edge, v00000000028ecb70_0, v00000000028e34d0_0, v00000000028eccb0_0;
S_0000000002881be0 .scope module, "multiplexorRegDst" "multiplexorRegDst" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
o0000000004260f88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028e2f30_0 .net "control", 0 0, o0000000004260f88;  0 drivers
o0000000004260fb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028e3070_0 .net "i0", 4 0, o0000000004260fb8;  0 drivers
o0000000004260fe8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028e32f0_0 .net "i1", 4 0, o0000000004260fe8;  0 drivers
v00000000042a2ce0_0 .var "out", 4 0;
E_00000000028e8540 .event edge, v00000000028e2f30_0, v00000000028e32f0_0, v00000000028e3070_0;
S_0000000002881d60 .scope module, "processor" "processor" 8 22;
 .timescale 0 0;
v000000000291be30_0 .net "ALUPCPlus4Output", 31 0, v00000000042a2740_0;  1 drivers
v000000000291d190_0 .net "CSignal_ALUOp", 1 0, L_00000000042a5960;  1 drivers
v000000000291c0b0_0 .net "CSignal_ALUSrc", 0 0, v00000000042a35a0_0;  1 drivers
v000000000291d050_0 .net "CSignal_Branch", 0 0, v00000000042a2100_0;  1 drivers
v000000000291b2f0_0 .net "CSignal_MemRead", 0 0, v00000000042a24c0_0;  1 drivers
v000000000291bb10_0 .net "CSignal_MemWrite", 0 0, v00000000042a3960_0;  1 drivers
v000000000291b4d0_0 .net "CSignal_MemtoReg", 0 0, v00000000042a36e0_0;  1 drivers
v000000000291c290_0 .net "CSignal_RegDst", 0 0, v00000000042a2f60_0;  1 drivers
v000000000291b570_0 .net "CSignal_RegWrite", 0 0, v00000000042a26a0_0;  1 drivers
v000000000291b6b0_0 .net "PCOutput", 31 0, v000000000291c650_0;  1 drivers
v000000000291b750_0 .net "PIPE_IDEX_OUT_ALUPCPlus4Output", 31 0, v00000000042a3dc0_0;  1 drivers
v000000000291b7f0_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUOp", 1 0, v00000000042a3820_0;  1 drivers
v000000000291bcf0_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUSrc", 0 0, v00000000042a38c0_0;  1 drivers
v00000000042a64a0_0 .net "PIPE_IDEX_OUT_CSignal_EX_RegDst", 0 0, v00000000042a2880_0;  1 drivers
v00000000042a6400_0 .net "PIPE_IDEX_OUT_CSignal_MEM_Branch", 0 0, v00000000042a21a0_0;  1 drivers
v00000000042a4920_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MRead", 0 0, v00000000042a3aa0_0;  1 drivers
v00000000042a6360_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MWrite", 0 0, v00000000042a3b40_0;  1 drivers
v00000000042a4b00_0 .net "PIPE_IDEX_OUT_CSignal_WB_MemtoReg", 0 0, v000000000291ba70_0;  1 drivers
v00000000042a4e20_0 .net "PIPE_IDEX_OUT_CSignal_WB_RegWrite", 0 0, v000000000291cc90_0;  1 drivers
v00000000042a4ba0_0 .net "PIPE_IDEX_OUT_RD", 4 0, v00000000042a29c0_0;  1 drivers
v00000000042a5f00_0 .net "PIPE_IDEX_OUT_RT", 4 0, v00000000042a2380_0;  1 drivers
v00000000042a4ce0_0 .net "PIPE_IDEX_OUT_ReadData1", 31 0, v00000000042a22e0_0;  1 drivers
v00000000042a6220_0 .net "PIPE_IDEX_OUT_ReadData2", 31 0, v00000000042a2a60_0;  1 drivers
v00000000042a4c40_0 .net "PIPE_IDEX_OUT_SignExt", 31 0, v00000000042a3e60_0;  1 drivers
v00000000042a4d80_0 .net "PIPE_IFID_ALUPCPlus4Output", 31 0, v000000000291c5b0_0;  1 drivers
v00000000042a6180_0 .net "PIPE_IFID_Instruction", 31 0, v000000000291bbb0_0;  1 drivers
o00000000042626f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000042a5780_0 .net "PIPE_MEMWB_CSignal_RegWrite", 0 0, o00000000042626f8;  0 drivers
o0000000004262668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000042a55a0_0 .net "PIPE_MEMWB_MemtoRegMUXOutput", 31 0, o0000000004262668;  0 drivers
o0000000004262758 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000042a65e0_0 .net "PIPE_MEMWB_RegDstOutput", 4 0, o0000000004262758;  0 drivers
v00000000042a5820_0 .var "clk", 0 0;
v00000000042a49c0_0 .net "instruction", 31 0, v000000000291c8d0_0;  1 drivers
v00000000042a6680_0 .var "pcInManual", 31 0;
v00000000042a62c0_0 .net "readData1", 31 0, v000000000291b930_0;  1 drivers
v00000000042a4ec0_0 .net "readData2", 31 0, v000000000291cb50_0;  1 drivers
v00000000042a5320_0 .var "resetManual", 0 0;
v00000000042a58c0_0 .net "signExtendOutput", 31 0, v000000000291bc50_0;  1 drivers
E_00000000028e9400 .event edge, v000000000291cdd0_0;
L_00000000042a5500 .part v000000000291bbb0_0, 26, 6;
L_00000000042a5960 .concat8 [ 1 1 0 0], v00000000042a3d20_0, v00000000042a2920_0;
L_00000000042a4f60 .part v000000000291bbb0_0, 21, 5;
L_00000000042a6720 .part v000000000291bbb0_0, 16, 5;
L_00000000042a4880 .part v000000000291bbb0_0, 0, 16;
L_00000000042a5fa0 .part v000000000291bbb0_0, 16, 5;
L_00000000042a5b40 .part v000000000291bbb0_0, 11, 5;
S_0000000002880f10 .scope module, "ALUPCPlus4" "arithmeticlogicunit" 8 87, 9 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042a2ba0_0 .net "A", 31 0, v000000000291c650_0;  alias, 1 drivers
L_00000000042a6890 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000042a2ec0_0 .net "B", 31 0, L_00000000042a6890;  1 drivers
L_00000000042a68d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000042a2e20_0 .net "OP", 3 0, L_00000000042a68d8;  1 drivers
v00000000042a2740_0 .var "OUT", 31 0;
L_00000000042a6848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042a2c40_0 .net/2u *"_s0", 31 0, L_00000000042a6848;  1 drivers
v00000000042a3500_0 .net "zero", 0 0, L_00000000042a5d20;  1 drivers
E_00000000028e92c0 .event edge, v00000000042a2e20_0, v00000000042a2ec0_0, v00000000042a2ba0_0;
L_00000000042a5d20 .cmp/eq 32, v00000000042a2740_0, L_00000000042a6848;
S_000000000287df20 .scope module, "ControlUnit" "maincontrolunit" 8 92, 10 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v00000000042a3d20_0 .var "ALUOp0", 0 0;
v00000000042a2920_0 .var "ALUOp1", 0 0;
v00000000042a35a0_0 .var "ALUSrc", 0 0;
v00000000042a2100_0 .var "branch", 0 0;
v00000000042a24c0_0 .var "memRead", 0 0;
v00000000042a3960_0 .var "memWrite", 0 0;
v00000000042a36e0_0 .var "memtoReg", 0 0;
v00000000042a3280_0 .net "op", 5 0, L_00000000042a5500;  1 drivers
v00000000042a2f60_0 .var "regDst", 0 0;
v00000000042a26a0_0 .var "regWrite", 0 0;
E_00000000028e9080 .event edge, v00000000042a3280_0;
S_000000000287e0a0 .scope module, "ID_EX" "PIPE_ID_EX" 8 99, 2 23 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_EX_ALUSrc"
    .port_info 2 /INPUT 2 "PIPEIN_EX_ALUOp"
    .port_info 3 /INPUT 1 "PIPEIN_EX_RegDst"
    .port_info 4 /OUTPUT 1 "PIPEOUT_EX_ALUSrc"
    .port_info 5 /OUTPUT 2 "PIPEOUT_EX_ALUOp"
    .port_info 6 /OUTPUT 1 "PIPEOUT_EX_RegDst"
    .port_info 7 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 8 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 9 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 11 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 12 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 13 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 14 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 15 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 16 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 17 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 18 /INPUT 32 "PIPEIN_ReadData1"
    .port_info 19 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 20 /INPUT 32 "PIPEIN_SignExt"
    .port_info 21 /INPUT 5 "PIPEIN_RT"
    .port_info 22 /INPUT 5 "PIPEIN_RD"
    .port_info 23 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 24 /OUTPUT 32 "PIPEOUT_ReadData1"
    .port_info 25 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 26 /OUTPUT 32 "PIPEOUT_SignExt"
    .port_info 27 /OUTPUT 5 "PIPEOUT_RT"
    .port_info 28 /OUTPUT 5 "PIPEOUT_RD"
v00000000042a30a0_0 .var "EX_ALUOp", 1 0;
v00000000042a3000_0 .var "EX_ALUSrc", 0 0;
v00000000042a3a00_0 .var "EX_RegDst", 0 0;
v00000000042a2600_0 .var "MEM_Branch", 0 0;
v00000000042a31e0_0 .var "MEM_MRead", 0 0;
v00000000042a2240_0 .var "MEM_MWrite", 0 0;
v00000000042a2d80_0 .var "PCPlus4", 0 0;
v00000000042a2420_0 .net "PIPEIN_EX_ALUOp", 1 0, L_00000000042a5960;  alias, 1 drivers
v00000000042a3c80_0 .net "PIPEIN_EX_ALUSrc", 0 0, v00000000042a35a0_0;  alias, 1 drivers
v00000000042a3140_0 .net "PIPEIN_EX_RegDst", 0 0, v00000000042a2f60_0;  alias, 1 drivers
v00000000042a3780_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000042a2100_0;  alias, 1 drivers
v00000000042a2060_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000042a24c0_0;  alias, 1 drivers
v00000000042a3320_0 .net "PIPEIN_MEM_MWrite", 0 0, v00000000042a3960_0;  alias, 1 drivers
v00000000042a2560_0 .net "PIPEIN_PCPlus4", 31 0, v000000000291c5b0_0;  alias, 1 drivers
v00000000042a27e0_0 .net "PIPEIN_RD", 4 0, L_00000000042a5b40;  1 drivers
v00000000042a3f00_0 .net "PIPEIN_RT", 4 0, L_00000000042a5fa0;  1 drivers
v00000000042a3be0_0 .net "PIPEIN_ReadData1", 31 0, v000000000291b930_0;  alias, 1 drivers
v00000000042a33c0_0 .net "PIPEIN_ReadData2", 31 0, v000000000291cb50_0;  alias, 1 drivers
v00000000042a2b00_0 .net "PIPEIN_SignExt", 31 0, v000000000291bc50_0;  alias, 1 drivers
v00000000042a3460_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042a36e0_0;  alias, 1 drivers
v00000000042a3640_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042a26a0_0;  alias, 1 drivers
v00000000042a3820_0 .var "PIPEOUT_EX_ALUOp", 1 0;
v00000000042a38c0_0 .var "PIPEOUT_EX_ALUSrc", 0 0;
v00000000042a2880_0 .var "PIPEOUT_EX_RegDst", 0 0;
v00000000042a21a0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000042a3aa0_0 .var "PIPEOUT_MEM_MRead", 0 0;
v00000000042a3b40_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v00000000042a3dc0_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000042a29c0_0 .var "PIPEOUT_RD", 4 0;
v00000000042a2380_0 .var "PIPEOUT_RT", 4 0;
v00000000042a22e0_0 .var "PIPEOUT_ReadData1", 31 0;
v00000000042a2a60_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000042a3e60_0 .var "PIPEOUT_SignExt", 31 0;
v000000000291ba70_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v000000000291cc90_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v000000000291c150_0 .var "RD", 0 0;
v000000000291cd30_0 .var "RT", 0 0;
v000000000291c470_0 .var "WB_MemtoReg", 0 0;
v000000000291c790_0 .var "WB_RegWrite", 0 0;
v000000000291cdd0_0 .net "clk", 0 0, v00000000042a5820_0;  1 drivers
v000000000291c1f0_0 .var "readData1", 0 0;
v000000000291c3d0_0 .var "readData2", 0 0;
v000000000291b890_0 .var "signExt", 0 0;
E_00000000028e8f40 .event negedge, v000000000291cdd0_0;
E_00000000028e8e00 .event posedge, v000000000291cdd0_0;
S_000000000286c7a0 .scope module, "IF_ID" "PIPE_IF_ID" 8 89, 2 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 2 /INPUT 32 "PIPEIN_InsMemory"
    .port_info 3 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 4 /OUTPUT 32 "PIPEOUT_InsMemory"
v000000000291c510_0 .var "InstructionMemory", 31 0;
v000000000291c010_0 .var "PCPlus4", 31 0;
v000000000291b390_0 .net "PIPEIN_InsMemory", 31 0, v000000000291c8d0_0;  alias, 1 drivers
v000000000291c830_0 .net "PIPEIN_PCPlus4", 31 0, v00000000042a2740_0;  alias, 1 drivers
v000000000291bbb0_0 .var "PIPEOUT_InsMemory", 31 0;
v000000000291c5b0_0 .var "PIPEOUT_PCPlus4", 31 0;
v000000000291bd90_0 .net "clk", 0 0, v00000000042a5820_0;  alias, 1 drivers
S_000000000286c920 .scope module, "InstructionMemory" "instructionmemory" 8 85, 11 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v000000000291c330_0 .net "addr", 31 0, v000000000291c650_0;  alias, 1 drivers
v000000000291c8d0_0 .var "instruction", 31 0;
v000000000291ce70 .array "memory", 63 0, 31 0;
E_00000000028e8800 .event edge, v00000000042a2ba0_0;
S_000000000291dc00 .scope module, "PC" "programcounter" 8 83, 12 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "out"
v000000000291bed0_0 .net "clock", 0 0, v00000000042a5820_0;  alias, 1 drivers
v000000000291c970_0 .net "in", 31 0, v00000000042a6680_0;  1 drivers
v000000000291c650_0 .var "out", 31 0;
v000000000291d0f0_0 .var "programCounter", 31 0;
v000000000291b610_0 .net "reset", 0 0, v00000000042a5320_0;  1 drivers
S_000000000291d900 .scope module, "RegisterFile" "registerfile" 8 94, 13 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "writeRegister"
    .port_info 4 /INPUT 32 "data"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v000000000291cbf0_0 .net "clk", 0 0, v00000000042a5820_0;  alias, 1 drivers
v000000000291ca10_0 .net "data", 31 0, o0000000004262668;  alias, 0 drivers
v000000000291bf70_0 .net "reg1addr", 4 0, L_00000000042a4f60;  1 drivers
v000000000291b930_0 .var "reg1content", 31 0;
v000000000291b430_0 .net "reg2addr", 4 0, L_00000000042a6720;  1 drivers
v000000000291cb50_0 .var "reg2content", 31 0;
v000000000291c6f0_0 .net "regWrite", 0 0, o00000000042626f8;  alias, 0 drivers
v000000000291b9d0 .array "registers", 31 0, 31 0;
v000000000291cab0_0 .var "update", 0 0;
v000000000291cf10_0 .net "writeRegister", 4 0, o0000000004262758;  alias, 0 drivers
E_00000000028e86c0 .event edge, v000000000291cab0_0, v000000000291b430_0;
E_00000000028e8740 .event edge, v000000000291bf70_0;
S_000000000291da80 .scope module, "SignExt" "signext" 8 96, 14 1 0, S_0000000002881d60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000291cfb0_0 .net "i0", 15 0, L_00000000042a4880;  1 drivers
v000000000291bc50_0 .var "out", 31 0;
E_00000000028e8580 .event edge, v000000000291cfb0_0;
S_0000000002880d90 .scope module, "shiftlogicalleft" "shiftlogicalleft" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
o0000000004262998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000042a56e0_0 .net "i0", 31 0, o0000000004262998;  0 drivers
v00000000042a6540_0 .var "out", 31 0;
E_00000000028e8e40 .event edge, v00000000042a56e0_0;
    .scope S_000000000288b610;
T_0 ;
    %wait E_00000000028e7a80;
    %load/vec4 v00000000028eb8b0_0;
    %assign/vec4 v00000000028ed390_0, 0;
    %load/vec4 v00000000028ebc70_0;
    %assign/vec4 v00000000028ec210_0, 0;
    %load/vec4 v00000000028eb810_0;
    %assign/vec4 v00000000028ebd10_0, 0;
    %load/vec4 v00000000028ec7b0_0;
    %assign/vec4 v00000000028ecd50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000288c510;
T_1 ;
    %wait E_00000000028e7580;
    %load/vec4 v00000000028ed250_0;
    %assign/vec4 v00000000028ebdb0_0, 0;
    %load/vec4 v00000000028eb4f0_0;
    %assign/vec4 v00000000028ec990_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000288c690;
T_2 ;
    %wait E_00000000028e7d40;
    %load/vec4 v00000000028eca30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000028ebe50_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000028eb6d0_0, 0, 4;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000028870c0;
T_3 ;
    %wait E_00000000028e8f80;
    %load/vec4 v00000000028eb9f0_0;
    %load/vec4 v00000000028eb950_0;
    %and;
    %store/vec4 v00000000028ecdf0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002887240;
T_4 ;
    %wait E_00000000028e8700;
    %load/vec4 v00000000028ec030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v00000000028ebef0_0;
    %load/vec4a v00000000028ec350, 4;
    %assign/vec4 v00000000028eba90_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002887240;
T_5 ;
    %wait E_00000000028e89c0;
    %load/vec4 v00000000028ec850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000028ec670_0;
    %ix/getv 3, v00000000028ebef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ec350, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002885410;
T_6 ;
    %wait E_00000000028e7500;
    %load/vec4 v00000000028ec0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %jmp T_6.16;
T_6.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000000028ebb30_0, 0, 7;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002885590;
T_7 ;
    %wait E_00000000028e8840;
    %load/vec4 v00000000028ec8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000028ec170_0;
    %assign/vec4 v00000000028ebbd0_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000028ecad0_0;
    %assign/vec4 v00000000028ebbd0_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000287ac50;
T_8 ;
    %wait E_00000000028e8dc0;
    %load/vec4 v00000000028ec3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v00000000028ec530_0;
    %assign/vec4 v00000000028ec5d0_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v00000000028ecc10_0;
    %assign/vec4 v00000000028ec5d0_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000287add0;
T_9 ;
    %wait E_00000000028e9440;
    %load/vec4 v00000000028ecb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v00000000028eccb0_0;
    %assign/vec4 v00000000028e2d50_0, 0;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v00000000028e34d0_0;
    %assign/vec4 v00000000028e2d50_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002881be0;
T_10 ;
    %wait E_00000000028e8540;
    %load/vec4 v00000000028e2f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v00000000028e3070_0;
    %assign/vec4 v00000000042a2ce0_0, 0;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v00000000028e32f0_0;
    %assign/vec4 v00000000042a2ce0_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000291dc00;
T_11 ;
    %wait E_00000000028e8e00;
    %load/vec4 v000000000291b610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000000000291c970_0;
    %assign/vec4 v000000000291d0f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000291d0f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000291dc00;
T_12 ;
    %wait E_00000000028e8f40;
    %load/vec4 v000000000291d0f0_0;
    %assign/vec4 v000000000291c650_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000286c920;
T_13 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 34242594, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 290127873, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 34177058, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 2886467588, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 2349662212, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 28403744, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %pushi/vec4 290193399, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000291ce70, 0, 4;
    %end;
    .thread T_13;
    .scope S_000000000286c920;
T_14 ;
    %wait E_00000000028e8800;
    %ix/getv 4, v000000000291c330_0;
    %load/vec4a v000000000291ce70, 4;
    %store/vec4 v000000000291c8d0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002880f10;
T_15 ;
    %wait E_00000000028e92c0;
    %load/vec4 v00000000042a2e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v00000000042a2ba0_0;
    %load/vec4 v00000000042a2ec0_0;
    %and;
    %store/vec4 v00000000042a2740_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v00000000042a2ba0_0;
    %load/vec4 v00000000042a2ec0_0;
    %or;
    %store/vec4 v00000000042a2740_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v00000000042a2ba0_0;
    %load/vec4 v00000000042a2ec0_0;
    %add;
    %store/vec4 v00000000042a2740_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v00000000042a2ba0_0;
    %load/vec4 v00000000042a2ec0_0;
    %sub;
    %store/vec4 v00000000042a2740_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v00000000042a2ba0_0;
    %load/vec4 v00000000042a2ec0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042a2740_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000286c7a0;
T_16 ;
    %wait E_00000000028e8e00;
    %load/vec4 v000000000291c830_0;
    %assign/vec4 v000000000291c010_0, 0;
    %load/vec4 v000000000291b390_0;
    %assign/vec4 v000000000291c510_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000286c7a0;
T_17 ;
    %wait E_00000000028e8f40;
    %load/vec4 v000000000291c010_0;
    %assign/vec4 v000000000291c5b0_0, 0;
    %load/vec4 v000000000291c510_0;
    %assign/vec4 v000000000291bbb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000287df20;
T_18 ;
    %wait E_00000000028e9080;
    %load/vec4 v00000000042a3280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a35a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a24c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3d20_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a35a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a24c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3d20_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a35a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a24c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3d20_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a35a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a24c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a3960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042a2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042a3d20_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000291d900;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000291b9d0, 4, 0;
    %end;
    .thread T_19;
    .scope S_000000000291d900;
T_20 ;
    %wait E_00000000028e8740;
    %load/vec4 v000000000291bf70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000291b9d0, 4;
    %assign/vec4 v000000000291b930_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000291d900;
T_21 ;
    %wait E_00000000028e86c0;
    %load/vec4 v000000000291b430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000291b9d0, 4;
    %assign/vec4 v000000000291cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000291cab0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000291d900;
T_22 ;
    %wait E_00000000028e8e00;
    %load/vec4 v000000000291cf10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000000000291ca10_0;
    %load/vec4 v000000000291cf10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000291b9d0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291cab0_0, 0, 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000000000291da80;
T_23 ;
    %wait E_00000000028e8580;
    %load/vec4 v000000000291cfb0_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291bc50_0, 0, 32;
    %load/vec4 v000000000291cfb0_0;
    %pad/u 32;
    %store/vec4 v000000000291bc50_0, 0, 32;
    %jmp T_23.2;
T_23.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000291bc50_0, 4, 16;
    %load/vec4 v000000000291cfb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000291bc50_0, 4, 16;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000287e0a0;
T_24 ;
    %wait E_00000000028e8e00;
    %load/vec4 v00000000042a3c80_0;
    %assign/vec4 v00000000042a3000_0, 0;
    %load/vec4 v00000000042a2420_0;
    %assign/vec4 v00000000042a30a0_0, 0;
    %load/vec4 v00000000042a3140_0;
    %assign/vec4 v00000000042a3a00_0, 0;
    %load/vec4 v00000000042a3780_0;
    %assign/vec4 v00000000042a2600_0, 0;
    %load/vec4 v00000000042a2060_0;
    %assign/vec4 v00000000042a31e0_0, 0;
    %load/vec4 v00000000042a3320_0;
    %assign/vec4 v00000000042a2240_0, 0;
    %load/vec4 v00000000042a3640_0;
    %assign/vec4 v000000000291c790_0, 0;
    %load/vec4 v00000000042a3460_0;
    %assign/vec4 v000000000291c470_0, 0;
    %load/vec4 v00000000042a2560_0;
    %pad/u 1;
    %assign/vec4 v00000000042a2d80_0, 0;
    %load/vec4 v00000000042a3be0_0;
    %pad/u 1;
    %assign/vec4 v000000000291c1f0_0, 0;
    %load/vec4 v00000000042a33c0_0;
    %pad/u 1;
    %assign/vec4 v000000000291c3d0_0, 0;
    %load/vec4 v00000000042a2b00_0;
    %pad/u 1;
    %assign/vec4 v000000000291b890_0, 0;
    %load/vec4 v00000000042a3f00_0;
    %pad/u 1;
    %assign/vec4 v000000000291cd30_0, 0;
    %load/vec4 v00000000042a27e0_0;
    %pad/u 1;
    %assign/vec4 v000000000291c150_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000287e0a0;
T_25 ;
    %wait E_00000000028e8f40;
    %load/vec4 v00000000042a3000_0;
    %assign/vec4 v00000000042a38c0_0, 0;
    %load/vec4 v00000000042a30a0_0;
    %assign/vec4 v00000000042a3820_0, 0;
    %load/vec4 v00000000042a3a00_0;
    %assign/vec4 v00000000042a2880_0, 0;
    %load/vec4 v00000000042a2600_0;
    %assign/vec4 v00000000042a21a0_0, 0;
    %load/vec4 v00000000042a31e0_0;
    %assign/vec4 v00000000042a3aa0_0, 0;
    %load/vec4 v00000000042a2240_0;
    %assign/vec4 v00000000042a3b40_0, 0;
    %load/vec4 v000000000291c790_0;
    %assign/vec4 v000000000291cc90_0, 0;
    %load/vec4 v000000000291c470_0;
    %assign/vec4 v000000000291ba70_0, 0;
    %load/vec4 v00000000042a2d80_0;
    %pad/u 32;
    %assign/vec4 v00000000042a3dc0_0, 0;
    %load/vec4 v000000000291c1f0_0;
    %pad/u 32;
    %assign/vec4 v00000000042a22e0_0, 0;
    %load/vec4 v000000000291c3d0_0;
    %pad/u 32;
    %assign/vec4 v00000000042a2a60_0, 0;
    %load/vec4 v000000000291b890_0;
    %pad/u 32;
    %assign/vec4 v00000000042a3e60_0, 0;
    %load/vec4 v000000000291cd30_0;
    %pad/u 5;
    %assign/vec4 v00000000042a2380_0, 0;
    %load/vec4 v000000000291c150_0;
    %pad/u 5;
    %assign/vec4 v00000000042a29c0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000002881d60;
T_26 ;
    %wait E_00000000028e9400;
    %delay 10, 0;
    %vpi_call 8 182 "$display", "\012" {0 0 0};
    %vpi_call 8 183 "$display", "Clock               :          Clock       | %b", v00000000042a5820_0 {0 0 0};
    %vpi_call 8 184 "$display", "Stage IF:           :           PC         | %b", v000000000291b6b0_0 {0 0 0};
    %vpi_call 8 185 "$display", "Stage IF:           :         PC + 4       | %b", v000000000291be30_0 {0 0 0};
    %vpi_call 8 186 "$display", "Stage IF:           :       Instruction    | %b\012", v00000000042a49c0_0 {0 0 0};
    %vpi_call 8 188 "$display", "Stage ID: IF|ID OUT :         PC + 4       | %b", v00000000042a4d80_0 {0 0 0};
    %vpi_call 8 189 "$display", "Stage ID: IF|ID OUT :       Instruction    | %b", v00000000042a6180_0 {0 0 0};
    %vpi_call 8 190 "$display", "Stage ID:           :       Read Data 1    | %b", v00000000042a62c0_0 {0 0 0};
    %vpi_call 8 191 "$display", "Stage ID:           :       Read Data 2    | %b", v00000000042a4ec0_0 {0 0 0};
    %vpi_call 8 192 "$display", "Stage ID:           :       Sign Extend    | %b", v00000000042a58c0_0 {0 0 0};
    %vpi_call 8 193 "$display", "Stage ID:           :            RT        | %b", &PV<v00000000042a6180_0, 16, 5> {0 0 0};
    %vpi_call 8 194 "$display", "Stage ID:           :            RD        | %b", &PV<v00000000042a6180_0, 11, 5> {0 0 0};
    %vpi_call 8 195 "$display", "Stage ID:           :    C_Signal RegDst   | %b", v000000000291c290_0 {0 0 0};
    %vpi_call 8 196 "$display", "Stage ID:           :    C_Signal ALUSrc   | %b", v000000000291c0b0_0 {0 0 0};
    %vpi_call 8 197 "$display", "Stage ID:           :    C_Signal MemtoReg | %b", v000000000291b4d0_0 {0 0 0};
    %vpi_call 8 198 "$display", "Stage ID:           :    C_Signal RegWrite | %b", v000000000291b570_0 {0 0 0};
    %vpi_call 8 199 "$display", "Stage ID:           :    C_Signal MemRead  | %b", v000000000291b2f0_0 {0 0 0};
    %vpi_call 8 200 "$display", "Stage ID:           :    C_Signal MemWrite | %b", v000000000291bb10_0 {0 0 0};
    %vpi_call 8 201 "$display", "Stage ID:           :    C_Signal Branch   | %b", v000000000291d050_0 {0 0 0};
    %vpi_call 8 202 "$display", "Stage ID:           :    C_Signal ALUOp    | %b", v000000000291d190_0 {0 0 0};
    %vpi_call 8 204 "$display", "Stage EX:           :        PCPlus4       | %b", v000000000291b750_0 {0 0 0};
    %vpi_call 8 205 "$display", "Stage EX:           :       ReadData1      | %b", v00000000042a4ce0_0 {0 0 0};
    %vpi_call 8 206 "$display", "Stage EX:           :       ReadData2      | %b", v00000000042a6220_0 {0 0 0};
    %vpi_call 8 207 "$display", "Stage EX:           :       SignExtend     | %b", v00000000042a4c40_0 {0 0 0};
    %vpi_call 8 208 "$display", "Stage EX:           :           RT         | %b", v00000000042a5f00_0 {0 0 0};
    %vpi_call 8 209 "$display", "Stage EX:           :           RD         | %b", v00000000042a4ba0_0 {0 0 0};
    %vpi_call 8 210 "$display", "Stage EX:           :   C_Signal RegDst    | %b", v00000000042a64a0_0 {0 0 0};
    %vpi_call 8 211 "$display", "Stage EX:           :   C_Signal ALUSrc    | %b", v000000000291bcf0_0 {0 0 0};
    %vpi_call 8 212 "$display", "Stage EX:           :   C_Signal MemtoReg  | %b", v00000000042a4b00_0 {0 0 0};
    %vpi_call 8 213 "$display", "Stage EX:           :   C_Signal RegWrite  | %b", v00000000042a4e20_0 {0 0 0};
    %vpi_call 8 214 "$display", "Stage EX:           :   C_Signal MemRead   | %b", v00000000042a4920_0 {0 0 0};
    %vpi_call 8 215 "$display", "Stage EX:           :   C_Signal MemWrite  | %b", v00000000042a6360_0 {0 0 0};
    %vpi_call 8 216 "$display", "Stage EX:           :   C_Signal Branch    | %b", v00000000042a6400_0 {0 0 0};
    %vpi_call 8 217 "$display", "Stage EX:           :   C_Signal ALUOp     | %b", v000000000291b7f0_0 {0 0 0};
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000000002881d60;
T_27 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a5320_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a5320_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042a5820_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0000000002880d90;
T_28 ;
    %wait E_00000000028e8e40;
    %load/vec4 v00000000042a56e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000042a6540_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./pipelinestages.v";
    "./alu_control.v";
    "./andgate.v";
    "./datamemory.v";
    "./decoder.v";
    "./multiplexor.v";
    "processor.v";
    "./arithmeticlogicunit.v";
    "./maincontrolunit.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./signext.v";
    "./sll.v";
