
5. Printing statistics.

=== $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0 ===

   Number of wires:                 55
   Number of wire bits:            130
   Number of public wires:          28
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore      1

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff_1                          2
     $dffe_16                        2
     $dffe_5                         1
     $eq_5                           6
     $mux_1                          1
     $pmux_8                         1
     td_fused_top_ap_hcmp_0_no_dsp_16      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_3_full_dsp_16      1

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_2_max_dsp_16      1

=== $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0 ===

   Number of wires:                101
   Number of wire bits:            373
   Number of public wires:          51
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_4                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore      2

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore      1

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_5                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore      2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not_1                          1
     FPAddSub                        1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116 ===

   Number of wires:                326
   Number of wire bits:           1820
   Number of public wires:         286
   Number of public wire bits:    1780
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $and_1                         32
     $not_1                         14
     $or_1                           4
     $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0      1
     $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0      1
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec      2
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0      1
     $reduce_or_2                    2
     $sdff_1                         4
     td_fused_top_Block_entry_proc_proc      1
     td_fused_top_fifo_w14_d9_S      1
     td_fused_top_fifo_w16_d2_S      5
     td_fused_top_fifo_w1_d9_S       2
     td_fused_top_fifo_w4_d2_S       1
     td_fused_top_fifo_w4_d8_S       1
     td_fused_top_fifo_w7_d9_S       1
     td_fused_top_start_for_tdf1_readFilters18_U0      1
     td_fused_top_tdf1_accum_1       1
     td_fused_top_tdf1_accum_2       1
     td_fused_top_tdf1_accum_3       1
     td_fused_top_tdf1_adjust        1
     td_fused_top_tdf1_dot_product      1
     td_fused_top_tdf1_get_next_ijk      1
     td_fused_top_tdf1_poolOutputs      1
     td_fused_top_tdf1_readFilters18      1
     td_fused_top_tdf1_readInputs19      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             61
   Number of public wires:          10
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            164
   Number of public wires:           9
   Number of public wire bits:      60
   Number of memories:               1
   Number of memory bits:          224
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_4                          2

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          224
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_4                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:          864
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_6                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_5                          2

=== td_fused_top_fifo_w14_d9_S ===

   Number of wires:                 46
   Number of wire bits:            183
   Number of public wires:          17
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w14_d9_S_shiftReg      1

=== td_fused_top_fifo_w14_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:            168
   Number of public wires:          14
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_14                        9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_14                        1

=== td_fused_top_fifo_w16_d2_S ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w1_d9_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w1_d9_S_shiftReg      1

=== td_fused_top_fifo_w1_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             25
   Number of public wires:          14
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_1                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_1                         1

=== td_fused_top_fifo_w4_d2_S ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w4_d2_S_shiftReg      1

=== td_fused_top_fifo_w4_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_4                         2
     $not_1                          1
     $pmux_4                         1

=== td_fused_top_fifo_w4_d8_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w4_d8_S_shiftReg      1

=== td_fused_top_fifo_w4_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe_4                         8
     $eq_3                           7
     $logic_not_3                    1
     $pmux_4                         1

=== td_fused_top_fifo_w7_d9_S ===

   Number of wires:                 46
   Number of wire bits:            155
   Number of public wires:          17
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w7_d9_S_shiftReg      1

=== td_fused_top_fifo_w7_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             91
   Number of public wires:          14
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_7                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_7                         1

=== td_fused_top_start_for_tdf1_readFilters18_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1

=== td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf1_accum_1 ===

   Number of wires:                103
   Number of wire bits:            427
   Number of public wires:          68
   Number of public wire bits:     386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     $add_4                          1
     $and_1                         13
     $dff_1                          4
     $dff_4                          4
     $dffe_1                         3
     $dffe_4                         3
     $eq_3                           3
     $eq_4                           1
     $lt_5                           1
     $mux_1                         11
     $mux_3                          3
     $mux_4                          1
     $not_1                         10
     $or_1                           2
     $or_5                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                         7
     $sdff_3                         1
     $sdff_4                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_2 ===

   Number of wires:                 91
   Number of wire bits:            380
   Number of public wires:          60
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add_3                          1
     $and_1                         11
     $dff_1                          3
     $dff_3                          3
     $dffe_1                         2
     $dffe_3                         2
     $eq_3                           4
     $mux_1                          9
     $mux_3                          4
     $not_1                          9
     $or_1                           2
     $or_4                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                         6
     $sdff_3                         2
     $sdffe_1                        1

=== td_fused_top_tdf1_accum_3 ===

   Number of wires:                 44
   Number of wire bits:            214
   Number of public wires:          28
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add_3                          1
     $and_1                          3
     $dffe_3                         1
     $eq_3                           1
     $eq_7                           7
     $mux_1                          5
     $mux_16                         1
     $mux_7                          2
     $not_1                          2
     $or_1                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $pmux_7                         1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1
     $sdff_7                         1
     $sdffe_16                       1
     $sdffe_3                        1

=== td_fused_top_tdf1_adjust ===

   Number of wires:                 70
   Number of wire bits:            444
   Number of public wires:          42
   Number of public wire bits:     400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and_1                          2
     $dffe_16                        4
     $eq_17                         17
     $mux_1                          5
     $mux_16                         1
     $mux_17                         1
     $not_1                          3
     $or_1                           5
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux_17                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_17                        1

=== td_fused_top_tdf1_dot_product ===

   Number of wires:                167
   Number of wire bits:            579
   Number of public wires:         115
   Number of public wire bits:     503
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                122
     $add_2                          3
     $add_4                          1
     $add_5                          5
     $add_6                          1
     $and_1                         18
     $dff_1                          3
     $dff_5                          3
     $dffe_1                         3
     $dffe_2                         6
     $dffe_4                         1
     $dffe_5                         2
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $mux_1                         12
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          5
     $not_1                         12
     $or_1                           3
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         6
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          7

=== td_fused_top_tdf1_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            385
   Number of public wires:          73
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_16                         7
     $add_2                          2
     $and_1                         14
     $eq_16                          3
     $eq_2                           4
     $logic_not_2                    1
     $mux_1                         15
     $not_1                         14
     $or_1                           8
     $or_2                           1
     $reduce_bool_2                  1
     $reduce_or_2                    3
     $sdff_1                         1
     $sdffce_16                      5
     $sdffce_2                       2
     $sdffe_1                        1

=== td_fused_top_tdf1_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            327
   Number of public wires:          51
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and_1                          9
     $dffe_1                         1
     $dffe_14                        1
     $dffe_16                        1
     $dffe_7                         1
     $eq_4                           4
     $mux_1                          7
     $mux_4                          4
     $not_1                         10
     $or_1                           6
     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      1
     $pmux_4                         1
     $reduce_and_2                   1
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_4                         1
     $sdffe_1                        1
     td_fused_top_tdf1_writeOutputs_unaligned      1

=== td_fused_top_tdf1_readFilters18 ===

   Number of wires:                164
   Number of wire bits:            869
   Number of public wires:         107
   Number of public wire bits:     788
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add_2                          3
     $add_4                          1
     $add_5                          2
     $add_6                          1
     $add_62                         1
     $add_8                          1
     $add_9                          1
     $and_1                         18
     $dff_1                          2
     $dff_5                          2
     $dffe_1                         3
     $dffe_2                         5
     $dffe_4                         1
     $dffe_5                         2
     $dffe_7                         1
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $mux_1                         13
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          2
     $not_1                         13
     $or_1                           7
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         5
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          2
     $sub_62                         1
     $sub_7                          1
     $sub_9                          1

=== td_fused_top_tdf1_readInputs19 ===

   Number of wires:                271
   Number of wire bits:           1951
   Number of public wires:         213
   Number of public wire bits:    1869
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add_16                         6
     $add_17                         2
     $add_18                         4
     $add_2                          3
     $add_3                          2
     $add_4                          1
     $add_5                          2
     $add_6                          1
     $add_8                          3
     $and_1                         17
     $and_64                         1
     $dff_1                         12
     $dff_2                          6
     $dffe_1                        14
     $dffe_16                        1
     $dffe_17                        2
     $dffe_2                        13
     $dffe_4                         1
     $dffe_5                         1
     $dffe_8                         1
     $eq_2                           1
     $eq_3                           3
     $eq_4                           1
     $eq_5                           1
     $gt_17                          1
     $gt_18                          4
     $gt_6                           1
     $mux_1                         21
     $mux_16                         6
     $mux_2                         10
     $mux_3                          3
     $mux_4                          3
     $mux_5                          2
     $mux_64                         1
     $mux_7                          2
     $mux_8                          4
     $not_1                         11
     $or_1                          12
     $or_6                           1
     $pmux_3                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         5
     $sdff_3                         1
     $sdffe_1                        1
     $shr_64                         2
     $sub_16                         3
     $sub_5                          2
     $sub_7                          3
     $xor_7                          1

=== td_fused_top_tdf1_writeOutputs_unaligned ===

   Number of wires:                 76
   Number of wire bits:            685
   Number of public wires:          53
   Number of public wire bits:     660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add_16                         4
     $and_1                          9
     $dff_16                         4
     $dffe_1                         1
     $dffe_11                        1
     $eq_16                          2
     $eq_2                           3
     $eq_3                           3
     $logic_not_2                    1
     $mux_1                          7
     $mux_16                         4
     $mux_3                          1
     $not_1                          2
     $or_1                           2
     $pmux_3                         1
     $sdff_3                         1
     $sdffce_16                      2
     $sdffe_16                       1
     $sub_15                         1

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP38116      1
     $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram      1
     $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore_ram      1
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec      2
       td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore_ram      1
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0      1
       td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore_ram      1
     td_fused_top_Block_entry_proc_proc      1
     td_fused_top_fifo_w14_d9_S      1
       td_fused_top_fifo_w14_d9_S_shiftReg      1
     td_fused_top_fifo_w16_d2_S      5
       td_fused_top_fifo_w16_d2_S_shiftReg      1
     td_fused_top_fifo_w1_d9_S       2
       td_fused_top_fifo_w1_d9_S_shiftReg      1
     td_fused_top_fifo_w4_d2_S       1
       td_fused_top_fifo_w4_d2_S_shiftReg      1
     td_fused_top_fifo_w4_d8_S       1
       td_fused_top_fifo_w4_d8_S_shiftReg      1
     td_fused_top_fifo_w7_d9_S       1
       td_fused_top_fifo_w7_d9_S_shiftReg      1
     td_fused_top_start_for_tdf1_readFilters18_U0      1
       td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1
     td_fused_top_tdf1_accum_1       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_2       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_3       1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_adjust        1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      1
         td_fused_top_ap_hadd_3_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf1_dot_product      1
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      1
         td_fused_top_ap_hmul_2_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf1_get_next_ijk      1
     td_fused_top_tdf1_poolOutputs      1
       $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      1
         td_fused_top_ap_hcmp_0_no_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       td_fused_top_tdf1_writeOutputs_unaligned      1
     td_fused_top_tdf1_readFilters18      1
     td_fused_top_tdf1_readInputs19      1

   Number of wires:               4595
   Number of wire bits:          27637
   Number of public wires:        3023
   Number of public wire bits:   22175
   Number of memories:               7
   Number of memory bits:         3264
   Number of processes:              0
   Number of cells:               2824
     $add_1                         10
     $add_16                        17
     $add_17                         8
     $add_18                         4
     $add_2                         23
     $add_3                          4
     $add_32                        30
     $add_4                          5
     $add_5                         13
     $add_6                         19
     $add_62                         1
     $add_8                          4
     $add_9                          1
     $and_1                        314
     $and_32                        24
     $and_64                         1
     $dff_1                         33
     $dff_16                        11
     $dff_2                          6
     $dff_3                          3
     $dff_4                          4
     $dff_5                          5
     $dffe_1                        47
     $dffe_11                        1
     $dffe_14                       10
     $dffe_16                       67
     $dffe_17                        2
     $dffe_2                        24
     $dffe_3                         3
     $dffe_4                        16
     $dffe_5                         6
     $dffe_7                        11
     $dffe_8                         1
     $eq_16                          5
     $eq_17                         17
     $eq_2                          87
     $eq_3                          27
     $eq_32                         24
     $eq_4                          37
     $eq_5                          13
     $eq_7                           7
     $gt_17                          1
     $gt_18                          4
     $gt_6                           1
     $logic_and_1                   67
     $logic_not_1                   51
     $logic_not_2                   38
     $logic_not_3                    1
     $logic_not_32                  24
     $logic_not_4                    5
     $logic_not_5                    4
     $logic_or_1                     5
     $lt_15                          6
     $lt_5                           1
     $memrd                         14
     $memwr_v2                      10
     $mul_22                         2
     $mux_1                        242
     $mux_10                        20
     $mux_11                        10
     $mux_16                        56
     $mux_17                        13
     $mux_2                         54
     $mux_21                         2
     $mux_23                         2
     $mux_25                         6
     $mux_3                         18
     $mux_32                         2
     $mux_33                         6
     $mux_36                         6
     $mux_38                        12
     $mux_39                         6
     $mux_4                         32
     $mux_40                         6
     $mux_41                         8
     $mux_48                         8
     $mux_5                        115
     $mux_6                         22
     $mux_64                         1
     $mux_7                          4
     $mux_8                          4
     $ne_2                          12
     $not_1                        159
     $not_32                        12
     $or_1                         163
     $or_2                           1
     $or_4                           1
     $or_5                           1
     $or_6                           1
     $pmux_1                       147
     $pmux_13                        6
     $pmux_14                        1
     $pmux_16                        5
     $pmux_17                        1
     $pmux_2                         6
     $pmux_3                         6
     $pmux_4                        21
     $pmux_5                         6
     $pmux_7                         2
     $pmux_8                         1
     $reduce_and_2                  25
     $reduce_and_5                  22
     $reduce_bool_2                 36
     $reduce_or_10                  16
     $reduce_or_17                   6
     $reduce_or_2                   72
     $reduce_or_3                   18
     $reduce_or_4                    6
     $reduce_or_5                   10
     $sdff_1                        42
     $sdff_16                        2
     $sdff_17                        1
     $sdff_3                         7
     $sdff_4                         2
     $sdff_7                         1
     $sdffce_16                      8
     $sdffce_2                       2
     $sdffe_1                       55
     $sdffe_16                       6
     $sdffe_2                       12
     $sdffe_3                        1
     $sdffe_4                        1
     $sdffe_5                        4
     $shr_64                         2
     $sub_15                         1
     $sub_16                         3
     $sub_17                         6
     $sub_2                         12
     $sub_32                         4
     $sub_4                          1
     $sub_5                         15
     $sub_6                          6
     $sub_62                         1
     $sub_7                          4
     $sub_9                          1
     $xor_1                         26
     $xor_7                          1

