Analysis & Synthesis report for toplevel
Sun Dec 03 20:49:08 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Dec 03 20:49:08 2017           ;
; Quartus Prime Version       ; 16.0.2 Build 222 07/20/2016 SJ Lite Edition ;
; Revision Name               ; toplevel                                    ;
; Top-level Entity Name       ; toplevel                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; toplevel           ; toplevel           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 03 20:48:00 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "audio_IP.qsys"
Info (12250): 2017.12.03.20:48:19 Progress: Loading 350-final-project/audio_IP.qsys
Info (12250): 2017.12.03.20:48:19 Progress: Reading input file
Info (12250): 2017.12.03.20:48:20 Progress: Adding audio_0 [altera_up_avalon_audio 15.1]
Info (12250): 2017.12.03.20:48:21 Progress: Parameterizing module audio_0
Info (12250): 2017.12.03.20:48:21 Progress: Building connections
Info (12250): 2017.12.03.20:48:21 Progress: Parameterizing connections
Info (12250): 2017.12.03.20:48:21 Progress: Validating
Info (12250): 2017.12.03.20:48:21 Progress: Done reading input file
Info (12250): Audio_IP: Generating audio_IP "audio_IP" for QUARTUS_SYNTH
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "audio_IP" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Audio_IP: Done "audio_IP" with 2 modules, 7 files
Info (12249): Finished elaborating Qsys system entity "audio_IP.qsys"
Info (12248): Elaborating Qsys system entity "audio_config.qsys"
Info (12250): 2017.12.03.20:48:29 Progress: Loading 350-final-project/audio_config.qsys
Info (12250): 2017.12.03.20:48:30 Progress: Reading input file
Info (12250): 2017.12.03.20:48:30 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.1]
Info (12250): 2017.12.03.20:48:31 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2017.12.03.20:48:31 Progress: Building connections
Info (12250): 2017.12.03.20:48:31 Progress: Parameterizing connections
Info (12250): 2017.12.03.20:48:31 Progress: Validating
Info (12250): 2017.12.03.20:48:31 Progress: Done reading input file
Info (12250): Audio_config: Generating audio_config "audio_config" for QUARTUS_SYNTH
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "audio_config" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Audio_config: Done "audio_config" with 2 modules, 14 files
Info (12249): Finished elaborating Qsys system entity "audio_config.qsys"
Info (12248): Elaborating Qsys system entity "audio_clock.qsys"
Info (12250): 2017.12.03.20:48:38 Progress: Loading 350-final-project/audio_clock.qsys
Info (12250): 2017.12.03.20:48:39 Progress: Reading input file
Info (12250): 2017.12.03.20:48:39 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 15.1]
Info (12250): 2017.12.03.20:48:39 Progress: Parameterizing module audio_pll_0
Info (12250): 2017.12.03.20:48:39 Progress: Building connections
Info (12250): 2017.12.03.20:48:39 Progress: Parameterizing connections
Info (12250): 2017.12.03.20:48:39 Progress: Validating
Info (12250): 2017.12.03.20:48:40 Progress: Done reading input file
Info (12250): Audio_clock: Generating audio_clock "audio_clock" for QUARTUS_SYNTH
Info (12250): Audio_pll_0: "audio_clock" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Audio_clock: Done "audio_clock" with 4 modules, 5 files
Info (12249): Finished elaborating Qsys system entity "audio_clock.qsys"
Info (12248): Elaborating Qsys system entity "fft.qsys"
Info (12250): 2017.12.03.20:48:52 Progress: Loading DE2-115/fft.qsys
Info (12250): 2017.12.03.20:48:52 Progress: Reading input file
Info (12250): 2017.12.03.20:48:52 Progress: Adding fft_ii_0 [altera_fft_ii 16.0]
Info (12250): 2017.12.03.20:48:52 Progress: Parameterizing module fft_ii_0
Info (12250): 2017.12.03.20:48:52 Progress: Building connections
Info (12250): 2017.12.03.20:48:52 Progress: Parameterizing connections
Info (12250): 2017.12.03.20:48:53 Progress: Validating
Info (12250): 2017.12.03.20:48:53 Progress: Done reading input file
Info (12250): Fft: Generating fft "fft" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_1n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_1n1024sin.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_2n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_2n1024sin.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_3n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_3n1024sin.hex
Info (12250): Fft_ii_0: "fft" instantiated altera_fft_ii "fft_ii_0"
Info (12250): Fft: Done "fft" with 2 modules, 108 files
Info (12249): Finished elaborating Qsys system entity "fft.qsys"
Error (10170): Verilog HDL syntax error at toplevel.v(12) near text: "<";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/jsw51/Documents/GitHub/350-final-project/toplevel.v Line: 12
Error (10112): Ignored design unit "toplevel" at toplevel.v(3) due to previous errors File: C:/Users/jsw51/Documents/GitHub/350-final-project/toplevel.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file toplevel.v
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de2-115/de2-115/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/DE2-115/DE2-115/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/audio_ip.v
    Info (12023): Found entity 1: audio_IP File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/audio_ip.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_ip/submodules/audio_ip_audio_0.v
    Info (12023): Found entity 1: audio_IP_audio_0 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_ip/submodules/audio_ip_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/audio_config.v
    Info (12023): Found entity 1: audio_config File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/audio_config.v Line: 6
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v
    Info (12023): Found entity 1: audio_config_audio_and_video_config_0 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_clock/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_clock/audio_clock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_clock/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_clock/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_clock/submodules/audio_clock_audio_pll_0.v
    Info (12023): Found entity 1: audio_clock_audio_pll_0 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_clock/submodules/audio_clock_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_clock/submodules/audio_clock_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_clock_audio_pll_0_audio_pll File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/audio_clock/submodules/audio_clock_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/fft.v
    Info (12023): Found entity 1: fft File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/fft.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/fft/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 122
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/fft_fft_ii_0.sv Line: 15
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/db/ip/fft/submodules/twid_rom.vhd Line: 59
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings
    Error: Peak virtual memory: 946 megabytes
    Error: Processing ended: Sun Dec 03 20:49:08 2017
    Error: Elapsed time: 00:01:08
    Error: Total CPU time (on all processors): 00:01:59


