timestamp=1722633471619

[~A]
LastVerilogToplevel=tb_secondlargest
ModifyID=1
Version=74
design.sv_testbench.sv=0*699*1497

[~MFT]
0=5|0work.mgf|1497|0
1=3|1work.mgf|2057|0
3=6|3work.mgf|3123|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92160ebe3488dae905b467552dedb53f03df

[circuit_second_largest]
A/circuit_second_largest=22|../design.sv|1|1*390
BinL64/circuit_second_largest=3*174
R=../design.sv|1
SLP=3*1332
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|7cbd1389a3df468ae3696ab7b023d10d86686da41cc60deb017c574c5452f18e8119fadb724630e99166e53891b726f0

[tb_secondlargest]
A/tb_secondlargest=22|../testbench.sv|1|1*2057
BinL64/tb_secondlargest=3*1800
R=../testbench.sv|1
SLP=3*3123
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8f80ce635c3a918ce104fdf22d659e4a54543240d5550f79ebac8889d68a7c0391a9b44e77bf5d0ae3f4e927c56bec08

[~U]
$root=12|0*0|
circuit_second_largest=12|0*198|
tb_secondlargest=12|0*475||0x10
