// Seed: 577126862
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input logic id_9
);
  assign id_2 = id_4[1];
endmodule
