
*** Running vivado
    with args -log ublaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ublaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phoenix8899/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top ublaze_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.dcp' for cell 'ublaze_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.dcp' for cell 'ublaze_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.dcp' for cell 'ublaze_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.dcp' for cell 'ublaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.dcp' for cell 'ublaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.dcp' for cell 'ublaze_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_xbar_0/ublaze_xbar_0.dcp' for cell 'ublaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_lmb_bram_0/ublaze_lmb_bram_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.398 ; gain = 538.531 ; free physical = 8009 ; free virtual = 14054
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ublaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 8010 ; free virtual = 14055
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.484 ; gain = 1005.496 ; free physical = 8010 ; free virtual = 14055
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 8003 ; free virtual = 14049

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bea10b49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7937 ; free virtual = 13983
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 157 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12c85e94f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7937 ; free virtual = 13983
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 55 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e5d5cf68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7939 ; free virtual = 13984
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 630 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ublaze_i/clk_wiz_1/inst/clk_out1_ublaze_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net ublaze_i/clk_wiz_1/inst/clk_out1_ublaze_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1ab10386b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7939 ; free virtual = 13984
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e4513f9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7938 ; free virtual = 13983
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ede7879

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7937 ; free virtual = 13982
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              99  |             157  |                                              3  |
|  Constant propagation         |              10  |              55  |                                              0  |
|  Sweep                        |               0  |             630  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7937 ; free virtual = 13982
Ending Logic Optimization Task | Checksum: 12c923bed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7937 ; free virtual = 13982

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13982
Ending Netlist Obfuscation Task | Checksum: 12c923bed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13982
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7936 ; free virtual = 13982
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7932 ; free virtual = 13978
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7931 ; free virtual = 13977
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ublaze_wrapper_drc_opted.rpt -pb ublaze_wrapper_drc_opted.pb -rpx ublaze_wrapper_drc_opted.rpx
Command: report_drc -file ublaze_wrapper_drc_opted.rpt -pb ublaze_wrapper_drc_opted.pb -rpx ublaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7923 ; free virtual = 13970
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1025f1a85

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7923 ; free virtual = 13970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7923 ; free virtual = 13970

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f1154a0

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7905 ; free virtual = 13952

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 108693c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7908 ; free virtual = 13955

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 108693c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7909 ; free virtual = 13956
Phase 1 Placer Initialization | Checksum: 108693c46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7909 ; free virtual = 13956

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fc1ecc4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7899 ; free virtual = 13946
Phase 2 Global Placement | Checksum: 19eb5e19b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7890 ; free virtual = 13937

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19eb5e19b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7890 ; free virtual = 13937

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6e6aed0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7889 ; free virtual = 13936

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: baf50a4f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7889 ; free virtual = 13936

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7ca9d687

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7889 ; free virtual = 13936

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c86c49e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7887 ; free virtual = 13934

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12e44a53f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7888 ; free virtual = 13935

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12e44a53f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7888 ; free virtual = 13935
Phase 3 Detail Placement | Checksum: 12e44a53f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7888 ; free virtual = 13935

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf283b13

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf283b13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7893 ; free virtual = 13940
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.961. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22c209c5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7893 ; free virtual = 13940
Phase 4.1 Post Commit Optimization | Checksum: 22c209c5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7893 ; free virtual = 13940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22c209c5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7894 ; free virtual = 13941

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22c209c5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7895 ; free virtual = 13942

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7895 ; free virtual = 13942
Phase 4.4 Final Placement Cleanup | Checksum: 246e734cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7895 ; free virtual = 13942
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 246e734cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7895 ; free virtual = 13942
Ending Placer Task | Checksum: 1c5d3ed83

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7905 ; free virtual = 13952
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7905 ; free virtual = 13952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7905 ; free virtual = 13952
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7899 ; free virtual = 13948
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7895 ; free virtual = 13948
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ublaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7894 ; free virtual = 13943
INFO: [runtcl-4] Executing : report_utilization -file ublaze_wrapper_utilization_placed.rpt -pb ublaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ublaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2395.484 ; gain = 0.000 ; free physical = 7899 ; free virtual = 13948
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: edab3799 ConstDB: 0 ShapeSum: d828b5ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aabb523e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2449.309 ; gain = 53.824 ; free physical = 7792 ; free virtual = 13841
Post Restoration Checksum: NetGraph: 254db733 NumContArr: 856d9b0b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aabb523e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2473.305 ; gain = 77.820 ; free physical = 7760 ; free virtual = 13809

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aabb523e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2502.305 ; gain = 106.820 ; free physical = 7729 ; free virtual = 13778

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aabb523e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2502.305 ; gain = 106.820 ; free physical = 7729 ; free virtual = 13778
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 193a4de71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2518.367 ; gain = 122.883 ; free physical = 7718 ; free virtual = 13767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.058 | TNS=0.000  | WHS=-0.259 | THS=-123.252|

Phase 2 Router Initialization | Checksum: 1b41f7dbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2518.367 ; gain = 122.883 ; free physical = 7716 ; free virtual = 13765

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a6173367

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7712 ; free virtual = 13761

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 568c428e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bd08bb2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763
Phase 4 Rip-up And Reroute | Checksum: 1bd08bb2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bd08bb2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bd08bb2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763
Phase 5 Delay and Skew Optimization | Checksum: 1bd08bb2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d06bc4ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7713 ; free virtual = 13762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.864  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 273049438

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7713 ; free virtual = 13762
Phase 6 Post Hold Fix | Checksum: 273049438

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7713 ; free virtual = 13762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05549 %
  Global Horizontal Routing Utilization  = 1.32847 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d56a9e0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7713 ; free virtual = 13762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d56a9e0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7713 ; free virtual = 13762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 179051818

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.864  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 179051818

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7714 ; free virtual = 13763
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7746 ; free virtual = 13795

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2535.367 ; gain = 139.883 ; free physical = 7746 ; free virtual = 13795
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.367 ; gain = 0.000 ; free physical = 7746 ; free virtual = 13795
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.367 ; gain = 0.000 ; free physical = 7741 ; free virtual = 13792
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2535.367 ; gain = 0.000 ; free physical = 7735 ; free virtual = 13791
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ublaze_wrapper_drc_routed.rpt -pb ublaze_wrapper_drc_routed.pb -rpx ublaze_wrapper_drc_routed.rpx
Command: report_drc -file ublaze_wrapper_drc_routed.rpt -pb ublaze_wrapper_drc_routed.pb -rpx ublaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ublaze_wrapper_methodology_drc_routed.rpt -pb ublaze_wrapper_methodology_drc_routed.pb -rpx ublaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ublaze_wrapper_methodology_drc_routed.rpt -pb ublaze_wrapper_methodology_drc_routed.pb -rpx ublaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ublaze_wrapper_power_routed.rpt -pb ublaze_wrapper_power_summary_routed.pb -rpx ublaze_wrapper_power_routed.rpx
Command: report_power -file ublaze_wrapper_power_routed.rpt -pb ublaze_wrapper_power_summary_routed.pb -rpx ublaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ublaze_wrapper_route_status.rpt -pb ublaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ublaze_wrapper_timing_summary_routed.rpt -pb ublaze_wrapper_timing_summary_routed.pb -rpx ublaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ublaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ublaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ublaze_wrapper_bus_skew_routed.rpt -pb ublaze_wrapper_bus_skew_routed.pb -rpx ublaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ublaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ublaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2923.145 ; gain = 211.625 ; free physical = 7636 ; free virtual = 13695
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 17:53:35 2019...
