<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p455" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_455{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_455{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_455{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_455{left:70px;bottom:1084px;}
#t5_455{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_455{left:392px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_455{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_455{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_455{left:96px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_455{left:436px;bottom:997px;letter-spacing:-0.15px;}
#tb_455{left:124px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tc_455{left:124px;bottom:959px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#td_455{left:124px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_455{left:124px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_455{left:124px;bottom:900px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_455{left:124px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#th_455{left:124px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_455{left:124px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tj_455{left:124px;bottom:828px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_455{left:124px;bottom:811px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tl_455{left:70px;bottom:768px;}
#tm_455{left:96px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_455{left:457px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_455{left:96px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tp_455{left:70px;bottom:728px;}
#tq_455{left:96px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_455{left:422px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_455{left:96px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_455{left:70px;bottom:689px;}
#tu_455{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tv_455{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_455{left:297px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_455{left:96px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_455{left:70px;bottom:632px;}
#tz_455{left:96px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_455{left:505px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_455{left:96px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_455{left:70px;bottom:592px;}
#t13_455{left:96px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_455{left:679px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_455{left:96px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_455{left:96px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#t17_455{left:96px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_455{left:70px;bottom:519px;}
#t19_455{left:96px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_455{left:557px;bottom:522px;letter-spacing:-0.04px;}
#t1b_455{left:572px;bottom:522px;letter-spacing:-0.16px;}
#t1c_455{left:660px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_455{left:96px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_455{left:96px;bottom:489px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1f_455{left:70px;bottom:462px;}
#t1g_455{left:96px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_455{left:96px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_455{left:433px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_455{left:96px;bottom:432px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1k_455{left:70px;bottom:406px;}
#t1l_455{left:96px;bottom:409px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1m_455{left:453px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_455{left:96px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_455{left:96px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1p_455{left:70px;bottom:349px;}
#t1q_455{left:96px;bottom:353px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t1r_455{left:400px;bottom:353px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1s_455{left:96px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_455{left:96px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_455{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_455{left:96px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1w_455{left:70px;bottom:227px;letter-spacing:0.14px;}
#t1x_455{left:152px;bottom:227px;letter-spacing:0.16px;}
#t1y_455{left:70px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_455{left:70px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#t20_455{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t21_455{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t22_455{left:70px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.69px;}

.s1_455{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_455{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_455{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_455{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_455{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_455{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_455{font-size:14px;font-family:Arial-Bold_3ea;color:#000;}
.s8_455{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts455" type="text/css" >

@font-face {
	font-family: Arial-Bold_3ea;
	src: url("fonts/Arial-Bold_3ea.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg455Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg455" style="-webkit-user-select: none;"><object width="935" height="1210" data="455/455.svg" type="image/svg+xml" id="pdf455" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_455" class="t s1_455">Vol. 3A </span><span id="t2_455" class="t s1_455">12-13 </span>
<span id="t3_455" class="t s2_455">MEMORY CACHE CONTROL </span>
<span id="t4_455" class="t s3_455">• </span><span id="t5_455" class="t s4_455">NW flag, bit 29 of control register CR0 </span><span id="t6_455" class="t s5_455">— Controls the write policy for system memory locations (see </span>
<span id="t7_455" class="t s5_455">Section 2.5, “Control Registers”). If the NW and CD flags are clear, write-back is enabled for the whole of </span>
<span id="t8_455" class="t s5_455">system memory, but may be restricted for individual pages or regions of memory by other cache-control </span>
<span id="t9_455" class="t s5_455">mechanisms. Table 12-5 shows how the other combinations of CD and NW flags affects caching. </span>
<span id="ta_455" class="t s6_455">NOTES </span>
<span id="tb_455" class="t s5_455">For the Pentium 4 and Intel Xeon processors, the NW flag is a don’t care flag; that is, when the CD </span>
<span id="tc_455" class="t s5_455">flag is set, the processor uses the no-fill cache mode, regardless of the setting of the NW flag. </span>
<span id="td_455" class="t s5_455">For Intel Atom processors, the NW flag is a don’t care flag; that is, when the CD flag is set, the </span>
<span id="te_455" class="t s5_455">processor disables caching, regardless of the setting of the NW flag. </span>
<span id="tf_455" class="t s5_455">For the Pentium processor, when the L1 cache is disabled (the CD and NW flags in control register </span>
<span id="tg_455" class="t s5_455">CR0 are set), external snoops are accepted in DP (dual-processor) systems and inhibited in unipro- </span>
<span id="th_455" class="t s5_455">cessor systems. </span>
<span id="ti_455" class="t s5_455">When snoops are inhibited, address parity is not checked and APCHK# is not asserted for a corrupt </span>
<span id="tj_455" class="t s5_455">address; however, when snoops are accepted, address parity is checked and APCHK# is asserted </span>
<span id="tk_455" class="t s5_455">for corrupt addresses. </span>
<span id="tl_455" class="t s3_455">• </span><span id="tm_455" class="t s4_455">PCD and PWT flags in paging-structure entries </span><span id="tn_455" class="t s5_455">— Control the memory type used to access paging </span>
<span id="to_455" class="t s5_455">structures and pages (see Section 4.9, “Paging and Memory Typing”). </span>
<span id="tp_455" class="t s3_455">• </span><span id="tq_455" class="t s4_455">PCD and PWT flags in control register CR3 </span><span id="tr_455" class="t s5_455">— Control the memory type used to access the first paging </span>
<span id="ts_455" class="t s5_455">structure of the current paging-structure hierarchy (see Section 4.9, “Paging and Memory Typing”). </span>
<span id="tt_455" class="t s3_455">• </span><span id="tu_455" class="t s4_455">G (global) flag in the page-directory and page-table entries (introduced to the IA-32 architecture in </span>
<span id="tv_455" class="t s4_455">the P6 family processors) </span><span id="tw_455" class="t s5_455">— Controls the flushing of TLB entries for individual pages. See Section 4.10, </span>
<span id="tx_455" class="t s5_455">“Caching Translation Information,” for more information about this flag. </span>
<span id="ty_455" class="t s3_455">• </span><span id="tz_455" class="t s4_455">PGE (page global enable) flag in control register CR4 </span><span id="t10_455" class="t s5_455">— Enables the establishment of global pages with </span>
<span id="t11_455" class="t s5_455">the G flag. See Section 4.10, “Caching Translation Information,” for more information about this flag. </span>
<span id="t12_455" class="t s3_455">• </span><span id="t13_455" class="t s4_455">Memory type range registers (MTRRs) (introduced in P6 family processors) </span><span id="t14_455" class="t s5_455">— Control the type of </span>
<span id="t15_455" class="t s5_455">caching used in specific regions of physical memory. Any of the caching types described in Section 12.3, </span>
<span id="t16_455" class="t s5_455">“Methods of Caching Available,” can be selected. See Section 12.11, “Memory Type Range Registers (MTRRs),” </span>
<span id="t17_455" class="t s5_455">for a detailed description of the MTRRs. </span>
<span id="t18_455" class="t s3_455">• </span><span id="t19_455" class="t s4_455">Page Attribute Table (PAT) MSR (introduced in the Pentium </span><span id="t1a_455" class="t s7_455">III </span><span id="t1b_455" class="t s4_455">processor) </span><span id="t1c_455" class="t s5_455">— Extends the memory </span>
<span id="t1d_455" class="t s5_455">typing capabilities of the processor to permit memory types to be assigned on a page-by-page basis (see </span>
<span id="t1e_455" class="t s5_455">Section 12.12, “Page Attribute Table (PAT)”). </span>
<span id="t1f_455" class="t s3_455">• </span><span id="t1g_455" class="t s4_455">Third-Level Cache Disable flag, bit 6 of the IA32_MISC_ENABLE MSR (Available only in processors </span>
<span id="t1h_455" class="t s4_455">based on Intel NetBurst microarchitecture) </span><span id="t1i_455" class="t s5_455">— Allows the L3 cache to be disabled and enabled, indepen- </span>
<span id="t1j_455" class="t s5_455">dently of the L1 and L2 caches. </span>
<span id="t1k_455" class="t s3_455">• </span><span id="t1l_455" class="t s4_455">KEN# and WB/WT# pins (Pentium processor) </span><span id="t1m_455" class="t s5_455">— Allow external hardware to control the caching method </span>
<span id="t1n_455" class="t s5_455">used for specific areas of memory. They perform similar (but not identical) functions to the MTRRs in the P6 </span>
<span id="t1o_455" class="t s5_455">family processors. </span>
<span id="t1p_455" class="t s3_455">• </span><span id="t1q_455" class="t s4_455">PCD and PWT pins (Pentium processor) </span><span id="t1r_455" class="t s5_455">— These pins (which are associated with the PCD and PWT flags in </span>
<span id="t1s_455" class="t s5_455">control register CR3 and in the page-directory and page-table entries) permit caching in an external L2 cache </span>
<span id="t1t_455" class="t s5_455">to be controlled on a page-by-page basis, consistent with the control exercised on the L1 cache of these </span>
<span id="t1u_455" class="t s5_455">processors. The P6 and more recent processor families do not provide these pins because the L2 cache in </span>
<span id="t1v_455" class="t s5_455">internal to the chip package. </span>
<span id="t1w_455" class="t s8_455">12.5.2 </span><span id="t1x_455" class="t s8_455">Precedence of Cache Controls </span>
<span id="t1y_455" class="t s5_455">The cache control flags and MTRRs operate hierarchically for restricting caching. That is, if the CD flag is set, </span>
<span id="t1z_455" class="t s5_455">caching is prevented globally (see Table 12-5). If the CD flag is clear, the page-level cache control flags and/or the </span>
<span id="t20_455" class="t s5_455">MTRRs can be used to restrict caching. If there is an overlap of page-level and MTRR caching controls, the mecha- </span>
<span id="t21_455" class="t s5_455">nism that prevents caching has precedence. For example, if an MTRR makes a region of system memory uncache- </span>
<span id="t22_455" class="t s5_455">able, a page-level caching control cannot be used to enable caching for a page in that region. The converse is also </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
