7> Design Verilog program to implement types of De-Multiplexer. 


module Demux(D,S,Y0,Y1);
	input D;
	input S;
	output Y0,Y1;
	assign {Y1,Y0} = D << S;
endmodule 



module Demux24(D,S,Y0,Y1,Y2,Y3);
	input D;
	input [1:0]S;
	output Y0,Y1,Y2,Y3;
	assign {Y3,Y2,Y1,Y0} = D << S;
endmodule 



module Demux18(D,S,Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7);
	input D;
	input [2:0]S;
	output Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7;
	assign {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} = D << S;
endmodule 