@W: BN132 :"d:\libero_tests\i2c_smart_build\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\i2c_smart_build\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\i2c_smart_build\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\i2c_smart_build\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"d:\libero_tests\i2c_smart_build\component\work\mss_sys_i2c_sb\ccc_0\mss_sys_i2c_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT447 :"d:/libero_tests/i2c_smart_build/designer/mss_sys_i2c_sb/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { CORERESETP_0.CONFIG1_DONE CORERESETP_0.CONFIG2_DONE CORERESETP_0.SDIF*_PERST_N CORERESETP_0.SDIF*_PSEL CORERESETP_0.SDIF*_PWRITE CORERESETP_0.SDIF*_PRDATA[*] CORERESETP_0.SOFT_EXT_RESET_OUT CORERESETP_0.SOFT_RESET_F2M CORERESETP_0.SOFT_M3_RESET CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET CORERESETP_0.SOFT_FDDR_CORE_RESET CORERESETP_0.SOFT_SDIF*_PHY_RESET CORERESETP_0.SOFT_SDIF*_CORE_RESET CORERESETP_0.SOFT_SDIF0_0_CORE_RESET CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/i2c_smart_build/designer/mss_sys_i2c_sb/synthesis.fdc":13:0:13:0|Timing constraint (through [get_pins { MSS_sys_i2c_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
