{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744848786353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744848786358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 17:13:06 2025 " "Processing started: Wed Apr 16 17:13:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744848786358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848786358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partI -c partI " "Command: quartus_map --read_settings_files=on --write_settings_files=off partI -c partI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848786358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744848786620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744848786620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/test/tb_parti.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180 labs/lab2/test/tb_parti.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_partI " "Found entity 1: tb_partI" {  } { { "../../test/tb_partI.v" "" { Text "C:/EEC 180 Labs/lab2/test/tb_partI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744848794059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848794059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/hdl/full_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file /eec 180 labs/lab2/hdl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../hdl/full_adder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744848794060 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_test_bench " "Found entity 2: full_adder_test_bench" {  } { { "../../hdl/full_adder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/full_adder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744848794060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848794060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../hdl/n_full_adder.v " "Can't analyze file -- file ../../hdl/n_full_adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744848794062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180 labs/lab2/hdl/generic_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180 labs/lab2/hdl/generic_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_full_adder " "Found entity 1: generic_full_adder" {  } { { "../../hdl/generic_full_adder.v" "" { Text "C:/EEC 180 Labs/lab2/hdl/generic_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744848794064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848794064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parti.v 1 1 " "Using design file parti.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 partI " "Found entity 1: partI" {  } { { "parti.v" "" { Text "C:/EEC 180 Labs/lab2/synthesis/partI/parti.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744848794099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744848794099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partI " "Elaborating entity \"partI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744848794105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_full_adder generic_full_adder:eight_bit_full_adder " "Elaborating entity \"generic_full_adder\" for hierarchy \"generic_full_adder:eight_bit_full_adder\"" {  } { { "parti.v" "eight_bit_full_adder" { Text "C:/EEC 180 Labs/lab2/synthesis/partI/parti.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744848794133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder generic_full_adder:eight_bit_full_adder\|full_adder:generic_full_adder\[0\].full_adder_i " "Elaborating entity \"full_adder\" for hierarchy \"generic_full_adder:eight_bit_full_adder\|full_adder:generic_full_adder\[0\].full_adder_i\"" {  } { { "../../hdl/generic_full_adder.v" "generic_full_adder\[0\].full_adder_i" { Text "C:/EEC 180 Labs/lab2/hdl/generic_full_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744848794136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744848794627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744848795073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744848795073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744848795131 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744848795131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744848795131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744848795131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744848795149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 17:13:15 2025 " "Processing ended: Wed Apr 16 17:13:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744848795149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744848795149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744848795149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744848795149 ""}
