#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Aug 18 21:15:15 2015
# Process ID: 8167
# Log file: ~/parallella/parallella-fpga/7020_hdmi/vivado.log
# Journal file: ~/parallella/parallella-fpga/7020_hdmi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project 7020_hdmi.xpr
INFO: [Project 1-313] Project file moved from '~/parallella/parallella-fpga/7020_hdmi' since last save.
Scanning sources...
Finished scanning sources
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'elink2_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'elink_testbench.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5732.324 ; gain = 98.559 ; free physical = 4359 ; free virtual = 29693
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {elink2_top_fifo_103x16_write_0 elink2_top_fifo_103x32_write_0 elink2_top_axi_bram_ctrl_2_0 elink2_top_fifo_103x16_rdreq_0 elink2_top_fifo_103x32_rdreq_0 elink2_top_axi_protocol_converter_0_0 elink2_top_axi_protocol_converter_0_1 elink2_top_fifo_103x16_rresp_0 elink2_top_fifo_103x32_rresp_0 elink2_top_axi_protocol_converter_0_2 elink2_top_util_vector_logic_0_0 elink_testbench_fifo_103x32_0_2 elink_testbench_axi_bram_ctrl_0_0 elink_testbench_fifo_103x16_0_1 elink_testbench_fifo_103x32_0_0 elink_testbench_fifo_generator_0_0 elink_testbench_axi_protocol_converter_0_2 elink_testbench_axi_bram_ctrl_2_2 elink_testbench_blk_mem_gen_0_1 elink_testbench_fifo_103x16_0_0 elink_testbench_axi_protocol_converter_0_0 elink_testbench_axi_bram_ctrl_0_1 elink_testbench_fifo_103x32_0_1 elink_testbench_axi_protocol_converter_0_1 elink_testbench_blk_mem_gen_0_0}]
Upgrading '~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink2_top/elink2_top.bd'
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva.com:Adapteva:parallella_gpio_emio:1.0 - parallella_gpio_emio_0
Adding component instance block -- adapteva.com:Adapteva:parallella_i2c:1.0 - parallella_i2c_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_write
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_write
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Successfully read diagram <elink2_top> from BD file <~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink2_top/elink2_top.bd>
Wrote  : <~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink2_top/elink2_top.bd> 
Upgrading '~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink_testbench/elink_testbench.bd'
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_0
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_1
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- adapteva.com:Adapteva:elink_gold:1.0 - elink_gold_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_write
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_write
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Successfully read diagram <elink_testbench> from BD file <~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink_testbench/elink_testbench.bd>
Wrote  : <~/parallella/parallella-fpga/7020_hdmi/7020_hdmi.srcs/sources_1/bd/elink_testbench/elink_testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 5915.176 ; gain = 163.957 ; free physical = 4117 ; free virtual = 29481
close_project
