{"files":[{"patch":"@@ -2453,13 +2453,0 @@\n-  %}\n-  ins_pipe(pipe_slow);\n-%}\n-\n-instruct vmask_gen_sub(vRegMask dst, iRegL src1, iRegL src2) %{\n-  match(Set dst (VectorMaskGen (SubL src1 src2)));\n-  format %{ \"vmask_gen_sub $dst, $src2, $src1\" %}\n-  ins_encode %{\n-    BasicType bt = Matcher::vector_element_basic_type(this);\n-    Assembler::SEW sew = Assembler::elemtype_to_sew(bt);\n-    __ sub(t1, $src1$$Register, $src2$$Register);\n-    __ vsetvli(t0, t1, sew);\n-    __ vmxnor_mm(as_VectorRegister($dst$$reg), as_VectorRegister($dst$$reg), as_VectorRegister($dst$$reg));\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":0,"deletions":13,"binary":false,"changes":13,"status":"modified"}]}