Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5ad6f57cf844499192095c4d428547cb --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'MEM_wreg_addr' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:348]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MEM_whilo' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:352]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FROMEX_MEM_wd' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:372]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'I_FROMEX_MEM_whilo' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'MEM_wreg_addr' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:423]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WB_wreg_addr' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:426]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MEM_whilo' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WB_hi_data' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WB_lo_data' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:434]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'I_FromMEMWB_hi' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:449]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'I_FromMEMWB_lo' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'stall' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'flush' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:461]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FromMEM_WB_waddr' [C:/Users/91867/Desktop/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:480]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instrution_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HILO
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.TOP_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
