// Seed: 1411888267
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14
);
  assign id_3 = id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    output wire  id_2,
    output wire  id_3,
    input  tri1  id_4,
    input  wire  id_5
);
  wire  id_7;
  wire  id_8;
  logic id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
