irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define PERF -define POST -debug -f file_list.f -v ~iclabta01/umc018/Verilog/umc18_neg.v -v ~iclabta01/umc018/Verilog/umc18io3v5v.v -incdir /usr/synthesis/dw/sim_ver/ -maxdelays -nontcglitch
