

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Thu Jun 15 12:11:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  16402|  19531|  16395|  19524| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+----------------------+-------+-------+-------+-------+----------+
        |                                                |                      |    Latency    |    Interval   | Pipeline |
        |                    Instance                    |        Module        |  min  |  max  |  min  |  max  |   Type   |
        +------------------------------------------------+----------------------+-------+-------+-------+-------+----------+
        |grp_sweep_algorithm_DECM_fu_78                  |sweep_algorithm_DECM  |  16394|  19523|  16394|  19523|   none   |
        |grp_write_data_fu_96                            |write_data            |      7|      7|      7|      7|   none   |
        |grp_read_data_fu_115                            |read_data             |      1|      1|      1|      1| function |
        |p_Val2_cast_loc_ch_Block_arrayctor_loop_fu_133  |Block_arrayctor_loop  |      0|      0|      0|      0|   none   |
        +------------------------------------------------+----------------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: buf_DISTANCEX_out_V (37)  [1/1] 2.32ns  loc: axi_algorithm.cpp:17
arrayctor.loop1.preheader:16  %buf_DISTANCEX_out_V = alloca [4 x i32], align 4


 <State 2>: 0.00ns
ST_2: buf_Tj_in_0_V (41)  [2/2] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:20  %buf_Tj_in_0_V = call fastcc i32 @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V)


 <State 3>: 0.00ns
ST_3: buf_Tj_in_0_V (41)  [1/2] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:20  %buf_Tj_in_0_V = call fastcc i32 @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V)

ST_3: p_Val2_cast_loc_ch (42)  [1/1] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:21  %p_Val2_cast_loc_ch = call fastcc i24 @Block_arrayctor.loop(i32 %buf_Tj_in_0_V)

ST_3: StgValue_12 (43)  [2/2] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:22  call fastcc void @sweep_algorithm_DECM(i24 %p_Val2_cast_loc_ch, [4 x i32]* %buf_DISTANCEX_out_V)


 <State 4>: 0.00ns
ST_4: StgValue_13 (43)  [1/2] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:22  call fastcc void @sweep_algorithm_DECM(i24 %p_Val2_cast_loc_ch, [4 x i32]* %buf_DISTANCEX_out_V)


 <State 5>: 0.00ns
ST_5: StgValue_14 (44)  [2/2] 0.00ns  loc: axi_algorithm.cpp:33
arrayctor.loop1.preheader:23  call fastcc void @write_data([4 x i32]* %buf_DISTANCEX_out_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 6>: 0.00ns
ST_6: StgValue_15 (44)  [1/2] 0.00ns  loc: axi_algorithm.cpp:33
arrayctor.loop1.preheader:23  call fastcc void @write_data([4 x i32]* %buf_DISTANCEX_out_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 7>: 0.00ns
ST_7: StgValue_16 (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:8
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_7: StgValue_17 (22)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALG_data_V), !map !113

ST_7: StgValue_18 (23)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_keep_V), !map !117

ST_7: StgValue_19 (24)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_strb_V), !map !121

ST_7: StgValue_20 (25)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_user_V), !map !125

ST_7: StgValue_21 (26)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALG_last_V), !map !129

ST_7: StgValue_22 (27)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_id_V), !map !133

ST_7: StgValue_23 (28)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_dest_V), !map !137

ST_7: StgValue_24 (29)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALG_data_V), !map !141

ST_7: StgValue_25 (30)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_keep_V), !map !147

ST_7: StgValue_26 (31)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_strb_V), !map !151

ST_7: StgValue_27 (32)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_user_V), !map !155

ST_7: StgValue_28 (33)  [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALG_last_V), !map !159

ST_7: StgValue_29 (34)  [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_id_V), !map !163

ST_7: StgValue_30 (35)  [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_dest_V), !map !167

ST_7: StgValue_31 (36)  [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axi_algorithm_str) nounwind

ST_7: StgValue_32 (38)  [1/1] 0.00ns  loc: axi_algorithm.cpp:9
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_7: StgValue_33 (39)  [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_34 (40)  [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_35 (45)  [1/1] 0.00ns  loc: axi_algorithm.cpp:35
arrayctor.loop1.preheader:24  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ aux_array_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sum_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ aux_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ vector_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ derivada_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ contador]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_DISTANCEX_out_V (alloca              ) [ 00111110]
buf_Tj_in_0_V       (call                ) [ 00000000]
p_Val2_cast_loc_ch  (call                ) [ 00001000]
StgValue_13         (call                ) [ 00000000]
StgValue_15         (call                ) [ 00000000]
StgValue_16         (specdataflowpipeline) [ 00000000]
StgValue_17         (specbitsmap         ) [ 00000000]
StgValue_18         (specbitsmap         ) [ 00000000]
StgValue_19         (specbitsmap         ) [ 00000000]
StgValue_20         (specbitsmap         ) [ 00000000]
StgValue_21         (specbitsmap         ) [ 00000000]
StgValue_22         (specbitsmap         ) [ 00000000]
StgValue_23         (specbitsmap         ) [ 00000000]
StgValue_24         (specbitsmap         ) [ 00000000]
StgValue_25         (specbitsmap         ) [ 00000000]
StgValue_26         (specbitsmap         ) [ 00000000]
StgValue_27         (specbitsmap         ) [ 00000000]
StgValue_28         (specbitsmap         ) [ 00000000]
StgValue_29         (specbitsmap         ) [ 00000000]
StgValue_30         (specbitsmap         ) [ 00000000]
StgValue_31         (spectopmodule       ) [ 00000000]
StgValue_32         (specinterface       ) [ 00000000]
StgValue_33         (specinterface       ) [ 00000000]
StgValue_34         (specinterface       ) [ 00000000]
StgValue_35         (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_AX_ALG_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_AX_ALG_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_AX_ALG_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_AX_ALG_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_AX_ALG_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_AX_ALG_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_AX_ALG_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_AX_ALG_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_AX_ALG_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_AX_ALG_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_AX_ALG_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_AX_ALG_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_AX_ALG_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_AX_ALG_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="aux_array_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sum_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aux_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vector_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_V_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="derivada_V_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="derivada_V_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="contador">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contador"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_arrayctor.loop"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_algorithm_DECM"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_algorithm_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_DISTANCEX_out_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_DISTANCEX_out_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_sweep_algorithm_DECM_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="3" bw="24" slack="0"/>
<pin id="83" dir="0" index="4" bw="42" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_data_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="0"/>
<pin id="102" dir="0" index="5" bw="4" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="5" slack="0"/>
<pin id="105" dir="0" index="8" bw="5" slack="0"/>
<pin id="106" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_read_data_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="0" index="3" bw="4" slack="0"/>
<pin id="120" dir="0" index="4" bw="4" slack="0"/>
<pin id="121" dir="0" index="5" bw="1" slack="0"/>
<pin id="122" dir="0" index="6" bw="5" slack="0"/>
<pin id="123" dir="0" index="7" bw="5" slack="0"/>
<pin id="124" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="buf_Tj_in_0_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Val2_cast_loc_ch_Block_arrayctor_loop_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_cast_loc_ch/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_Val2_cast_loc_ch_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="1"/>
<pin id="142" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_cast_loc_ch "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="115" pin="8"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALG_data_V | {5 6 }
	Port: output_AX_ALG_keep_V | {5 6 }
	Port: output_AX_ALG_strb_V | {5 6 }
	Port: output_AX_ALG_user_V | {5 6 }
	Port: output_AX_ALG_last_V | {5 6 }
	Port: output_AX_ALG_id_V | {5 6 }
	Port: output_AX_ALG_dest_V | {5 6 }
	Port: aux_array_V_1 | {3 4 }
	Port: sum_V | {3 4 }
	Port: aux_array_V | {3 4 }
	Port: vector_V_0 | {3 4 }
	Port: derivada_V_0 | {3 4 }
	Port: contador | {3 4 }
 - Input state : 
	Port: axi_algorithm : input_AX_ALG_data_V | {2 }
	Port: axi_algorithm : input_AX_ALG_keep_V | {2 }
	Port: axi_algorithm : input_AX_ALG_strb_V | {2 }
	Port: axi_algorithm : input_AX_ALG_user_V | {2 }
	Port: axi_algorithm : input_AX_ALG_last_V | {2 }
	Port: axi_algorithm : input_AX_ALG_id_V | {2 }
	Port: axi_algorithm : input_AX_ALG_dest_V | {2 }
	Port: axi_algorithm : aux_array_V_1 | {3 4 }
	Port: axi_algorithm : sum_V | {3 4 }
	Port: axi_algorithm : aux_array_V | {3 4 }
	Port: axi_algorithm : vector_V_0 | {3 4 }
	Port: axi_algorithm : derivada_V_0 | {3 4 }
	Port: axi_algorithm : contador | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		p_Val2_cast_loc_ch : 1
		StgValue_12 : 2
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |         grp_sweep_algorithm_DECM_fu_78         |    4    | 45.5947 |   1897  |   1674  |
|   call   |              grp_write_data_fu_96              |    0    |  3.538  |    42   |    32   |
|          |              grp_read_data_fu_115              |    0    |    0    |    0    |    0    |
|          | p_Val2_cast_loc_ch_Block_arrayctor_loop_fu_133 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    4    | 49.1327 |   1939  |   1706  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|    aux_array_V    |    1   |    0   |    0   |
|   aux_array_V_1   |    6   |    0   |    0   |
|buf_DISTANCEX_out_V|    0   |   128  |    4   |
|       sum_V       |    3   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   10   |   128  |    4   |
+-------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_Val2_cast_loc_ch_reg_140|   24   |
+--------------------------+--------+
|           Total          |   24   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_sweep_algorithm_DECM_fu_78 |  p1  |   2  |  24  |   48   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   48   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   49   |  1939  |  1706  |
|   Memory  |   10   |    -   |    -   |   128  |    4   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |    4   |   50   |  2091  |  1719  |
+-----------+--------+--------+--------+--------+--------+
