
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \uart_tx

2.2. Analyzing design hierarchy..
Top module:  \uart_tx
Removed 0 unused modules.
Module uart_tx directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== uart_tx ===

   Number of wires:                 85
   Number of wire bits:            633
   Number of public wires:          19
   Number of public wire bits:     374
   Number of ports:                  5
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $add                            2
     $anyinit                       12
     $assert                         8
     $assume                         1
     $eq                             7
     $ff                            17
     $gt                             1
     $logic_and                     11
     $logic_not                      4
     $lt                             2
     $mux                           18
     $ne                             1
     $not                            2
     $reduce_bool                    1
     $shiftx                         2
     $sub                            2

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module uart_tx.

End of script. Logfile hash: 24b8c26482, CPU: user 0.01s system 0.00s, MEM: 14.76 MB peak
Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 65% 2x write_smt2 (0 sec), 24% 2x read_ilang (0 sec), ...
