<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3978" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3978{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3978{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3978{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3978{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t5_3978{left:95px;bottom:1071px;letter-spacing:-0.16px;word-spacing:0.57px;}
#t6_3978{left:95px;bottom:1054px;letter-spacing:-0.16px;word-spacing:2.37px;}
#t7_3978{left:95px;bottom:1037px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t8_3978{left:95px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_3978{left:69px;bottom:994px;}
#ta_3978{left:95px;bottom:998px;letter-spacing:-0.16px;}
#tb_3978{left:173px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3978{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#td_3978{left:95px;bottom:956px;}
#te_3978{left:121px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_3978{left:121px;bottom:940px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tg_3978{left:95px;bottom:915px;}
#th_3978{left:121px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3978{left:121px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_3978{left:121px;bottom:872px;}
#tk_3978{left:147px;bottom:874px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_3978{left:121px;bottom:847px;}
#tm_3978{left:147px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3978{left:69px;bottom:823px;}
#to_3978{left:95px;bottom:826px;letter-spacing:-0.15px;}
#tp_3978{left:141px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tq_3978{left:95px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3978{left:95px;bottom:785px;}
#ts_3978{left:121px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3978{left:121px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3978{left:95px;bottom:744px;}
#tv_3978{left:121px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3978{left:121px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3978{left:121px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_3978{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3978{left:69px;bottom:661px;}
#t10_3978{left:95px;bottom:664px;letter-spacing:-0.2px;}
#t11_3978{left:151px;bottom:664px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t12_3978{left:95px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_3978{left:95px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3978{left:95px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_3978{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3978{left:69px;bottom:571px;}
#t17_3978{left:95px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t18_3978{left:215px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_3978{left:95px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3978{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3978{left:95px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3978{left:95px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3978{left:95px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3978{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_3978{left:95px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_3978{left:69px;bottom:424px;}
#t1h_3978{left:95px;bottom:428px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1i_3978{left:215px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3978{left:95px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1k_3978{left:95px;bottom:394px;letter-spacing:-0.14px;}
#t1l_3978{left:69px;bottom:368px;}
#t1m_3978{left:95px;bottom:371px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1n_3978{left:215px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1o_3978{left:95px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_3978{left:95px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_3978{left:95px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3978{left:95px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_3978{left:95px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_3978{left:95px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_3978{left:95px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1v_3978{left:69px;bottom:221px;}
#t1w_3978{left:95px;bottom:224px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#t1x_3978{left:213px;bottom:224px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1y_3978{left:577px;bottom:224px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1z_3978{left:95px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t20_3978{left:69px;bottom:181px;}
#t21_3978{left:95px;bottom:185px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t22_3978{left:194px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t23_3978{left:95px;bottom:168px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t24_3978{left:95px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t25_3978{left:95px;bottom:127px;}
#t26_3978{left:121px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t27_3978{left:121px;bottom:110px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3978{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3978{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3978{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3978{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3978{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3978{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3978" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3978Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3978" style="-webkit-user-select: none;"><object width="935" height="1210" data="3978/3978.svg" type="image/svg+xml" id="pdf3978" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3978" class="t s1_3978">26-8 </span><span id="t2_3978" class="t s1_3978">Vol. 3C </span>
<span id="t3_3978" class="t s2_3978">VMX NON-ROOT OPERATION </span>
<span id="t4_3978" class="t s3_3978">An execution of ENQCMD or ENQCMDS performs PASID translation only after checking for conditions that may </span>
<span id="t5_3978" class="t s3_3978">result in general-protection exception (the check of IA32_PASID.Valid for ENQCMD; the privilege-level check </span>
<span id="t6_3978" class="t s3_3978">for ENQCMDS), after loading the instruction's source operand from memory, and thus after any faults or </span>
<span id="t7_3978" class="t s3_3978">VM exits that the loading may cause (e.g., page faults or EPT violations). PASID translation occurs before the </span>
<span id="t8_3978" class="t s3_3978">actual enqueue store and thus before any faults or VM exits that it may cause. </span>
<span id="t9_3978" class="t s4_3978">• </span><span id="ta_3978" class="t s5_3978">INVPCID. </span><span id="tb_3978" class="t s3_3978">Behavior of the INVPCID instruction is determined first by the setting of the “enable INVPCID” </span>
<span id="tc_3978" class="t s3_3978">VM-execution control: </span>
<span id="td_3978" class="t s3_3978">— </span><span id="te_3978" class="t s3_3978">If the “enable INVPCID” VM-execution control is 0, INVPCID causes an invalid-opcode exception (#UD). </span>
<span id="tf_3978" class="t s3_3978">This exception takes priority over any other exception the instruction may incur. </span>
<span id="tg_3978" class="t s3_3978">— </span><span id="th_3978" class="t s3_3978">If the “enable INVPCID” VM-execution control is 1, treatment is based on the setting of the “INVLPG </span>
<span id="ti_3978" class="t s3_3978">exiting” VM-execution control: </span>
<span id="tj_3978" class="t s6_3978">• </span><span id="tk_3978" class="t s3_3978">If the “INVLPG exiting” VM-execution control is 0, INVPCID operates normally. </span>
<span id="tl_3978" class="t s6_3978">• </span><span id="tm_3978" class="t s3_3978">If the “INVLPG exiting” VM-execution control is 1, INVPCID causes a VM exit. </span>
<span id="tn_3978" class="t s4_3978">• </span><span id="to_3978" class="t s5_3978">IRET. </span><span id="tp_3978" class="t s3_3978">Behavior of IRET with regard to NMI blocking (see Table 25-3) is determined by the settings of the “NMI </span>
<span id="tq_3978" class="t s3_3978">exiting” and “virtual NMIs” VM-execution controls: </span>
<span id="tr_3978" class="t s3_3978">— </span><span id="ts_3978" class="t s3_3978">If the “NMI exiting” VM-execution control is 0, IRET operates normally and unblocks NMIs. (If the “NMI </span>
<span id="tt_3978" class="t s3_3978">exiting” VM-execution control is 0, the “virtual NMIs” control must be 0; see Section 27.2.1.1.) </span>
<span id="tu_3978" class="t s3_3978">— </span><span id="tv_3978" class="t s3_3978">If the “NMI exiting” VM-execution control is 1, IRET does not affect blocking of NMIs. If, in addition, the </span>
<span id="tw_3978" class="t s3_3978">“virtual NMIs” VM-execution control is 1, the logical processor tracks virtual-NMI blocking. In this case, </span>
<span id="tx_3978" class="t s3_3978">IRET removes any virtual-NMI blocking. </span>
<span id="ty_3978" class="t s3_3978">The unblocking of NMIs or virtual NMIs specified above occurs even if IRET causes a fault. </span>
<span id="tz_3978" class="t s4_3978">• </span><span id="t10_3978" class="t s5_3978">LMSW. </span><span id="t11_3978" class="t s3_3978">Outside of VMX non-root operation, LMSW loads its source operand into CR0[3:0], but it does not clear </span>
<span id="t12_3978" class="t s3_3978">CR0.PE if that bit is set. In VMX non-root operation, an execution of LMSW that does not cause a VM exit (see </span>
<span id="t13_3978" class="t s3_3978">Section 26.1.3) leaves unmodified any bit in CR0[3:0] corresponding to a bit set in the CR0 guest/host mask. </span>
<span id="t14_3978" class="t s3_3978">An attempt to set any other bit in CR0[3:0] to a value not supported in VMX operation (see Section 24.8) </span>
<span id="t15_3978" class="t s3_3978">causes a general-protection exception. Attempts to clear CR0.PE are ignored without fault. </span>
<span id="t16_3978" class="t s4_3978">• </span><span id="t17_3978" class="t s5_3978">MOV from CR0. </span><span id="t18_3978" class="t s3_3978">The behavior of MOV from CR0 is determined by the CR0 guest/host mask and the CR0 read </span>
<span id="t19_3978" class="t s3_3978">shadow. For each position corresponding to a bit clear in the CR0 guest/host mask, the destination operand is </span>
<span id="t1a_3978" class="t s3_3978">loaded with the value of the corresponding bit in CR0. For each position corresponding to a bit set in the CR0 </span>
<span id="t1b_3978" class="t s3_3978">guest/host mask, the destination operand is loaded with the value of the corresponding bit in the CR0 read </span>
<span id="t1c_3978" class="t s3_3978">shadow. Thus, if every bit is cleared in the CR0 guest/host mask, MOV from CR0 reads normally from CR0; if </span>
<span id="t1d_3978" class="t s3_3978">every bit is set in the CR0 guest/host mask, MOV from CR0 returns the value of the CR0 read shadow. </span>
<span id="t1e_3978" class="t s3_3978">Depending on the contents of the CR0 guest/host mask and the CR0 read shadow, bits may be set in the </span>
<span id="t1f_3978" class="t s3_3978">destination that would never be set when reading directly from CR0. </span>
<span id="t1g_3978" class="t s4_3978">• </span><span id="t1h_3978" class="t s5_3978">MOV from CR3. </span><span id="t1i_3978" class="t s3_3978">If the “enable EPT” VM-execution control is 1 and an execution of MOV from CR3 does not </span>
<span id="t1j_3978" class="t s3_3978">cause a VM exit (see Section 26.1.3), the value loaded from CR3 is a guest-physical address; see Section </span>
<span id="t1k_3978" class="t s3_3978">29.3.1. </span>
<span id="t1l_3978" class="t s4_3978">• </span><span id="t1m_3978" class="t s5_3978">MOV from CR4. </span><span id="t1n_3978" class="t s3_3978">The behavior of MOV from CR4 is determined by the CR4 guest/host mask and the CR4 read </span>
<span id="t1o_3978" class="t s3_3978">shadow. For each position corresponding to a bit clear in the CR4 guest/host mask, the destination operand is </span>
<span id="t1p_3978" class="t s3_3978">loaded with the value of the corresponding bit in CR4. For each position corresponding to a bit set in the CR4 </span>
<span id="t1q_3978" class="t s3_3978">guest/host mask, the destination operand is loaded with the value of the corresponding bit in the CR4 read </span>
<span id="t1r_3978" class="t s3_3978">shadow. Thus, if every bit is cleared in the CR4 guest/host mask, MOV from CR4 reads normally from CR4; if </span>
<span id="t1s_3978" class="t s3_3978">every bit is set in the CR4 guest/host mask, MOV from CR4 returns the value of the CR4 read shadow. </span>
<span id="t1t_3978" class="t s3_3978">Depending on the contents of the CR4 guest/host mask and the CR4 read shadow, bits may be set in the </span>
<span id="t1u_3978" class="t s3_3978">destination that would never be set when reading directly from CR4. </span>
<span id="t1v_3978" class="t s4_3978">• </span><span id="t1w_3978" class="t s5_3978">MOV from CR8. </span><span id="t1x_3978" class="t s3_3978">If the MOV from CR8 instruction does not cause a VM </span><span id="t1y_3978" class="t s3_3978">exit (see Section 26.1.3), its behavior is </span>
<span id="t1z_3978" class="t s3_3978">modified if the “use TPR shadow” VM-execution control is 1; see Section 30.3. </span>
<span id="t20_3978" class="t s4_3978">• </span><span id="t21_3978" class="t s5_3978">MOV to CR0. </span><span id="t22_3978" class="t s3_3978">An execution of MOV to CR0 that does not cause a VM exit (see Section 26.1.3) leaves </span>
<span id="t23_3978" class="t s3_3978">unmodified any bit in CR0 corresponding to a bit set in the CR0 guest/host mask. Treatment of attempts to </span>
<span id="t24_3978" class="t s3_3978">modify other bits in CR0 depends on the setting of the “unrestricted guest” VM-execution control: </span>
<span id="t25_3978" class="t s3_3978">— </span><span id="t26_3978" class="t s3_3978">If the control is 0, MOV to CR0 causes a general-protection exception if it attempts to set any bit in CR0 to </span>
<span id="t27_3978" class="t s3_3978">a value not supported in VMX operation (see Section 24.8). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
