 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : s9234
Version: F-2011.09-SP4
Date   : Mon Apr 11 21:25:55 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: DFF_142/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_142/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_142/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_142/Q (dff_68)                       0.00       1.22 f
  U1474/ZN (INVX0)                         0.96       2.18 r
  U828/Q (XOR2X2)                          0.63       2.81 f
  U1080/QN (NOR2X0)                        0.96       3.78 r
  U1079/Z (NBUFFX2)                        0.43       4.20 r
  U451/Q (XOR2X1)                          0.61       4.82 f
  U1405/QN (NAND2X0)                       0.27       5.09 r
  U929/QN (NAND3X0)                        0.20       5.29 f
  U1281/QN (NAND2X1)                       0.18       5.47 r
  U1344/QN (NAND2X0)                       0.57       6.04 f
  U344/Q (AO221X1)                         0.60       6.64 f
  U1251/QN (NAND2X0)                       0.13       6.77 r
  U1265/QN (NAND2X0)                       0.17       6.94 f
  U1285/QN (NAND3X0)                       0.16       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_37/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_202/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_37/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_37/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_37/Q (dff_173)                       0.00       1.22 f
  U1476/ZN (INVX0)                         0.94       2.16 r
  U950/Q (XOR2X2)                          0.63       2.79 f
  U1089/QN (NOR2X0)                        0.96       3.76 r
  U825/Z (NBUFFX4)                         0.48       4.24 r
  U463/Q (XOR2X1)                          0.63       4.86 f
  U1415/QN (NAND2X0)                       0.27       5.13 r
  U446/QN (NAND3X0)                        0.20       5.33 f
  U1137/QN (NAND2X1)                       0.18       5.51 r
  U1345/QN (NAND2X0)                       0.56       6.07 f
  U1200/Q (AO221X1)                        0.57       6.63 f
  U352/QN (NAND3X0)                        0.15       6.78 r
  U345/Q (AO22X1)                          0.33       7.11 r
  DFF_202/D (dff_8)                        0.00       7.11 r
  DFF_202/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_202/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_107/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_103            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_107/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_107/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_107/U3/ZN (INVX1)                    0.16       1.16 f
  DFF_107/Q (dff_103)                      0.00       1.16 f
  U1167/Q (OR2X1)                          0.76       1.92 f
  U939/QN (NOR2X0)                         0.32       2.24 r
  U1246/Q (AND2X1)                         0.40       2.65 r
  U1669/Q (OA21X1)                         0.53       3.18 r
  U1245/ZN (INVX0)                         0.28       3.46 f
  U1008/Z (NBUFFX2)                        0.37       3.82 f
  U557/QN (NAND4X0)                        0.93       4.75 r
  U849/Q (OR2X1)                           0.41       5.17 r
  U1043/Q (OA222X1)                        1.04       6.20 r
  U1672/QN (NOR2X0)                        0.17       6.37 f
  U826/Q (XOR2X2)                          0.44       6.81 r
  U542/Q (AO21X1)                          0.30       7.11 r
  DFF_65/D (dff_145)                       0.00       7.11 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_169/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_41             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_169/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_169/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_169/U3/ZN (INVX0)                    0.16       1.15 r
  DFF_169/Q (dff_41)                       0.00       1.15 r
  U1067/ZN (INVX0)                         0.57       1.73 f
  U1254/ZN (INVX0)                         0.91       2.64 r
  U1568/Z (NBUFFX2)                        0.62       3.26 r
  U1126/Q (AO22X2)                         1.57       4.83 r
  U1075/QN (AOI22X1)                       0.51       5.34 f
  U401/Q (OA221X1)                         0.48       5.82 f
  U820/QN (NOR4X0)                         0.33       6.14 r
  U397/Q (OA22X1)                          0.37       6.51 r
  U1657/QN (NOR2X0)                        0.15       6.66 f
  U1076/QN (NAND2X1)                       0.13       6.79 r
  U385/Q (AO22X1)                          0.32       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_192            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_18/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_18/U3/ZN (INVX0)                     0.17       1.16 f
  DFF_18/Q (dff_192)                       0.00       1.16 f
  U1409/QN (NOR2X0)                        0.71       1.87 r
  U1623/QN (NAND2X0)                       0.31       2.18 f
  U1220/QN (NOR3X0)                        0.36       2.54 r
  U1627/Q (OA21X1)                         0.64       3.19 r
  U1357/ZN (INVX0)                         1.34       4.52 f
  U1356/ZN (INVX0)                         0.51       5.04 r
  U1579/ZN (INVX0)                         0.27       5.30 f
  U1180/Z (NBUFFX2)                        0.35       5.65 f
  U622/Q (OA221X1)                         0.69       6.35 f
  U621/Q (XOR2X1)                          0.46       6.81 r
  U620/Q (AO21X1)                          0.30       7.11 r
  DFF_29/D (dff_181)                       0.00       7.11 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1154/QN (NAND3X1)                       0.72       3.75 r
  U1390/QN (NOR2X0)                        0.29       4.04 f
  U986/QN (NAND2X0)                        0.28       4.32 r
  U653/Q (OA22X1)                          0.41       4.72 r
  U1261/QN (NOR2X0)                        0.30       5.03 f
  U1215/Q (OR2X1)                          0.27       5.30 f
  U1259/Z (DELLN1X2)                       1.26       6.56 f
  U1221/Q (AO21X1)                         0.39       6.95 f
  U1153/QN (NAND2X0)                       0.14       7.09 r
  DFF_199/D (dff_11)                       0.00       7.09 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_95/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_95/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_95/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_95/Q (dff_115)                       0.00       1.19 f
  U1616/ZN (INVX0)                         0.16       1.35 r
  U1617/ZN (INVX0)                         1.12       2.47 f
  U1023/Q (OR2X1)                          0.79       3.27 f
  U453/QN (NAND4X0)                        0.18       3.44 r
  U1252/QN (NAND2X1)                       0.19       3.64 f
  U877/Q (XOR2X1)                          0.44       4.08 r
  U1287/Q (AND2X1)                         0.37       4.45 r
  U1343/QN (NAND2X0)                       0.34       4.78 f
  U1386/ZN (INVX0)                         0.29       5.07 r
  U438/Q (AO221X1)                         0.27       5.34 r
  U963/Q (AO22X1)                          0.44       5.79 r
  U874/Q (XOR2X1)                          0.62       6.41 f
  U1282/QN (NAND2X1)                       0.13       6.54 r
  U386/Q (AO21X1)                          0.30       6.84 r
  U385/Q (AO22X1)                          0.26       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_107/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_103            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_107/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_107/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_107/U3/ZN (INVX1)                    0.16       1.16 f
  DFF_107/Q (dff_103)                      0.00       1.16 f
  U1167/Q (OR2X1)                          0.76       1.92 f
  U939/QN (NOR2X0)                         0.32       2.24 r
  U1246/Q (AND2X1)                         0.40       2.65 r
  U1669/Q (OA21X1)                         0.53       3.18 r
  U1245/ZN (INVX0)                         0.28       3.46 f
  U1008/Z (NBUFFX2)                        0.37       3.82 f
  U557/QN (NAND4X0)                        0.93       4.75 r
  U849/Q (OR2X1)                           0.41       5.17 r
  U1059/Q (OA222X1)                        1.00       6.17 r
  U1670/QN (NOR2X0)                        0.17       6.34 f
  U1058/Q (XOR2X1)                         0.47       6.81 r
  U546/Q (AO21X1)                          0.30       7.11 r
  DFF_206/D (dff_4)                        0.00       7.11 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1155/Q (OR3X2)                          0.64       3.65 r
  U1242/QN (NOR2X0)                        0.30       3.95 f
  U991/QN (NAND2X0)                        0.29       4.24 r
  U653/Q (OA22X1)                          0.48       4.72 r
  U1261/QN (NOR2X0)                        0.30       5.02 f
  U1215/Q (OR2X1)                          0.27       5.30 f
  U1259/Z (DELLN1X2)                       1.26       6.56 f
  U1221/Q (AO21X1)                         0.39       6.94 f
  U1153/QN (NAND2X0)                       0.14       7.09 r
  DFF_199/D (dff_11)                       0.00       7.09 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U1179/QN (NAND3X1)                       0.67       4.98 f
  U864/Q (AND3X1)                          0.42       5.40 f
  U1183/ZN (INVX0)                         0.27       5.67 r
  U932/Z (NBUFFX2)                         0.34       6.01 r
  U1619/Q (AO21X2)                         0.71       6.71 r
  U971/QN (NOR3X0)                         0.21       6.93 f
  U993/QN (NAND2X0)                        0.15       7.08 r
  DFF_44/D (dff_166)                       0.00       7.08 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1216/ZN (IBUFFX16)                      0.75       6.18 f
  U631/Q (AO21X1)                          1.03       7.21 f
  DFF_203/D (dff_7)                        0.00       7.21 f
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.26 f
  data arrival time                                   7.26

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.26
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1216/ZN (IBUFFX16)                      0.75       6.18 f
  U623/Q (AO21X1)                          1.03       7.21 f
  DFF_22/D (dff_188)                       0.00       7.21 f
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.26 f
  data arrival time                                   7.26

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.26
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1216/ZN (IBUFFX16)                      0.75       6.18 f
  U620/Q (AO21X1)                          1.03       7.21 f
  DFF_29/D (dff_181)                       0.00       7.21 f
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.26 f
  data arrival time                                   7.26

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.26
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_136/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1216/ZN (IBUFFX16)                      0.75       6.18 f
  U627/Q (AO21X1)                          1.03       7.21 f
  DFF_136/D (dff_74)                       0.00       7.21 f
  DFF_136/Q_reg/D (DFFX1)                  0.05       7.26 f
  data arrival time                                   7.26

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_136/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.26
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g41 (input port clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g41 (in)                                 0.04       0.79 r
  U1066/Q (AND3X1)                         2.13       2.92 r
  U1303/Q (AND2X1)                         0.26       3.18 r
  U985/Q (AND3X1)                          0.66       3.84 r
  U1011/QN (NAND3X0)                       0.53       4.37 f
  U1311/ZN (INVX0)                         0.83       5.20 r
  U1299/Z (NBUFFX2)                        1.02       6.22 r
  U476/QN (AOI22X1)                        0.67       6.89 f
  U473/QN (NAND4X0)                        0.18       7.07 r
  DFF_167/D (dff_43)                       0.00       7.07 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g41 (input port clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g41 (in)                                 0.03       0.78 f
  U1066/Q (AND3X1)                         2.10       2.88 f
  U1303/Q (AND2X1)                         0.24       3.12 f
  U985/Q (AND3X1)                          0.63       3.75 f
  U1011/QN (NAND3X0)                       0.51       4.26 r
  U1349/Q (AND3X1)                         1.02       5.29 r
  U962/Q (AND2X1)                          0.37       5.65 r
  U961/Q (AND2X1)                          0.24       5.89 r
  U987/Q (AND2X1)                          0.37       6.27 r
  U992/Q (AO21X1)                          0.37       6.64 r
  U492/QN (AOI221X1)                       0.33       6.97 f
  U965/QN (NAND2X1)                        0.13       7.09 r
  DFF_186/D (dff_24)                       0.00       7.09 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g41 (input port clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g41 (in)                                 0.04       0.79 r
  U1066/Q (AND3X1)                         2.13       2.92 r
  U1303/Q (AND2X1)                         0.26       3.18 r
  U985/Q (AND3X1)                          0.66       3.84 r
  U1011/QN (NAND3X0)                       0.53       4.37 f
  U1311/ZN (INVX0)                         0.83       5.20 r
  U1299/Z (NBUFFX2)                        1.02       6.22 r
  U1088/QN (AOI22X1)                       0.67       6.89 f
  U477/QN (NAND4X0)                        0.18       7.07 r
  DFF_187/D (dff_23)                       0.00       7.07 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1154/QN (NAND3X1)                       0.72       3.75 r
  U1390/QN (NOR2X0)                        0.29       4.04 f
  U986/QN (NAND2X0)                        0.28       4.32 r
  U653/Q (OA22X1)                          0.41       4.72 r
  U1261/QN (NOR2X0)                        0.30       5.03 f
  U1215/Q (OR2X1)                          0.27       5.30 f
  U1259/Z (DELLN1X2)                       1.26       6.56 f
  U1178/Q (AO21X1)                         0.40       6.95 f
  U989/QN (NAND2X1)                        0.15       7.10 r
  DFF_130/D (dff_80)                       0.00       7.10 r
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U956/QN (NAND2X0)                        0.48       4.77 r
  U1333/ZN (INVX0)                         0.56       5.32 f
  U858/QN (NOR4X0)                         0.26       5.58 r
  U987/Q (AND2X1)                          0.68       6.26 r
  U992/Q (AO21X1)                          0.37       6.64 r
  U492/QN (AOI221X1)                       0.33       6.97 f
  U965/QN (NAND2X1)                        0.13       7.09 r
  DFF_186/D (dff_24)                       0.00       7.09 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1259/Z (DELLN1X2)                       1.20       6.63 r
  U1221/Q (AO21X1)                         0.40       7.03 r
  U1153/QN (NAND2X0)                       0.16       7.19 f
  DFF_199/D (dff_11)                       0.00       7.19 f
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.19       7.26
  data required time                                  7.26
  -----------------------------------------------------------
  data required time                                  7.26
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1155/Q (OR3X2)                          0.64       3.65 r
  U1242/QN (NOR2X0)                        0.30       3.95 f
  U991/QN (NAND2X0)                        0.29       4.24 r
  U653/Q (OA22X1)                          0.48       4.72 r
  U1261/QN (NOR2X0)                        0.30       5.02 f
  U1215/Q (OR2X1)                          0.27       5.30 f
  U1259/Z (DELLN1X2)                       1.26       6.56 f
  U1178/Q (AO21X1)                         0.40       6.95 f
  U989/QN (NAND2X1)                        0.15       7.10 r
  DFF_130/D (dff_80)                       0.00       7.10 r
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_208/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_208/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_208/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_208/Q (dff_2)                        0.00       1.20 f
  U1410/ZN (INVX0)                         0.32       1.52 r
  U835/QN (NAND3X1)                        1.73       3.25 f
  U453/QN (NAND4X0)                        0.19       3.44 r
  U1252/QN (NAND2X1)                       0.19       3.63 f
  U877/Q (XOR2X1)                          0.44       4.07 r
  U1287/Q (AND2X1)                         0.37       4.44 r
  U1343/QN (NAND2X0)                       0.34       4.78 f
  U1386/ZN (INVX0)                         0.29       5.06 r
  U438/Q (AO221X1)                         0.27       5.34 r
  U963/Q (AO22X1)                          0.44       5.78 r
  U874/Q (XOR2X1)                          0.62       6.40 f
  U1282/QN (NAND2X1)                       0.13       6.54 r
  U386/Q (AO21X1)                          0.30       6.83 r
  U385/Q (AO22X1)                          0.26       7.10 r
  DFF_119/D (dff_91)                       0.00       7.10 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/Q (DFFX1)                   0.65       1.20 f
  DFF_43/Q (dff_167)                       0.00       1.20 f
  U1451/ZN (INVX0)                         0.31       1.51 r
  U1401/Q (OA22X1)                         1.56       3.07 r
  U458/Q (OA22X1)                          0.29       3.37 r
  U1289/QN (NAND2X1)                       0.15       3.52 f
  U1252/QN (NAND2X1)                       0.14       3.66 r
  U877/Q (XOR2X1)                          0.44       4.09 f
  U1287/Q (AND2X1)                         0.35       4.45 f
  U1343/QN (NAND2X0)                       0.32       4.76 r
  U1386/ZN (INVX0)                         0.30       5.07 f
  U438/Q (AO221X1)                         0.29       5.35 f
  U963/Q (AO22X1)                          0.46       5.81 f
  U874/Q (XOR2X1)                          0.64       6.45 r
  U1282/QN (NAND2X1)                       0.15       6.60 f
  U386/Q (AO21X1)                          0.32       6.92 f
  U385/Q (AO22X1)                          0.28       7.20 f
  DFF_119/D (dff_91)                       0.00       7.20 f
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.25 f
  data arrival time                                   7.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.25
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_192            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_18/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_18/U3/ZN (INVX0)                     0.17       1.16 f
  DFF_18/Q (dff_192)                       0.00       1.16 f
  U1409/QN (NOR2X0)                        0.71       1.87 r
  U1623/QN (NAND2X0)                       0.31       2.18 f
  U1220/QN (NOR3X0)                        0.36       2.54 r
  U1627/Q (OA21X1)                         0.64       3.19 r
  U1357/ZN (INVX0)                         1.34       4.52 f
  U1356/ZN (INVX0)                         0.51       5.04 r
  U1579/ZN (INVX0)                         0.27       5.30 f
  U642/Q (AO22X1)                          0.45       5.75 f
  U1437/QN (NAND2X0)                       0.29       6.04 r
  U951/QN (NAND3X2)                        0.58       6.62 f
  U1221/Q (AO21X1)                         0.31       6.93 f
  U1153/QN (NAND2X0)                       0.14       7.08 r
  DFF_199/D (dff_11)                       0.00       7.08 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U956/QN (NAND2X0)                        0.48       4.77 r
  U1333/ZN (INVX0)                         0.56       5.32 f
  U858/QN (NOR4X0)                         0.26       5.58 r
  U960/Q (AND2X4)                          0.80       6.38 r
  U982/QN (NAND2X0)                        0.31       6.69 f
  U427/QN (NAND4X0)                        0.37       7.06 r
  DFF_90/D (dff_120)                       0.00       7.06 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U1310/Z (NBUFFX2)                        0.36       2.03 f
  U1218/Q (AO22X1)                         1.00       3.03 f
  U1155/Q (OR3X2)                          0.72       3.75 f
  U1242/QN (NOR2X0)                        0.32       4.07 r
  U991/QN (NAND2X0)                        0.33       4.40 f
  U653/Q (OA22X1)                          0.46       4.86 f
  U1261/QN (NOR2X0)                        0.31       5.17 r
  U1215/Q (OR2X1)                          0.26       5.43 r
  U1259/Z (DELLN1X2)                       1.20       6.63 r
  U1178/Q (AO21X1)                         0.41       7.04 r
  U989/QN (NAND2X1)                        0.16       7.20 f
  DFF_130/D (dff_80)                       0.00       7.20 f
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.25 f
  data arrival time                                   7.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.25
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U952/Z (NBUFFX2)                         0.36       4.28 f
  U866/QN (NAND3X0)                        0.32       4.60 r
  U864/Q (AND3X1)                          0.77       5.37 r
  U1183/ZN (INVX0)                         0.28       5.65 f
  U932/Z (NBUFFX2)                         0.34       5.99 f
  U1619/Q (AO21X2)                         0.75       6.74 f
  U971/QN (NOR3X0)                         0.24       6.99 r
  U993/QN (NAND2X0)                        0.19       7.18 f
  DFF_44/D (dff_166)                       0.00       7.18 f
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.20       7.25
  data required time                                  7.25
  -----------------------------------------------------------
  data required time                                  7.25
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U542/Q (AO21X1)                          0.66       7.09 r
  DFF_65/D (dff_145)                       0.00       7.09 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U546/Q (AO21X1)                          0.66       7.09 r
  DFF_206/D (dff_4)                        0.00       7.09 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U549/Q (AO21X1)                          0.66       7.09 r
  DFF_210/D (dff_0)                        0.00       7.09 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_12/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U532/Q (AO21X1)                          0.66       7.09 r
  DFF_12/D (dff_198)                       0.00       7.09 r
  DFF_12/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_12/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U535/Q (AO21X1)                          0.66       7.09 r
  DFF_155/D (dff_55)                       0.00       7.09 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g306 (in)                                0.03       0.78 r
  U1458/ZN (INVX0)                         0.92       1.70 f
  U1429/QN (NOR2X0)                        0.31       2.00 r
  U1355/ZN (INVX0)                         0.34       2.34 f
  U1212/Q (AO22X1)                         0.67       3.02 f
  U1119/QN (NAND2X0)                       0.50       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.99 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U553/Q (AO21X1)                          0.66       7.09 r
  DFF_150/D (dff_60)                       0.00       7.09 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1154/QN (NAND3X1)                       0.72       3.73 r
  U1390/QN (NOR2X0)                        0.29       4.02 f
  U986/QN (NAND2X0)                        0.28       4.30 r
  U653/Q (OA22X1)                          0.41       4.71 r
  U1261/QN (NOR2X0)                        0.30       5.01 f
  U1215/Q (OR2X1)                          0.27       5.28 f
  U1259/Z (DELLN1X2)                       1.26       6.54 f
  U1221/Q (AO21X1)                         0.39       6.93 f
  U1153/QN (NAND2X0)                       0.14       7.07 r
  DFF_199/D (dff_11)                       0.00       7.07 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_169/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_41             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_169/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_169/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_169/U3/ZN (INVX0)                    0.16       1.15 r
  DFF_169/Q (dff_41)                       0.00       1.15 r
  U1067/ZN (INVX0)                         0.57       1.73 f
  U1254/ZN (INVX0)                         0.91       2.64 r
  U1568/Z (NBUFFX2)                        0.62       3.26 r
  U1126/Q (AO22X2)                         1.57       4.83 r
  U1075/QN (AOI22X1)                       0.51       5.34 f
  U1348/Q (OA221X1)                        0.50       5.84 f
  U820/QN (NOR4X0)                         0.28       6.12 r
  U397/Q (OA22X1)                          0.37       6.49 r
  U1657/QN (NOR2X0)                        0.15       6.64 f
  U1076/QN (NAND2X1)                       0.13       6.77 r
  U385/Q (AO22X1)                          0.32       7.09 r
  DFF_119/D (dff_91)                       0.00       7.09 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: DFF_82/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_82/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_82/Q_reg/Q (DFFX1)                   0.68       1.23 f
  DFF_82/Q (dff_128)                       0.00       1.23 f
  U1658/ZN (INVX0)                         2.03       3.26 r
  U1637/Z (NBUFFX2)                        0.66       3.92 r
  U1649/Z (NBUFFX2)                        0.66       4.57 r
  U1646/Z (NBUFFX2)                        0.94       5.51 r
  U400/Q (OA22X1)                          0.66       6.17 r
  U397/Q (OA22X1)                          0.32       6.49 r
  U1657/QN (NOR2X0)                        0.15       6.64 f
  U1076/QN (NAND2X1)                       0.13       6.77 r
  U385/Q (AO22X1)                          0.32       7.09 r
  DFF_119/D (dff_91)                       0.00       7.09 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U542/Q (AO21X1)                          0.66       7.09 r
  DFF_65/D (dff_145)                       0.00       7.09 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U546/Q (AO21X1)                          0.66       7.09 r
  DFF_206/D (dff_4)                        0.00       7.09 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U549/Q (AO21X1)                          0.66       7.09 r
  DFF_210/D (dff_0)                        0.00       7.09 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_12/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U532/Q (AO21X1)                          0.66       7.09 r
  DFF_12/D (dff_198)                       0.00       7.09 r
  DFF_12/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_12/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U535/Q (AO21X1)                          0.66       7.09 r
  DFF_155/D (dff_55)                       0.00       7.09 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_32/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_32/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_32/Q_reg/Q (DFFX1)                   0.62       1.17 r
  DFF_32/Q (dff_178)                       0.00       1.17 r
  U1473/ZN (INVX0)                         1.57       2.74 f
  U1166/QN (NOR4X1)                        0.85       3.59 r
  U573/Q (AND3X1)                          0.45       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U553/Q (AO21X1)                          0.66       7.09 r
  DFF_150/D (dff_60)                       0.00       7.09 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g41 (input port clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g41 (in)                                 0.04       0.79 r
  U1066/Q (AND3X1)                         2.13       2.92 r
  U1303/Q (AND2X1)                         0.26       3.18 r
  U985/Q (AND3X1)                          0.66       3.84 r
  U1011/QN (NAND3X0)                       0.53       4.37 f
  U1311/ZN (INVX0)                         0.83       5.20 r
  U1299/Z (NBUFFX2)                        1.02       6.22 r
  U430/QN (AOI22X1)                        0.67       6.89 f
  U427/QN (NAND4X0)                        0.16       7.06 r
  DFF_90/D (dff_120)                       0.00       7.06 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U542/Q (AO21X1)                          0.66       7.09 r
  DFF_65/D (dff_145)                       0.00       7.09 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U546/Q (AO21X1)                          0.66       7.09 r
  DFF_206/D (dff_4)                        0.00       7.09 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_210/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U549/Q (AO21X1)                          0.66       7.09 r
  DFF_210/D (dff_0)                        0.00       7.09 r
  DFF_210/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_210/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_12/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U532/Q (AO21X1)                          0.66       7.09 r
  DFF_12/D (dff_198)                       0.00       7.09 r
  DFF_12/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_12/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1037/ZN (INVX0)                         0.28       6.43 r
  U535/Q (AO21X1)                          0.66       7.09 r
  DFF_155/D (dff_55)                       0.00       7.09 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g306 (in)                                0.02       0.77 f
  U1458/ZN (INVX0)                         0.91       1.68 r
  U999/QN (NAND3X1)                        0.53       2.21 f
  U1119/QN (NAND2X0)                       1.31       3.52 r
  U573/Q (AND3X1)                          0.52       4.04 r
  U569/QN (AOI22X1)                        0.53       4.57 f
  U930/QN (OAI21X1)                        0.41       4.98 r
  U1207/Q (AND2X1)                         0.63       5.61 r
  U1640/ZN (INVX0)                         0.54       6.15 f
  U1064/ZN (INVX0)                         0.28       6.43 r
  U553/Q (AO21X1)                          0.66       7.09 r
  DFF_150/D (dff_60)                       0.00       7.09 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1216/ZN (IBUFFX16)                      0.75       6.16 f
  U631/Q (AO21X1)                          1.03       7.19 f
  DFF_203/D (dff_7)                        0.00       7.19 f
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1216/ZN (IBUFFX16)                      0.75       6.16 f
  U623/Q (AO21X1)                          1.03       7.19 f
  DFF_22/D (dff_188)                       0.00       7.19 f
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1216/ZN (IBUFFX16)                      0.75       6.16 f
  U620/Q (AO21X1)                          1.03       7.19 f
  DFF_29/D (dff_181)                       0.00       7.19 f
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_136/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1216/ZN (IBUFFX16)                      0.75       6.16 f
  U627/Q (AO21X1)                          1.03       7.19 f
  DFF_136/D (dff_74)                       0.00       7.19 f
  DFF_136/Q_reg/D (DFFX1)                  0.05       7.24 f
  data arrival time                                   7.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_136/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U952/Z (NBUFFX2)                         0.35       4.31 r
  U857/QN (NAND3X0)                        0.33       4.65 f
  U864/Q (AND3X1)                          0.73       5.38 f
  U1183/ZN (INVX0)                         0.27       5.65 r
  U932/Z (NBUFFX2)                         0.34       5.99 r
  U1619/Q (AO21X2)                         0.71       6.70 r
  U971/QN (NOR3X0)                         0.21       6.91 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_192            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_18/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_18/U3/ZN (INVX0)                     0.17       1.16 f
  DFF_18/Q (dff_192)                       0.00       1.16 f
  U1409/QN (NOR2X0)                        0.71       1.87 r
  U1623/QN (NAND2X0)                       0.31       2.18 f
  U1220/QN (NOR3X0)                        0.36       2.54 r
  U1627/Q (OA21X1)                         0.64       3.19 r
  U1357/ZN (INVX0)                         1.34       4.52 f
  U1356/ZN (INVX0)                         0.51       5.04 r
  U1579/ZN (INVX0)                         0.27       5.30 f
  U1180/Z (NBUFFX2)                        0.35       5.65 f
  U625/Q (OA221X1)                         0.70       6.35 f
  U624/Q (XOR2X1)                          0.44       6.79 r
  U623/Q (AO21X1)                          0.30       7.09 r
  DFF_22/D (dff_188)                       0.00       7.09 r
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_192            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_18/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_18/U3/ZN (INVX0)                     0.17       1.16 f
  DFF_18/Q (dff_192)                       0.00       1.16 f
  U1409/QN (NOR2X0)                        0.71       1.87 r
  U1623/QN (NAND2X0)                       0.31       2.18 f
  U1220/QN (NOR3X0)                        0.36       2.54 r
  U1627/Q (OA21X1)                         0.64       3.19 r
  U1357/ZN (INVX0)                         1.34       4.52 f
  U1356/ZN (INVX0)                         0.51       5.04 r
  U1579/ZN (INVX0)                         0.27       5.30 f
  U1180/Z (NBUFFX2)                        0.35       5.65 f
  U633/Q (OA221X1)                         0.70       6.35 f
  U632/Q (XOR2X1)                          0.44       6.79 r
  U631/Q (AO21X1)                          0.30       7.09 r
  DFF_203/D (dff_7)                        0.00       7.09 r
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1154/QN (NAND3X1)                       0.72       3.73 r
  U1390/QN (NOR2X0)                        0.29       4.02 f
  U986/QN (NAND2X0)                        0.28       4.30 r
  U653/Q (OA22X1)                          0.41       4.71 r
  U1261/QN (NOR2X0)                        0.30       5.01 f
  U1215/Q (OR2X1)                          0.27       5.28 f
  U1259/Z (DELLN1X2)                       1.26       6.54 f
  U1178/Q (AO21X1)                         0.40       6.94 f
  U989/QN (NAND2X1)                        0.15       7.09 r
  DFF_130/D (dff_80)                       0.00       7.09 r
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U1310/Z (NBUFFX2)                        0.36       2.02 r
  U1218/Q (AO22X1)                         0.97       2.99 r
  U1155/Q (OR3X2)                          0.64       3.63 r
  U1242/QN (NOR2X0)                        0.30       3.93 f
  U991/QN (NAND2X0)                        0.29       4.22 r
  U653/Q (OA22X1)                          0.48       4.70 r
  U1261/QN (NOR2X0)                        0.30       5.00 f
  U1215/Q (OR2X1)                          0.27       5.28 f
  U1259/Z (DELLN1X2)                       1.26       6.53 f
  U1221/Q (AO21X1)                         0.39       6.92 f
  U1153/QN (NAND2X0)                       0.14       7.07 r
  DFF_199/D (dff_11)                       0.00       7.07 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U952/Z (NBUFFX2)                         0.35       4.31 r
  U866/QN (NAND3X0)                        0.33       4.65 f
  U864/Q (AND3X1)                          0.73       5.38 f
  U1183/ZN (INVX0)                         0.27       5.65 r
  U932/Z (NBUFFX2)                         0.34       5.99 r
  U1619/Q (AO21X2)                         0.71       6.69 r
  U971/QN (NOR3X0)                         0.21       6.91 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_79/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U956/QN (NAND2X0)                        0.48       4.77 r
  U1333/ZN (INVX0)                         0.56       5.32 f
  U858/QN (NOR4X0)                         0.26       5.58 r
  U960/Q (AND2X4)                          0.80       6.38 r
  U984/QN (NAND2X0)                        0.31       6.70 f
  U423/QN (NAND4X0)                        0.35       7.05 r
  DFF_79/D (dff_131)                       0.00       7.05 r
  DFF_79/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_79/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_43/Q_reg/Q (DFFX1)                   0.59       1.14 r
  DFF_43/Q (dff_167)                       0.00       1.14 r
  U1451/ZN (INVX0)                         0.31       1.45 f
  U1401/Q (OA22X1)                         1.57       3.03 f
  U458/Q (OA22X1)                          0.30       3.32 f
  U1289/QN (NAND2X1)                       0.14       3.46 r
  U1252/QN (NAND2X1)                       0.16       3.61 f
  U877/Q (XOR2X1)                          0.44       4.06 r
  U1287/Q (AND2X1)                         0.37       4.42 r
  U1343/QN (NAND2X0)                       0.34       4.76 f
  U1386/ZN (INVX0)                         0.29       5.05 r
  U438/Q (AO221X1)                         0.27       5.32 r
  U963/Q (AO22X1)                          0.44       5.76 r
  U874/Q (XOR2X1)                          0.62       6.39 f
  U1282/QN (NAND2X1)                       0.13       6.52 r
  U386/Q (AO21X1)                          0.30       6.82 r
  U385/Q (AO22X1)                          0.26       7.08 r
  DFF_119/D (dff_91)                       0.00       7.08 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1259/Z (DELLN1X2)                       1.20       6.61 r
  U1221/Q (AO21X1)                         0.40       7.02 r
  U1153/QN (NAND2X0)                       0.16       7.18 f
  DFF_199/D (dff_11)                       0.00       7.18 f
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.19       7.26
  data required time                                  7.26
  -----------------------------------------------------------
  data required time                                  7.26
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U956/QN (NAND2X0)                        0.48       4.77 r
  U1333/ZN (INVX0)                         0.56       5.32 f
  U858/QN (NOR4X0)                         0.26       5.58 r
  U960/Q (AND2X4)                          0.80       6.38 r
  U982/QN (NAND2X0)                        0.31       6.69 f
  U473/QN (NAND4X0)                        0.36       7.05 r
  DFF_167/D (dff_43)                       0.00       7.05 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U956/QN (NAND2X0)                        0.48       4.77 r
  U1333/ZN (INVX0)                         0.56       5.32 f
  U858/QN (NOR4X0)                         0.26       5.58 r
  U960/Q (AND2X4)                          0.80       6.38 r
  U984/QN (NAND2X0)                        0.31       6.70 f
  U477/QN (NAND4X0)                        0.35       7.05 r
  DFF_187/D (dff_23)                       0.00       7.05 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.36       2.13 r
  U1114/Q (XNOR3X1)                        0.42       2.55 f
  U1271/Q (XNOR2X2)                        0.60       3.15 r
  U1399/Q (OA21X1)                         0.40       3.55 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.29 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.99 r
  U1619/Q (AO21X2)                         0.71       6.69 r
  U971/QN (NOR3X0)                         0.21       6.91 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1228/Q (XOR2X1)                         0.62       1.82 r
  U1114/Q (XNOR3X1)                        0.72       2.54 r
  U1271/Q (XNOR2X2)                        0.60       3.15 r
  U1399/Q (OA21X1)                         0.40       3.55 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.29 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.99 r
  U1619/Q (AO21X2)                         0.71       6.69 r
  U971/QN (NOR3X0)                         0.21       6.91 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.38       2.54 r
  U1271/Q (XNOR2X2)                        0.60       3.15 r
  U1399/Q (OA21X1)                         0.40       3.55 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.29 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.98 r
  U1619/Q (AO21X2)                         0.71       6.69 r
  U971/QN (NOR3X0)                         0.21       6.90 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: DFF_37/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_37/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_37/Q_reg/Q (DFFX1)                   0.61       1.16 r
  DFF_37/Q (dff_173)                       0.00       1.16 r
  U1476/ZN (INVX0)                         0.95       2.11 f
  U950/Q (XOR2X2)                          0.62       2.74 r
  U1089/QN (NOR2X0)                        0.95       3.68 f
  U825/Z (NBUFFX4)                         0.47       4.16 f
  U697/Q (AO21X1)                          0.54       4.70 f
  U997/QN (NOR3X0)                         0.72       5.42 r
  U1090/Q (AO22X1)                         0.71       6.13 r
  U871/Q (AO222X1)                         0.58       6.71 r
  U934/QN (NOR3X0)                         0.18       6.89 f
  U993/QN (NAND2X0)                        0.16       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U1313/Z (NBUFFX2)                        0.36       4.28 f
  U1179/QN (NAND3X1)                       0.63       4.91 r
  U864/Q (AND3X1)                          0.44       5.36 r
  U1183/ZN (INVX0)                         0.28       5.64 f
  U932/Z (NBUFFX2)                         0.34       5.98 f
  U1619/Q (AO21X2)                         0.75       6.73 f
  U971/QN (NOR3X0)                         0.24       6.97 r
  U993/QN (NAND2X0)                        0.19       7.16 f
  DFF_44/D (dff_166)                       0.00       7.16 f
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.21 f
  data arrival time                                   7.21

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.20       7.25
  data required time                                  7.25
  -----------------------------------------------------------
  data required time                                  7.25
  data arrival time                                  -7.21
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.58       3.15 f
  U1399/Q (OA21X1)                         0.41       3.56 f
  U994/Q (AND2X1)                          0.37       3.93 f
  U952/Z (NBUFFX2)                         0.36       4.28 f
  U857/QN (NAND3X0)                        0.32       4.60 r
  U864/Q (AND3X1)                          0.76       5.36 r
  U1183/ZN (INVX0)                         0.28       5.64 f
  U932/Z (NBUFFX2)                         0.34       5.97 f
  U1619/Q (AO21X2)                         0.75       6.73 f
  U971/QN (NOR3X0)                         0.24       6.97 r
  U993/QN (NAND2X0)                        0.19       7.16 f
  DFF_44/D (dff_166)                       0.00       7.16 f
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.21 f
  data arrival time                                   7.21

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.20       7.25
  data required time                                  7.25
  -----------------------------------------------------------
  data required time                                  7.25
  data arrival time                                  -7.21
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U1310/Z (NBUFFX2)                        0.36       2.02 r
  U1218/Q (AO22X1)                         0.97       2.99 r
  U1155/Q (OR3X2)                          0.64       3.63 r
  U1242/QN (NOR2X0)                        0.30       3.93 f
  U991/QN (NAND2X0)                        0.29       4.22 r
  U653/Q (OA22X1)                          0.48       4.70 r
  U1261/QN (NOR2X0)                        0.30       5.00 f
  U1215/Q (OR2X1)                          0.27       5.28 f
  U1259/Z (DELLN1X2)                       1.26       6.53 f
  U1178/Q (AO21X1)                         0.40       6.93 f
  U989/QN (NAND2X1)                        0.15       7.08 r
  DFF_130/D (dff_80)                       0.00       7.08 r
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g98 (in)                                 0.03       0.78 f
  U1419/QN (NOR2X0)                        1.14       1.92 r
  U648/QN (NAND3X0)                        0.60       2.51 f
  U1428/ZN (INVX0)                         0.27       2.78 r
  U1627/Q (OA21X1)                         0.37       3.15 r
  U1357/ZN (INVX0)                         1.34       4.49 f
  U1356/ZN (INVX0)                         0.51       5.00 r
  U1579/ZN (INVX0)                         0.27       5.27 f
  U1180/Z (NBUFFX2)                        0.35       5.62 f
  U622/Q (OA221X1)                         0.69       6.32 f
  U621/Q (XOR2X1)                          0.46       6.78 r
  U620/Q (AO21X1)                          0.30       7.08 r
  DFF_29/D (dff_181)                       0.00       7.08 r
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1115/Q (XNOR2X1)                        0.63       1.80 r
  U1114/Q (XNOR3X1)                        0.74       2.54 r
  U1271/Q (XNOR2X2)                        0.60       3.14 r
  U1399/Q (OA21X1)                         0.40       3.55 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.29 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.98 r
  U1619/Q (AO21X2)                         0.71       6.69 r
  U971/QN (NOR3X0)                         0.21       6.90 f
  U993/QN (NAND2X0)                        0.15       7.06 r
  DFF_44/D (dff_166)                       0.00       7.06 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.36       2.13 r
  U1114/Q (XNOR3X1)                        0.42       2.55 f
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.54 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U987/Q (AND2X1)                          0.68       6.24 r
  U992/Q (AO21X1)                          0.37       6.61 r
  U492/QN (AOI221X1)                       0.33       6.94 f
  U965/QN (NAND2X1)                        0.13       7.07 r
  DFF_186/D (dff_24)                       0.00       7.07 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1228/Q (XOR2X1)                         0.62       1.82 r
  U1114/Q (XNOR3X1)                        0.72       2.54 r
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.54 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U987/Q (AND2X1)                          0.68       6.24 r
  U992/Q (AO21X1)                          0.37       6.61 r
  U492/QN (AOI221X1)                       0.33       6.94 f
  U965/QN (NAND2X1)                        0.13       7.07 r
  DFF_186/D (dff_24)                       0.00       7.07 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_37/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_37/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_37/Q_reg/Q (DFFX1)                   0.61       1.16 r
  DFF_37/Q (dff_173)                       0.00       1.16 r
  U1476/ZN (INVX0)                         0.95       2.11 f
  U950/Q (XOR2X2)                          0.62       2.74 r
  U1089/QN (NOR2X0)                        0.95       3.68 f
  U825/Z (NBUFFX4)                         0.47       4.16 f
  U697/Q (AO21X1)                          0.54       4.70 f
  U997/QN (NOR3X0)                         0.72       5.42 r
  U1015/Q (AO22X1)                         0.71       6.13 r
  U883/Q (AO222X1)                         0.58       6.71 r
  U946/QN (NOR3X0)                         0.19       6.90 f
  U965/QN (NAND2X1)                        0.16       7.07 r
  DFF_186/D (dff_24)                       0.00       7.07 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_79/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U981/QN (NAND2X0)                        0.48       4.79 f
  U1256/ZN (INVX0)                         0.29       5.08 r
  U927/ZN (INVX0)                          0.32       5.41 f
  U1138/ZN (INVX0)                         0.27       5.68 r
  U424/QN (AOI221X1)                       1.22       6.90 f
  U423/QN (NAND4X0)                        0.14       7.04 r
  DFF_79/D (dff_131)                       0.00       7.04 r
  DFF_79/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_79/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_130/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 f
  g102 (in)                                0.02       0.77 f
  U1402/ZN (INVX0)                         0.88       1.66 r
  U979/Z (NBUFFX2)                         0.35       2.01 r
  U807/QN (NAND3X0)                        0.28       2.29 f
  U806/Q (AND2X1)                          0.38       2.67 f
  U1218/Q (AO22X1)                         0.35       3.01 f
  U1155/Q (OR3X2)                          0.72       3.73 f
  U1242/QN (NOR2X0)                        0.32       4.05 r
  U991/QN (NAND2X0)                        0.33       4.38 f
  U653/Q (OA22X1)                          0.46       4.84 f
  U1261/QN (NOR2X0)                        0.31       5.15 r
  U1215/Q (OR2X1)                          0.26       5.41 r
  U1259/Z (DELLN1X2)                       1.20       6.61 r
  U1178/Q (AO21X1)                         0.41       7.02 r
  U989/QN (NAND2X1)                        0.16       7.18 f
  DFF_130/D (dff_80)                       0.00       7.18 f
  DFF_130/Q_reg/D (DFFX1)                  0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_130/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.38       2.54 r
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.53 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U987/Q (AND2X1)                          0.68       6.24 r
  U992/Q (AO21X1)                          0.37       6.61 r
  U492/QN (AOI221X1)                       0.33       6.94 f
  U965/QN (NAND2X1)                        0.13       7.07 r
  DFF_186/D (dff_24)                       0.00       7.07 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g41 (input port clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g41 (in)                                 0.04       0.79 r
  U1066/Q (AND3X1)                         2.13       2.92 r
  U1303/Q (AND2X1)                         0.26       3.18 r
  U985/Q (AND3X1)                          0.66       3.84 r
  U1011/QN (NAND3X0)                       0.53       4.37 f
  U1349/Q (AND3X1)                         0.99       5.37 f
  U962/Q (AND2X1)                          0.35       5.72 f
  U961/Q (AND2X1)                          0.23       5.95 f
  U987/Q (AND2X1)                          0.36       6.30 f
  U992/Q (AO21X1)                          0.37       6.67 f
  U492/QN (AOI221X1)                       0.36       7.03 r
  U965/QN (NAND2X1)                        0.14       7.18 f
  DFF_186/D (dff_24)                       0.00       7.18 f
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U981/QN (NAND2X0)                        0.48       4.79 f
  U1256/ZN (INVX0)                         0.29       5.08 r
  U927/ZN (INVX0)                          0.32       5.41 f
  U1138/ZN (INVX0)                         0.27       5.68 r
  U474/QN (AOI221X1)                       1.22       6.90 f
  U473/QN (NAND4X0)                        0.14       7.04 r
  DFF_167/D (dff_43)                       0.00       7.04 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_95/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_95/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_95/Q_reg/Q (DFFX1)                   0.64       1.19 f
  DFF_95/Q (dff_115)                       0.00       1.19 f
  U1616/ZN (INVX0)                         0.16       1.35 r
  U1617/ZN (INVX0)                         1.12       2.47 f
  U1023/Q (OR2X1)                          0.79       3.27 f
  U453/QN (NAND4X0)                        0.18       3.44 r
  U1252/QN (NAND2X1)                       0.19       3.64 f
  U877/Q (XOR2X1)                          0.44       4.08 r
  U1287/Q (AND2X1)                         0.37       4.45 r
  U1343/QN (NAND2X0)                       0.34       4.78 f
  U1386/ZN (INVX0)                         0.29       5.07 r
  U438/Q (AO221X1)                         0.27       5.34 r
  U953/Z (NBUFFX2)                         0.36       5.70 r
  U1344/QN (NAND2X0)                       0.30       6.00 f
  U344/Q (AO221X1)                         0.60       6.60 f
  U1251/QN (NAND2X0)                       0.13       6.73 r
  U1265/QN (NAND2X0)                       0.17       6.90 f
  U1285/QN (NAND3X0)                       0.16       7.06 r
  DFF_2/D (dff_208)                        0.00       7.06 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_187/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U981/QN (NAND2X0)                        0.48       4.79 f
  U1256/ZN (INVX0)                         0.29       5.08 r
  U927/ZN (INVX0)                          0.32       5.41 f
  U1138/ZN (INVX0)                         0.27       5.68 r
  U478/QN (AOI221X1)                       1.22       6.90 f
  U477/QN (NAND4X0)                        0.14       7.04 r
  DFF_187/D (dff_23)                       0.00       7.04 r
  DFF_187/Q_reg/D (DFFX1)                  0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_187/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U981/QN (NAND2X0)                        0.48       4.79 f
  U1256/ZN (INVX0)                         0.29       5.08 r
  U927/ZN (INVX0)                          0.32       5.41 f
  U1138/ZN (INVX0)                         0.27       5.68 r
  U428/QN (AOI221X1)                       1.22       6.90 f
  U427/QN (NAND4X0)                        0.14       7.04 r
  DFF_90/D (dff_120)                       0.00       7.04 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1115/Q (XNOR2X1)                        0.63       1.80 r
  U1114/Q (XNOR3X1)                        0.74       2.54 r
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.53 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U987/Q (AND2X1)                          0.68       6.24 r
  U992/Q (AO21X1)                          0.37       6.61 r
  U492/QN (AOI221X1)                       0.33       6.94 f
  U965/QN (NAND2X1)                        0.13       7.07 r
  DFF_186/D (dff_24)                       0.00       7.07 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.11 r
  data arrival time                                   7.11

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.11
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1116/Q (XNOR3X1)                        0.92       2.13 f
  U1114/Q (XNOR3X1)                        0.41       2.54 f
  U1271/Q (XNOR2X2)                        0.60       3.14 r
  U1399/Q (OA21X1)                         0.40       3.54 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.28 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.98 r
  U1619/Q (AO21X2)                         0.71       6.68 r
  U971/QN (NOR3X0)                         0.21       6.90 f
  U993/QN (NAND2X0)                        0.15       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1139/Q (XOR2X1)                         0.59       1.74 f
  U1116/Q (XNOR3X1)                        0.39       2.13 f
  U1114/Q (XNOR3X1)                        0.41       2.54 f
  U1271/Q (XNOR2X2)                        0.60       3.14 r
  U1399/Q (OA21X1)                         0.40       3.54 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.28 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.98 r
  U1619/Q (AO21X2)                         0.71       6.68 r
  U971/QN (NOR3X0)                         0.21       6.90 f
  U993/QN (NAND2X0)                        0.15       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1139/Q (XOR2X1)                         0.60       1.74 r
  U1116/Q (XNOR3X1)                        0.39       2.13 f
  U1114/Q (XNOR3X1)                        0.41       2.54 f
  U1271/Q (XNOR2X2)                        0.60       3.14 r
  U1399/Q (OA21X1)                         0.40       3.54 r
  U994/Q (AND2X1)                          0.38       3.93 r
  U1313/Z (NBUFFX2)                        0.35       4.28 r
  U1179/QN (NAND3X1)                       0.67       4.95 f
  U864/Q (AND3X1)                          0.42       5.37 f
  U1183/ZN (INVX0)                         0.27       5.64 r
  U932/Z (NBUFFX2)                         0.34       5.98 r
  U1619/Q (AO21X2)                         0.71       6.68 r
  U971/QN (NOR3X0)                         0.21       6.90 f
  U993/QN (NAND2X0)                        0.15       7.05 r
  DFF_44/D (dff_166)                       0.00       7.05 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.31       7.14
  data required time                                  7.14
  -----------------------------------------------------------
  data required time                                  7.14
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_79/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.41       2.57 f
  U1271/Q (XNOR2X2)                        0.60       3.17 r
  U1399/Q (OA21X1)                         0.40       3.58 r
  U994/Q (AND2X1)                          0.38       3.96 r
  U1313/Z (NBUFFX2)                        0.35       4.31 r
  U1179/QN (NAND3X1)                       0.67       4.98 f
  U864/Q (AND3X1)                          0.42       5.40 f
  U1183/ZN (INVX0)                         0.27       5.67 r
  U932/Z (NBUFFX2)                         0.34       6.01 r
  U988/Z (NBUFFX2)                         0.56       6.57 r
  U1592/QN (NAND2X0)                       0.26       6.82 f
  U423/QN (NAND4X0)                        0.21       7.04 r
  DFF_79/D (dff_131)                       0.00       7.04 r
  DFF_79/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_79/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_172/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_74/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_172/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_172/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_172/Q (dff_38)                       0.00       1.22 f
  U782/Q (XOR2X1)                          0.96       2.18 r
  U780/QN (NOR3X0)                         0.20       2.38 f
  U775/QN (NAND4X0)                        0.25       2.63 r
  U1587/ZN (INVX0)                         0.91       3.54 f
  U1350/QN (NAND3X0)                       0.37       3.90 r
  U1664/ZN (INVX0)                         0.59       4.49 f
  U1164/ZN (INVX0)                         0.94       5.43 r
  U1044/Q (AO22X1)                         1.64       7.07 r
  DFF_74/D (dff_136)                       0.00       7.07 r
  DFF_74/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_74/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_142/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_27/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_142/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_142/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_142/Q (dff_68)                       0.00       1.22 f
  U1474/ZN (INVX0)                         0.96       2.18 r
  U828/Q (XOR2X2)                          0.63       2.81 f
  U1080/QN (NOR2X0)                        0.96       3.78 r
  U1576/QN (NOR2X0)                        0.39       4.16 f
  U1321/ZN (INVX0)                         0.32       4.49 r
  U977/Q (AND2X1)                          1.05       5.53 r
  U891/Q (AO22X1)                          0.65       6.18 r
  U490/QN (AOI22X1)                        0.54       6.72 f
  U1187/Q (AND2X1)                         0.21       6.93 f
  U1091/QN (NAND2X1)                       0.14       7.07 r
  DFF_27/D (dff_183)                       0.00       7.07 r
  DFF_27/Q_reg/D (DFFX1)                   0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_27/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.28       7.17
  data required time                                  7.17
  -----------------------------------------------------------
  data required time                                  7.17
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_107/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_106/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_103            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_107/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_107/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_107/U3/ZN (INVX1)                    0.16       1.16 f
  DFF_107/Q (dff_103)                      0.00       1.16 f
  U1167/Q (OR2X1)                          0.76       1.92 f
  U939/QN (NOR2X0)                         0.32       2.24 r
  U1246/Q (AND2X1)                         0.40       2.65 r
  U1669/Q (OA21X1)                         0.53       3.18 r
  U1245/ZN (INVX0)                         0.28       3.46 f
  U1008/Z (NBUFFX2)                        0.37       3.82 f
  U557/QN (NAND4X0)                        0.93       4.75 r
  U849/Q (OR2X1)                           0.41       5.17 r
  U1132/Q (OA222X1)                        1.00       6.17 r
  U1671/QN (NOR2X0)                        0.17       6.34 f
  U902/Q (XOR2X1)                          0.43       6.78 r
  U539/Q (AO21X1)                          0.30       7.07 r
  DFF_106/D (dff_104)                      0.00       7.07 r
  DFF_106/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_106/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.36       2.13 r
  U1114/Q (XNOR3X1)                        0.42       2.55 f
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.54 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U960/Q (AND2X4)                          0.80       6.36 r
  U982/QN (NAND2X0)                        0.31       6.67 f
  U427/QN (NAND4X0)                        0.37       7.04 r
  DFF_90/D (dff_120)                       0.00       7.04 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1228/Q (XOR2X1)                         0.62       1.82 r
  U1114/Q (XNOR3X1)                        0.72       2.54 r
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.54 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U960/Q (AND2X4)                          0.80       6.36 r
  U982/QN (NAND2X0)                        0.31       6.67 f
  U427/QN (NAND4X0)                        0.37       7.04 r
  DFF_90/D (dff_120)                       0.00       7.04 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.09 r
  data arrival time                                   7.09

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_192            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_18/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_18/U3/ZN (INVX0)                     0.17       1.16 f
  DFF_18/Q (dff_192)                       0.00       1.16 f
  U1409/QN (NOR2X0)                        0.71       1.87 r
  U1623/QN (NAND2X0)                       0.31       2.18 f
  U1220/QN (NOR3X0)                        0.36       2.54 r
  U1627/Q (OA21X1)                         0.64       3.19 r
  U1357/ZN (INVX0)                         1.34       4.52 f
  U1356/ZN (INVX0)                         0.51       5.04 r
  U1579/ZN (INVX0)                         0.27       5.30 f
  U642/Q (AO22X1)                          0.45       5.75 f
  U1437/QN (NAND2X0)                       0.29       6.04 r
  U1360/ZN (INVX0)                         0.26       6.30 f
  U641/Q (AO21X1)                          0.30       6.60 f
  U1221/Q (AO21X1)                         0.31       6.91 f
  U1153/QN (NAND2X0)                       0.14       7.05 r
  DFF_199/D (dff_11)                       0.00       7.05 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.10 r
  data arrival time                                   7.10

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1154/QN (NAND3X1)                       0.76       3.77 f
  U1390/QN (NOR2X0)                        0.30       4.07 r
  U986/QN (NAND2X0)                        0.31       4.39 f
  U653/Q (OA22X1)                          0.44       4.82 f
  U1261/QN (NOR2X0)                        0.31       5.13 r
  U1215/Q (OR2X1)                          0.26       5.39 r
  U1216/ZN (IBUFFX16)                      0.75       6.14 f
  U631/Q (AO21X1)                          1.03       7.18 f
  DFF_203/D (dff_7)                        0.00       7.18 f
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_22/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1154/QN (NAND3X1)                       0.76       3.77 f
  U1390/QN (NOR2X0)                        0.30       4.07 r
  U986/QN (NAND2X0)                        0.31       4.39 f
  U653/Q (OA22X1)                          0.44       4.82 f
  U1261/QN (NOR2X0)                        0.31       5.13 r
  U1215/Q (OR2X1)                          0.26       5.39 r
  U1216/ZN (IBUFFX16)                      0.75       6.14 f
  U623/Q (AO21X1)                          1.03       7.18 f
  DFF_22/D (dff_188)                       0.00       7.18 f
  DFF_22/Q_reg/D (DFFX1)                   0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_22/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_29/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1154/QN (NAND3X1)                       0.76       3.77 f
  U1390/QN (NOR2X0)                        0.30       4.07 r
  U986/QN (NAND2X0)                        0.31       4.39 f
  U653/Q (OA22X1)                          0.44       4.82 f
  U1261/QN (NOR2X0)                        0.31       5.13 r
  U1215/Q (OR2X1)                          0.26       5.39 r
  U1216/ZN (IBUFFX16)                      0.75       6.14 f
  U620/Q (AO21X1)                          1.03       7.18 f
  DFF_29/D (dff_181)                       0.00       7.18 f
  DFF_29/Q_reg/D (DFFX1)                   0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_29/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: g102 (input port clocked by CK)
  Endpoint: DFF_136/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.20       0.75 r
  g102 (in)                                0.03       0.78 r
  U1402/ZN (INVX0)                         0.89       1.67 f
  U979/Z (NBUFFX2)                         0.35       2.02 f
  U807/QN (NAND3X0)                        0.27       2.29 r
  U806/Q (AND2X1)                          0.39       2.68 r
  U1218/Q (AO22X1)                         0.33       3.01 r
  U1154/QN (NAND3X1)                       0.76       3.77 f
  U1390/QN (NOR2X0)                        0.30       4.07 r
  U986/QN (NAND2X0)                        0.31       4.39 f
  U653/Q (OA22X1)                          0.44       4.82 f
  U1261/QN (NOR2X0)                        0.31       5.13 r
  U1215/Q (OR2X1)                          0.26       5.39 r
  U1216/ZN (IBUFFX16)                      0.75       6.14 f
  U627/Q (AO21X1)                          1.03       7.18 f
  DFF_136/D (dff_74)                       0.00       7.18 f
  DFF_136/Q_reg/D (DFFX1)                  0.05       7.23 f
  data arrival time                                   7.23

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_136/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.18       7.27
  data required time                                  7.27
  -----------------------------------------------------------
  data required time                                  7.27
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_90/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_123/U3/ZN (INVX0)                    0.15       1.16 f
  DFF_123/Q (dff_87)                       0.00       1.16 f
  U1139/Q (XOR2X1)                         0.61       1.77 r
  U1116/Q (XNOR3X1)                        0.39       2.16 f
  U1114/Q (XNOR3X1)                        0.38       2.54 r
  U1271/Q (XNOR2X2)                        0.58       3.13 f
  U1399/Q (OA21X1)                         0.41       3.53 f
  U994/Q (AND2X1)                          0.37       3.90 f
  U1313/Z (NBUFFX2)                        0.36       4.26 f
  U956/QN (NAND2X0)                        0.48       4.74 r
  U1333/ZN (INVX0)                         0.56       5.30 f
  U858/QN (NOR4X0)                         0.26       5.56 r
  U960/Q (AND2X4)                          0.80       6.36 r
  U982/QN (NAND2X0)                        0.31       6.67 f
  U427/QN (NAND4X0)                        0.37       7.04 r
  DFF_90/D (dff_120)                       0.00       7.04 r
  DFF_90/Q_reg/D (DFFX1)                   0.05       7.08 r
  data arrival time                                   7.08

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_90/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
