[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindingPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 48
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/BindingPort/dut.sv
n<> u<47> t<Top_level_rule> c<1> l<4:1> el<22:50>
  n<> u<1> t<Null_rule> p<47> s<46> l<4:1> el<1:4>
  n<> u<46> t<Source_text> p<47> c<14> l<4:1> el<22:50>
    n<> u<14> t<Description> p<46> c<13> s<27> l<4:1> el<10:10>
      n<> u<13> t<Module_declaration> p<14> c<11> l<4:1> el<10:10>
        n<> u<11> t<Module_ansi_header> p<13> c<2> s<12> l<4:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<11> s<3> l<4:1> el<4:7>
          n<UART> u<3> t<StringConst> p<11> s<10> l<4:8> el<4:12>
          n<> u<10> t<List_of_port_declarations> p<11> c<9> l<4:12> el<6:2>
            n<> u<9> t<Ansi_port_declaration> p<10> c<7> l<5:5> el<5:14>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<5:5> el<5:10>
                n<> u<4> t<PortDir_Inp> p<7> s<6> l<5:5> el<5:10>
                n<> u<6> t<Net_port_type> p<7> c<5> l<5:11> el<5:11>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<5:11> el<5:11>
              n<clk> u<8> t<StringConst> p<9> l<5:11> el<5:14>
        n<> u<12> t<ENDMODULE> p<13> l<10:1> el<10:10>
    n<> u<27> t<Description> p<46> c<26> s<45> l<13:1> el<19:10>
      n<> u<26> t<Module_declaration> p<27> c<24> l<13:1> el<19:10>
        n<> u<24> t<Module_ansi_header> p<26> c<15> s<25> l<13:1> el<16:3>
          n<module> u<15> t<Module_keyword> p<24> s<16> l<13:1> el<13:7>
          n<UART_assertions> u<16> t<StringConst> p<24> s<23> l<13:8> el<13:23>
          n<> u<23> t<List_of_port_declarations> p<24> c<22> l<13:24> el<16:2>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<14:5> el<14:14>
              n<> u<20> t<Net_port_header> p<22> c<17> s<21> l<14:5> el<14:10>
                n<> u<17> t<PortDir_Inp> p<20> s<19> l<14:5> el<14:10>
                n<> u<19> t<Net_port_type> p<20> c<18> l<14:11> el<14:11>
                  n<> u<18> t<Data_type_or_implicit> p<19> l<14:11> el<14:11>
              n<clk> u<21> t<StringConst> p<22> l<14:11> el<14:14>
        n<> u<25> t<ENDMODULE> p<26> l<19:1> el<19:10>
    n<> u<45> t<Description> p<46> c<44> l<22:7> el<22:50>
      n<> u<44> t<Bind_directive> p<45> c<28> l<22:7> el<22:50>
        n<UART> u<28> t<StringConst> p<44> s<43> l<22:12> el<22:16>
        n<> u<43> t<Bind_instantiation> p<44> c<42> l<22:17> el<22:50>
          n<> u<42> t<Module_instantiation> p<43> c<29> l<22:17> el<22:50>
            n<UART_assertions> u<29> t<StringConst> p<42> s<41> l<22:17> el<22:32>
            n<> u<41> t<Hierarchical_instance> p<42> c<31> l<22:33> el<22:49>
              n<> u<31> t<Name_of_instance> p<41> c<30> s<40> l<22:33> el<22:36>
                n<uut> u<30> t<StringConst> p<31> l<22:33> el<22:36>
              n<> u<40> t<List_of_port_connections> p<41> c<39> l<22:37> el<22:48>
                n<> u<39> t<Named_port_connection> p<40> c<32> l<22:37> el<22:48>
                  n<state> u<32> t<StringConst> p<39> s<37> l<22:38> el<22:43>
                  n<> u<37> t<OPEN_PARENS> p<39> s<36> l<22:43> el<22:44>
                  n<> u<36> t<Expression> p<39> c<35> s<38> l<22:44> el<22:47>
                    n<> u<35> t<Primary> p<36> c<34> l<22:44> el<22:47>
                      n<> u<34> t<Primary_literal> p<35> c<33> l<22:44> el<22:47>
                        n<clk> u<33> t<StringConst> p<34> l<22:44> el<22:47>
                  n<> u<38> t<CLOSE_PARENS> p<39> l<22:47> el<22:48>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindingPort/dut.sv:4:1: No timescale set for "UART".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindingPort/dut.sv:13:1: No timescale set for "UART_assertions".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindingPort/dut.sv:4:1: Compile module "work@UART".
[INF:CP0303] ${SURELOG_DIR}/tests/BindingPort/dut.sv:13:1: Compile module "work@UART_assertions".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 2
Port                                                   2
RefObj                                                 2
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindingPort/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BindingPort/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BindingPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@UART
  |vpiDefName:work@UART
  |vpiNet:
  \_LogicNet: (work@UART.clk), line:5:11, endln:5:14
    |vpiParent:
    \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
    |vpiName:clk
    |vpiFullName:work@UART.clk
  |vpiPort:
  \_Port: (clk), line:5:11, endln:5:14
    |vpiParent:
    \_Module: work@UART (work@UART), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:4:1, endln:10:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@UART.clk.clk), line:5:11, endln:5:14
      |vpiParent:
      \_Port: (clk), line:5:11, endln:5:14
      |vpiName:clk
      |vpiFullName:work@UART.clk.clk
      |vpiActual:
      \_LogicNet: (work@UART.clk), line:5:11, endln:5:14
    |vpiTypedef:
    \_RefTypespec: (work@UART.clk)
      |vpiParent:
      \_Port: (clk), line:5:11, endln:5:14
      |vpiFullName:work@UART.clk
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:11
|uhdmallModules:
\_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@UART_assertions
  |vpiDefName:work@UART_assertions
  |vpiNet:
  \_LogicNet: (work@UART_assertions.clk), line:14:11, endln:14:14
    |vpiParent:
    \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@UART_assertions.clk
  |vpiPort:
  \_Port: (clk), line:14:11, endln:14:14
    |vpiParent:
    \_Module: work@UART_assertions (work@UART_assertions), file:${SURELOG_DIR}/tests/BindingPort/dut.sv, line:13:1, endln:19:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@UART_assertions.clk.clk), line:14:11, endln:14:14
      |vpiParent:
      \_Port: (clk), line:14:11, endln:14:14
      |vpiName:clk
      |vpiFullName:work@UART_assertions.clk.clk
      |vpiActual:
      \_LogicNet: (work@UART_assertions.clk), line:14:11, endln:14:14
    |vpiTypedef:
    \_RefTypespec: (work@UART_assertions.clk)
      |vpiParent:
      \_Port: (clk), line:14:11, endln:14:14
      |vpiFullName:work@UART_assertions.clk
      |vpiActual:
      \_LogicTypespec: , line:14:11, endln:14:11
\_weaklyReferenced:
\_LogicTypespec: , line:5:11, endln:5:11
\_LogicTypespec: , line:14:11, endln:14:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
