#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Nov  5 08:50:10 2020
# Process ID: 7896
# Current directory: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11084 D:\Xilinx\projects\zedboard_custom_axi_slave_demo\axi_rc_servo_controller_v2_00_a\axi_rc_servo_controller_v2_00_a.xpr
# Log file: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/vivado.log
# Journal file: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'
INFO: [Project 1-313] Project file moved from 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt', nor could it be found using path 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_/archive_project_summary.txt'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg', nor could it be found using path 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg', nor could it be found using path 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg', nor could it be found using path 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg', nor could it be found using path 'C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-8124-GBSTEZ1NB07680M/PrjAr/_X_/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for em.avnet.com:microzed:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'axi_rc_servo_controller_v2_00_a.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.918 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_rc_servo_controller_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj axi_rc_servo_controller_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_READ_DATA_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_DATA_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_RESPONSE_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/new/AXI_lite_master_transaction_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_lite_master_transaction_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller_functions_pkg.vhd" into library axi_rc_servo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_rc_servo_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'servo_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/new/axi_rc_servo_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_rc_servo_controller_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/xsim'
"xelab -wto 61cce61000874ef685e865093eb9cacc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_rc_servo_controller -L secureip --snapshot axi_rc_servo_controller_testbench_behav xil_defaultlib.axi_rc_servo_controller_testbench -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 61cce61000874ef685e865093eb9cacc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_rc_servo_controller -L secureip --snapshot axi_rc_servo_controller_testbench_behav xil_defaultlib.axi_rc_servo_controller_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package axi_rc_servo_controller.servo_controller_functions_pkg
Compiling architecture behavioral of entity xil_defaultlib.servo_controller [\servo_controller(clock_period_n...]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [\clock_divider(slow_clock_period...]
Compiling architecture imp of entity xil_defaultlib.axi_rc_servo_controller [\axi_rc_servo_controller(c_s_axi...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL_model [axi_address_control_channel_mode...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL_model [axi_read_data_channel_model_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL_model [axi_write_data_channel_model_def...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL_model [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_lite_master_transaction_model [axi_lite_master_transaction_mode...]
Compiling architecture behaviour of entity xil_defaultlib.axi_rc_servo_controller_testbenc...
Built simulation snapshot axi_rc_servo_controller_testbench_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/xsim/xsim.dir/axi_rc_servo_controller_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  5 08:55:27 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_rc_servo_controller_testbench_behav -key {Behavioral:sim_1:Functional:axi_rc_servo_controller_testbench} -tclbatch {axi_rc_servo_controller_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source axi_rc_servo_controller_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_rc_servo_controller_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.918 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:25 ; elapsed = 00:02:51 . Memory (MB): peak = 1080.918 ; gain = 0.000
ipx::package_project -root_dir d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-5226] Project source file 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg' (d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg' (d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg' (d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg' (d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property supported_families {zynq Production virtex7 Beta} [ipx::current_core]
set_property taxonomy {/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral /UserIP} [ipx::current_core]
export_ip_user_files -of_objects  [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg
export_ip_user_files -of_objects  [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg
export_ip_user_files -of_objects  [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg
export_ip_user_files -of_objects  [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/axi_rc_servo_controller_testbench_waves_rg1.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/servo_controller_rev1/servo_controller_Testbench_wave_rg1.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/servo_controller_Testbench_waves_rg1.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_testbench_waves_rg1.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::add_memory_map test_map [ipx::current_core]
ipx::remove_memory_map test_map [ipx::current_core]
ipx::add_register manual_mode_control_register [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps S_AXI -of_objects [ipx::current_core]]]
ipx::add_register manual_mode_data_register [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps S_AXI -of_objects [ipx::current_core]]]
ipx::add_register servo_position_register [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps S_AXI -of_objects [ipx::current_core]]]
ipx::add_register low_endstop_register [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps S_AXI -of_objects [ipx::current_core]]]
ipx::add_register high_endstop_register [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps S_AXI -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'.
