--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
iBAUD_SW<0>    |    3.503(R)|      SLOW  |   -1.612(R)|      FAST  |iCLK_BUFGP        |   0.000|
iBAUD_SW<1>    |    1.568(R)|      SLOW  |    0.002(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iBAUD_SW<2>    |    3.312(R)|      SLOW  |   -1.496(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<0>|    4.725(R)|      SLOW  |   -1.832(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<1>|    4.109(R)|      SLOW  |   -1.578(R)|      FAST  |iCLK_BUFGP        |   0.000|
iPARITY_SW     |    5.087(R)|      SLOW  |   -2.152(R)|      FAST  |iCLK_BUFGP        |   0.000|
iRX            |    5.075(R)|      SLOW  |   -2.517(R)|      FAST  |iCLK_BUFGP        |   0.000|
inRST          |    9.357(R)|      SLOW  |   -1.684(R)|      FAST  |iCLK_BUFGP        |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
oLED_DATA<0>|        11.163(R)|      SLOW  |         4.788(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<1>|        10.004(R)|      SLOW  |         4.172(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<2>|        11.881(R)|      SLOW  |         5.186(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<3>|        11.508(R)|      SLOW  |         4.982(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<4>|        11.558(R)|      SLOW  |         5.070(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<5>|        12.237(R)|      SLOW  |         5.421(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<6>|        12.980(R)|      SLOW  |         5.840(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<7>|        12.887(R)|      SLOW  |         5.779(R)|      FAST  |iCLK_BUFGP        |   0.000|
oTX         |        16.656(R)|      SLOW  |         6.173(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.782|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iPARITY_SW     |oTX            |   13.786|
---------------+---------------+---------+


Analysis completed Wed Apr 25 17:28:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



