<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2533841069</Best-caseLatency>
            <Average-caseLatency>2533922669</Average-caseLatency>
            <Worst-caseLatency>2533971629</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.338 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.339 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.340 sec</Worst-caseRealTimeLatency>
            <Interval-min>2533841070</Interval-min>
            <Interval-max>2533971630</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>139</BRAM_18K>
            <DSP>21</DSP>
            <FF>43700</FF>
            <LUT>55270</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWADDR</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWLEN</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWSIZE</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWBURST</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWLOCK</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWCACHE</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWPROT</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWQOS</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWREGION</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_AWUSER</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WSTRB</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WLAST</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_WUSER</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARADDR</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARLEN</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARSIZE</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARBURST</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARLOCK</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARCACHE</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARPROT</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARQOS</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARREGION</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_ARUSER</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RLAST</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RUSER</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_RRESP</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_BVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_BREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_BRESP</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_BID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_r_BUSER</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWVALID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWREADY</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWADDR</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWLEN</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWSIZE</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWBURST</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWLOCK</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWCACHE</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWPROT</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWQOS</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWREGION</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_AWUSER</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WVALID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WREADY</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WDATA</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WSTRB</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WLAST</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_WUSER</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARVALID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARREADY</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARADDR</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARLEN</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARSIZE</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARBURST</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARLOCK</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARCACHE</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARPROT</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARQOS</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARREGION</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_ARUSER</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RVALID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RREADY</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RDATA</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RLAST</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RUSER</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_RRESP</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_BVALID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_BREADY</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_BRESP</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_BID</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_params_BUSER</name>
            <Object>params</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWADDR</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWLEN</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWSIZE</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWBURST</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWLOCK</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWCACHE</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWPROT</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWQOS</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWREGION</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_AWUSER</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WSTRB</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WLAST</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_WUSER</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARADDR</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARLEN</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARSIZE</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARBURST</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARLOCK</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARCACHE</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARPROT</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARQOS</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARREGION</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_ARUSER</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RLAST</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RUSER</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_RRESP</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_BVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_BREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_BRESP</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_BID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_r_BUSER</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_1_fu_226</InstName>
                    <ModuleName>srcnn_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                    <BindInstances>empty_72_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_2_fu_233</InstName>
                    <ModuleName>srcnn_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>233</ID>
                    <BindInstances>empty_71_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_3_fu_240</InstName>
                    <ModuleName>srcnn_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                    <BindInstances>empty_70_fu_89_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv1_fu_247</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>247</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c1_fu_539</InstName>
                            <ModuleName>load_input_buffer_c1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>539</ID>
                            <BindInstances>add_ln77_fu_355_p2 add_ln86_fu_399_p2 add_ln86_1_fu_410_p2 add_ln95_fu_421_p2 add_ln95_1_fu_432_p2 add_ln95_2_fu_443_p2 add_ln95_3_fu_454_p2 add_ln75_fu_475_p2 add_ln77_1_fu_485_p2 add_ln55_1_fu_504_p2 add_ln55_fu_514_p2 sub_ln79_fu_569_p2 add_ln79_fu_579_p2 add_ln346_fu_668_p2 sub_ln18_fu_682_p2 result_2_fu_749_p2 add_ln80_fu_604_p2 add_ln346_1_fu_792_p2 sub_ln18_1_fu_806_p2 empty_79_fu_873_p2 arrayidx31612_sum_fu_879_p2 empty_82_fu_957_p2 mul_9ns_11ns_19_1_1_U9 result_6_fu_920_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_export_output_buffer_c1_fu_555</InstName>
                            <ModuleName>export_output_buffer_c1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>555</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2_fu_291</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>291</ID>
                                    <BindInstances>add_ln131_fu_190_p2 fadd_32ns_32ns_32_4_full_dsp_1_U103 fadd_32ns_32ns_32_4_full_dsp_1_U103 add_ln127_fu_244_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln125_2_fu_330_p2 add_ln125_fu_342_p2 add_ln125_1_fu_412_p2 add_ln126_fu_432_p2 empty_fu_475_p2 empty_85_fu_485_p2 tmp1_fu_490_p2 empty_87_fu_532_p2 empty_88_fu_554_p2 mul_7ns_19ns_25_1_1_U112 empty_90_fu_573_p2 empty_92_fu_602_p2 add_ln140_fu_613_p2 empty_94_fu_672_p2 empty_96_fu_619_p2 mul_7ns_19ns_25_1_1_U113 empty_98_fu_637_p2 empty_100_fu_731_p2 empty_102_fu_741_p2 add_ln140_1_fu_752_p2 empty_104_fu_778_p2 add_ln138_fu_758_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR_KC_fu_570</InstName>
                            <ModuleName>conv1_Pipeline_KR_KC</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>570</ID>
                            <BindInstances>add_ln38_5_fu_298_p2 add_ln38_fu_376_p2 add_ln42_4_fu_393_p2 add_ln38_4_fu_416_p2 add_ln42_fu_325_p2 add_ln42_7_fu_452_p2 mul_9ns_11ns_19_1_1_U23 add_ln39_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR_KC1_fu_597</InstName>
                            <ModuleName>conv1_Pipeline_KR_KC1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>597</ID>
                            <BindInstances>add_ln38_fu_298_p2 add_ln38_1_fu_376_p2 add_ln42_fu_393_p2 add_ln38_4_fu_416_p2 add_ln42_1_fu_325_p2 add_ln42_10_fu_452_p2 mul_9ns_11ns_19_1_1_U45 add_ln39_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR_KC2_fu_624</InstName>
                            <ModuleName>conv1_Pipeline_KR_KC2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>624</ID>
                            <BindInstances>add_ln38_fu_298_p2 add_ln38_2_fu_376_p2 add_ln42_fu_393_p2 add_ln38_3_fu_416_p2 add_ln42_2_fu_325_p2 add_ln42_7_fu_452_p2 mul_9ns_11ns_19_1_1_U65 add_ln39_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR_KC3_fu_651</InstName>
                            <ModuleName>conv1_Pipeline_KR_KC3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>651</ID>
                            <BindInstances>add_ln38_fu_298_p2 add_ln38_1_fu_376_p2 add_ln42_fu_393_p2 add_ln38_2_fu_416_p2 add_ln42_3_fu_325_p2 add_ln42_4_fu_452_p2 mul_9ns_11ns_19_1_1_U85 add_ln39_fu_357_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln24_2_fu_714_p2 add_ln24_fu_726_p2 mul_7ns_10ns_16_1_1_U127 add_ln24_1_fu_773_p2 add_ln107_fu_808_p2 add_ln113_fu_836_p2 add_ln113_1_fu_853_p2 add_ln109_fu_865_p2 add_ln113_2_fu_871_p2 add_ln113_3_fu_897_p2 add_ln110_fu_920_p2 add_ln31_2_fu_932_p2 add_ln31_fu_938_p2 empty_fu_1052_p2 add_ln35_fu_1127_p2 add_ln34_fu_1133_p2 empty_133_fu_1148_p2 next_mul_fu_1154_p2 mul_12ns_14ns_25_1_1_U128 next_urem_fu_1283_p2 h_1_fu_1238_p2 conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_we_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_in_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_282</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_buffer_tile_c2_fu_528</InstName>
                            <ModuleName>load_buffer_tile_c2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>528</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_buffer_tile_c2_Pipeline_1_fu_128</InstName>
                                    <ModuleName>load_buffer_tile_c2_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>empty_84_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_buffer_tile_c2_Pipeline_2_fu_134</InstName>
                                    <ModuleName>load_buffer_tile_c2_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>empty_83_fu_64_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140</InstName>
                                    <ModuleName>load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                    <BindInstances>add_ln105_fu_6761_p2 add_ln116_595_fu_6767_p2 add_ln116_307_fu_7250_p2 add_ln116_308_fu_7300_p2 add_ln116_309_fu_7350_p2 add_ln116_310_fu_7400_p2 add_ln116_311_fu_7450_p2 add_ln116_312_fu_7500_p2 add_ln116_313_fu_7550_p2 add_ln116_314_fu_7622_p2 add_ln116_315_fu_7660_p2 add_ln116_316_fu_7698_p2 add_ln116_317_fu_7736_p2 add_ln116_318_fu_7774_p2 add_ln116_319_fu_7812_p2 add_ln116_320_fu_7850_p2 add_ln116_321_fu_7888_p2 add_ln116_322_fu_7926_p2 add_ln116_323_fu_7964_p2 add_ln116_324_fu_8002_p2 add_ln116_325_fu_8040_p2 add_ln116_326_fu_8078_p2 add_ln116_327_fu_8116_p2 add_ln116_328_fu_8202_p2 add_ln116_329_fu_8216_p2 add_ln116_330_fu_8230_p2 add_ln116_331_fu_8302_p2 add_ln116_332_fu_8340_p2 add_ln116_333_fu_8378_p2 add_ln116_334_fu_8416_p2 add_ln116_335_fu_8454_p2 add_ln116_336_fu_8492_p2 add_ln116_337_fu_8530_p2 add_ln116_338_fu_8568_p2 add_ln116_339_fu_8606_p2 add_ln116_340_fu_8644_p2 add_ln116_341_fu_8682_p2 add_ln116_342_fu_8720_p2 add_ln116_343_fu_8758_p2 add_ln116_344_fu_8796_p2 add_ln116_345_fu_8834_p2 add_ln116_346_fu_8896_p2 add_ln116_347_fu_8910_p2 add_ln116_348_fu_8982_p2 add_ln116_349_fu_9020_p2 add_ln116_350_fu_9058_p2 add_ln116_351_fu_9096_p2 add_ln116_352_fu_9134_p2 add_ln116_353_fu_9172_p2 add_ln116_354_fu_9210_p2 add_ln116_355_fu_9248_p2 add_ln116_356_fu_9286_p2 add_ln116_357_fu_9324_p2 add_ln116_358_fu_9362_p2 add_ln116_359_fu_9400_p2 add_ln116_360_fu_9438_p2 add_ln116_361_fu_9476_p2 add_ln116_362_fu_9514_p2 add_ln116_363_fu_9576_p2 add_ln116_364_fu_9590_p2 add_ln116_365_fu_9662_p2 add_ln116_366_fu_9700_p2 add_ln116_367_fu_9738_p2 add_ln116_368_fu_9776_p2 add_ln116_369_fu_9814_p2 add_ln116_370_fu_9852_p2 add_ln116_371_fu_9890_p2 add_ln116_372_fu_9928_p2 add_ln116_373_fu_9966_p2 add_ln116_374_fu_10004_p2 add_ln116_375_fu_10042_p2 add_ln116_376_fu_10080_p2 add_ln116_377_fu_10118_p2 add_ln116_378_fu_10156_p2 add_ln116_379_fu_10194_p2 add_ln116_380_fu_10256_p2 add_ln116_381_fu_10270_p2 add_ln116_382_fu_10342_p2 add_ln116_383_fu_10380_p2 add_ln116_384_fu_10418_p2 add_ln116_385_fu_10456_p2 add_ln116_386_fu_10494_p2 add_ln116_387_fu_10532_p2 add_ln116_388_fu_10570_p2 add_ln116_389_fu_10608_p2 add_ln116_390_fu_10646_p2 add_ln116_391_fu_10684_p2 add_ln116_392_fu_10722_p2 add_ln116_393_fu_10760_p2 add_ln116_394_fu_10798_p2 add_ln116_395_fu_10836_p2 add_ln116_396_fu_10874_p2 add_ln116_397_fu_10936_p2 add_ln116_398_fu_10950_p2 add_ln116_399_fu_11022_p2 add_ln116_400_fu_11060_p2 add_ln116_401_fu_11098_p2 add_ln116_402_fu_11136_p2 add_ln116_403_fu_11174_p2 add_ln116_404_fu_11212_p2 add_ln116_405_fu_11250_p2 add_ln116_406_fu_11288_p2 add_ln116_407_fu_11326_p2 add_ln116_408_fu_11364_p2 add_ln116_409_fu_11402_p2 add_ln116_410_fu_11440_p2 add_ln116_411_fu_11478_p2 add_ln116_412_fu_11516_p2 add_ln116_413_fu_11554_p2 add_ln116_414_fu_11616_p2 add_ln116_415_fu_11630_p2 add_ln116_416_fu_11702_p2 add_ln116_417_fu_11740_p2 add_ln116_418_fu_11778_p2 add_ln116_419_fu_11816_p2 add_ln116_420_fu_11854_p2 add_ln116_421_fu_11892_p2 add_ln116_422_fu_11930_p2 add_ln116_423_fu_11968_p2 add_ln116_424_fu_12006_p2 add_ln116_425_fu_12044_p2 add_ln116_426_fu_12082_p2 add_ln116_427_fu_12120_p2 add_ln116_428_fu_12158_p2 add_ln116_429_fu_12196_p2 add_ln116_430_fu_12234_p2 add_ln116_431_fu_12296_p2 add_ln116_432_fu_12310_p2 add_ln116_433_fu_12382_p2 add_ln116_434_fu_12420_p2 add_ln116_435_fu_12458_p2 add_ln116_436_fu_12496_p2 add_ln116_437_fu_12534_p2 add_ln116_438_fu_12572_p2 add_ln116_439_fu_12610_p2 add_ln116_440_fu_12648_p2 add_ln116_441_fu_12686_p2 add_ln116_442_fu_12724_p2 add_ln116_443_fu_12762_p2 add_ln116_444_fu_12800_p2 add_ln116_445_fu_12838_p2 add_ln116_446_fu_12876_p2 add_ln116_447_fu_12914_p2 add_ln116_448_fu_12976_p2 add_ln116_449_fu_12990_p2 add_ln116_450_fu_13062_p2 add_ln116_451_fu_13100_p2 add_ln116_452_fu_13138_p2 add_ln116_453_fu_13176_p2 add_ln116_454_fu_13214_p2 add_ln116_455_fu_13252_p2 add_ln116_456_fu_13290_p2 add_ln116_457_fu_13328_p2 add_ln116_458_fu_13366_p2 add_ln116_459_fu_13404_p2 add_ln116_460_fu_13442_p2 add_ln116_461_fu_13480_p2 add_ln116_462_fu_13518_p2 add_ln116_463_fu_13556_p2 add_ln116_464_fu_13594_p2 add_ln116_465_fu_13656_p2 add_ln116_466_fu_13670_p2 add_ln116_467_fu_13742_p2 add_ln116_468_fu_13780_p2 add_ln116_469_fu_13818_p2 add_ln116_470_fu_13856_p2 add_ln116_471_fu_13894_p2 add_ln116_472_fu_13932_p2 add_ln116_473_fu_13970_p2 add_ln116_474_fu_14008_p2 add_ln116_475_fu_14046_p2 add_ln116_476_fu_14084_p2 add_ln116_477_fu_14122_p2 add_ln116_478_fu_14160_p2 add_ln116_479_fu_14198_p2 add_ln116_480_fu_14236_p2 add_ln116_481_fu_14274_p2 add_ln116_482_fu_14336_p2 add_ln116_483_fu_14350_p2 add_ln116_484_fu_14422_p2 add_ln116_485_fu_14460_p2 add_ln116_486_fu_14498_p2 add_ln116_487_fu_14536_p2 add_ln116_488_fu_14574_p2 add_ln116_489_fu_14612_p2 add_ln116_490_fu_14650_p2 add_ln116_491_fu_14688_p2 add_ln116_492_fu_14726_p2 add_ln116_493_fu_14764_p2 add_ln116_494_fu_14802_p2 add_ln116_495_fu_14840_p2 add_ln116_496_fu_14878_p2 add_ln116_497_fu_14916_p2 add_ln116_498_fu_15002_p2 add_ln116_499_fu_15016_p2 add_ln116_500_fu_15030_p2 add_ln116_501_fu_15102_p2 add_ln116_502_fu_15140_p2 add_ln116_503_fu_15178_p2 add_ln116_504_fu_15216_p2 add_ln116_505_fu_15254_p2 add_ln116_506_fu_15292_p2 add_ln116_507_fu_15330_p2 add_ln116_508_fu_15368_p2 add_ln116_509_fu_15406_p2 add_ln116_510_fu_15444_p2 add_ln116_511_fu_15482_p2 add_ln116_512_fu_15520_p2 add_ln116_513_fu_15558_p2 add_ln116_514_fu_15596_p2 add_ln116_515_fu_15682_p2 add_ln116_516_fu_15696_p2 add_ln116_517_fu_15710_p2 add_ln116_518_fu_15782_p2 add_ln116_519_fu_15820_p2 add_ln116_520_fu_15858_p2 add_ln116_521_fu_15896_p2 add_ln116_522_fu_15934_p2 add_ln116_523_fu_15972_p2 add_ln116_524_fu_16010_p2 add_ln116_525_fu_16048_p2 add_ln116_526_fu_16086_p2 add_ln116_527_fu_16124_p2 add_ln116_528_fu_16162_p2 add_ln116_529_fu_16200_p2 add_ln116_530_fu_16238_p2 add_ln116_531_fu_16276_p2 add_ln116_532_fu_16314_p2 add_ln116_533_fu_16376_p2 add_ln116_534_fu_16390_p2 add_ln116_535_fu_16462_p2 add_ln116_536_fu_16500_p2 add_ln116_537_fu_16538_p2 add_ln116_538_fu_16576_p2 add_ln116_539_fu_16614_p2 add_ln116_540_fu_16652_p2 add_ln116_541_fu_16690_p2 add_ln116_542_fu_16728_p2 add_ln116_543_fu_16766_p2 add_ln116_544_fu_16804_p2 add_ln116_545_fu_16842_p2 add_ln116_546_fu_16880_p2 add_ln116_547_fu_17930_p2 add_ln116_548_fu_17944_p2 add_ln116_549_fu_17958_p2 add_ln116_550_fu_17972_p2 add_ln116_551_fu_17986_p2 add_ln116_552_fu_18000_p2 add_ln116_553_fu_18014_p2 add_ln116_554_fu_18028_p2 add_ln116_555_fu_18042_p2 add_ln116_556_fu_18056_p2 add_ln116_557_fu_18070_p2 add_ln116_558_fu_18084_p2 add_ln116_559_fu_18098_p2 add_ln116_560_fu_18112_p2 add_ln116_561_fu_18126_p2 add_ln116_562_fu_18140_p2 add_ln116_563_fu_18154_p2 add_ln116_564_fu_18168_p2 add_ln116_565_fu_18182_p2 add_ln116_566_fu_18196_p2 add_ln116_567_fu_18210_p2 add_ln116_568_fu_18224_p2 add_ln116_569_fu_18238_p2 add_ln116_570_fu_18252_p2 add_ln116_571_fu_18266_p2 add_ln116_572_fu_18280_p2 add_ln116_573_fu_18294_p2 add_ln116_574_fu_18308_p2 add_ln116_575_fu_18322_p2 add_ln116_576_fu_18336_p2 add_ln116_577_fu_18350_p2 add_ln116_578_fu_18364_p2 add_ln116_579_fu_18378_p2 add_ln116_580_fu_18392_p2 add_ln116_581_fu_18406_p2 add_ln116_582_fu_18420_p2 add_ln116_583_fu_18434_p2 add_ln116_584_fu_18448_p2 add_ln116_585_fu_18462_p2 add_ln116_586_fu_18476_p2 add_ln116_587_fu_18490_p2 add_ln116_588_fu_18504_p2 add_ln116_589_fu_18518_p2 add_ln116_590_fu_18532_p2 add_ln116_591_fu_18546_p2 add_ln116_592_fu_18560_p2 add_ln116_593_fu_18574_p2 add_ln116_594_fu_18588_p2 empty_fu_6777_p2 mul_6ns_19ns_24_1_1_U149 add_ln116_fu_6796_p2 sub_ln116_fu_6823_p2 add_ln116_1_fu_6833_p2 add_ln116_2_fu_6850_p2 add_ln116_3_fu_6897_p2 add_ln116_4_fu_6933_p2 add_ln116_5_fu_6969_p2 add_ln116_6_fu_7005_p2 add_ln116_7_fu_7041_p2 add_ln116_8_fu_7077_p2 add_ln116_9_fu_7113_p2 add_ln116_10_fu_7149_p2 add_ln116_11_fu_7185_p2 add_ln116_12_fu_7225_p2 add_ln116_13_fu_7275_p2 add_ln116_14_fu_7325_p2 add_ln116_15_fu_7375_p2 add_ln116_16_fu_7425_p2 add_ln116_17_fu_7475_p2 add_ln116_18_fu_7525_p2 sub_ln116_1_fu_7582_p2 add_ln116_19_fu_7592_p2 add_ln116_20_fu_7597_p2 add_ln116_21_fu_7636_p2 add_ln116_22_fu_7674_p2 add_ln116_23_fu_7712_p2 add_ln116_24_fu_7750_p2 add_ln116_25_fu_7788_p2 add_ln116_26_fu_7826_p2 add_ln116_27_fu_7864_p2 add_ln116_28_fu_7902_p2 add_ln116_29_fu_7940_p2 add_ln116_30_fu_7978_p2 add_ln116_31_fu_8016_p2 add_ln116_32_fu_8054_p2 add_ln116_33_fu_8092_p2 add_ln116_34_fu_8130_p2 add_ln116_35_fu_8154_p2 add_ln116_36_fu_8178_p2 sub_ln116_2_fu_8262_p2 add_ln116_37_fu_8272_p2 add_ln116_38_fu_8277_p2 add_ln116_39_fu_8316_p2 add_ln116_40_fu_8354_p2 add_ln116_41_fu_8392_p2 add_ln116_42_fu_8430_p2 add_ln116_43_fu_8468_p2 add_ln116_44_fu_8506_p2 add_ln116_45_fu_8544_p2 add_ln116_46_fu_8582_p2 add_ln116_47_fu_8620_p2 add_ln116_48_fu_8658_p2 add_ln116_49_fu_8696_p2 add_ln116_50_fu_8734_p2 add_ln116_51_fu_8772_p2 add_ln116_52_fu_8810_p2 add_ln116_53_fu_8848_p2 add_ln116_54_fu_8872_p2 sub_ln116_3_fu_8942_p2 add_ln116_55_fu_8952_p2 add_ln116_56_fu_8957_p2 add_ln116_57_fu_8996_p2 add_ln116_58_fu_9034_p2 add_ln116_59_fu_9072_p2 add_ln116_60_fu_9110_p2 add_ln116_61_fu_9148_p2 add_ln116_62_fu_9186_p2 add_ln116_63_fu_9224_p2 add_ln116_64_fu_9262_p2 add_ln116_65_fu_9300_p2 add_ln116_66_fu_9338_p2 add_ln116_67_fu_9376_p2 add_ln116_68_fu_9414_p2 add_ln116_69_fu_9452_p2 add_ln116_70_fu_9490_p2 add_ln116_71_fu_9528_p2 add_ln116_72_fu_9552_p2 sub_ln116_4_fu_9622_p2 add_ln116_73_fu_9632_p2 add_ln116_74_fu_9637_p2 add_ln116_75_fu_9676_p2 add_ln116_76_fu_9714_p2 add_ln116_77_fu_9752_p2 add_ln116_78_fu_9790_p2 add_ln116_79_fu_9828_p2 add_ln116_80_fu_9866_p2 add_ln116_81_fu_9904_p2 add_ln116_82_fu_9942_p2 add_ln116_83_fu_9980_p2 add_ln116_84_fu_10018_p2 add_ln116_85_fu_10056_p2 add_ln116_86_fu_10094_p2 add_ln116_87_fu_10132_p2 add_ln116_88_fu_10170_p2 add_ln116_89_fu_10208_p2 add_ln116_90_fu_10232_p2 sub_ln116_5_fu_10302_p2 add_ln116_91_fu_10312_p2 add_ln116_92_fu_10317_p2 add_ln116_93_fu_10356_p2 add_ln116_94_fu_10394_p2 add_ln116_95_fu_10432_p2 add_ln116_96_fu_10470_p2 add_ln116_97_fu_10508_p2 add_ln116_98_fu_10546_p2 add_ln116_99_fu_10584_p2 add_ln116_100_fu_10622_p2 add_ln116_101_fu_10660_p2 add_ln116_102_fu_10698_p2 add_ln116_103_fu_10736_p2 add_ln116_104_fu_10774_p2 add_ln116_105_fu_10812_p2 add_ln116_106_fu_10850_p2 add_ln116_107_fu_10888_p2 add_ln116_108_fu_10912_p2 sub_ln116_6_fu_10982_p2 add_ln116_109_fu_10992_p2 add_ln116_110_fu_10997_p2 add_ln116_111_fu_11036_p2 add_ln116_112_fu_11074_p2 add_ln116_113_fu_11112_p2 add_ln116_114_fu_11150_p2 add_ln116_115_fu_11188_p2 add_ln116_116_fu_11226_p2 add_ln116_117_fu_11264_p2 add_ln116_118_fu_11302_p2 add_ln116_119_fu_11340_p2 add_ln116_120_fu_11378_p2 add_ln116_121_fu_11416_p2 add_ln116_122_fu_11454_p2 add_ln116_123_fu_11492_p2 add_ln116_124_fu_11530_p2 add_ln116_125_fu_11568_p2 add_ln116_126_fu_11592_p2 sub_ln116_7_fu_11662_p2 add_ln116_127_fu_11672_p2 add_ln116_128_fu_11677_p2 add_ln116_129_fu_11716_p2 add_ln116_130_fu_11754_p2 add_ln116_131_fu_11792_p2 add_ln116_132_fu_11830_p2 add_ln116_133_fu_11868_p2 add_ln116_134_fu_11906_p2 add_ln116_135_fu_11944_p2 add_ln116_136_fu_11982_p2 add_ln116_137_fu_12020_p2 add_ln116_138_fu_12058_p2 add_ln116_139_fu_12096_p2 add_ln116_140_fu_12134_p2 add_ln116_141_fu_12172_p2 add_ln116_142_fu_12210_p2 add_ln116_143_fu_12248_p2 add_ln116_144_fu_12272_p2 sub_ln116_8_fu_12342_p2 add_ln116_145_fu_12352_p2 add_ln116_146_fu_12357_p2 add_ln116_147_fu_12396_p2 add_ln116_148_fu_12434_p2 add_ln116_149_fu_12472_p2 add_ln116_150_fu_12510_p2 add_ln116_151_fu_12548_p2 add_ln116_152_fu_12586_p2 add_ln116_153_fu_12624_p2 add_ln116_154_fu_12662_p2 add_ln116_155_fu_12700_p2 add_ln116_156_fu_12738_p2 add_ln116_157_fu_12776_p2 add_ln116_158_fu_12814_p2 add_ln116_159_fu_12852_p2 add_ln116_160_fu_12890_p2 add_ln116_161_fu_12928_p2 add_ln116_162_fu_12952_p2 sub_ln116_9_fu_13022_p2 add_ln116_163_fu_13032_p2 add_ln116_164_fu_13037_p2 add_ln116_165_fu_13076_p2 add_ln116_166_fu_13114_p2 add_ln116_167_fu_13152_p2 add_ln116_168_fu_13190_p2 add_ln116_169_fu_13228_p2 add_ln116_170_fu_13266_p2 add_ln116_171_fu_13304_p2 add_ln116_172_fu_13342_p2 add_ln116_173_fu_13380_p2 add_ln116_174_fu_13418_p2 add_ln116_175_fu_13456_p2 add_ln116_176_fu_13494_p2 add_ln116_177_fu_13532_p2 add_ln116_178_fu_13570_p2 add_ln116_179_fu_13608_p2 add_ln116_180_fu_13632_p2 sub_ln116_10_fu_13702_p2 add_ln116_181_fu_13712_p2 add_ln116_182_fu_13717_p2 add_ln116_183_fu_13756_p2 add_ln116_184_fu_13794_p2 add_ln116_185_fu_13832_p2 add_ln116_186_fu_13870_p2 add_ln116_187_fu_13908_p2 add_ln116_188_fu_13946_p2 add_ln116_189_fu_13984_p2 add_ln116_190_fu_14022_p2 add_ln116_191_fu_14060_p2 add_ln116_192_fu_14098_p2 add_ln116_193_fu_14136_p2 add_ln116_194_fu_14174_p2 add_ln116_195_fu_14212_p2 add_ln116_196_fu_14250_p2 add_ln116_197_fu_14288_p2 add_ln116_198_fu_14312_p2 sub_ln116_11_fu_14382_p2 add_ln116_199_fu_14392_p2 add_ln116_200_fu_14397_p2 add_ln116_201_fu_14436_p2 add_ln116_202_fu_14474_p2 add_ln116_203_fu_14512_p2 add_ln116_204_fu_14550_p2 add_ln116_205_fu_14588_p2 add_ln116_206_fu_14626_p2 add_ln116_207_fu_14664_p2 add_ln116_208_fu_14702_p2 add_ln116_209_fu_14740_p2 add_ln116_210_fu_14778_p2 add_ln116_211_fu_14816_p2 add_ln116_212_fu_14854_p2 add_ln116_213_fu_14892_p2 add_ln116_214_fu_14930_p2 add_ln116_215_fu_14954_p2 add_ln116_216_fu_14978_p2 sub_ln116_12_fu_15062_p2 add_ln116_217_fu_15072_p2 add_ln116_218_fu_15077_p2 add_ln116_219_fu_15116_p2 add_ln116_220_fu_15154_p2 add_ln116_221_fu_15192_p2 add_ln116_222_fu_15230_p2 add_ln116_223_fu_15268_p2 add_ln116_224_fu_15306_p2 add_ln116_225_fu_15344_p2 add_ln116_226_fu_15382_p2 add_ln116_227_fu_15420_p2 add_ln116_228_fu_15458_p2 add_ln116_229_fu_15496_p2 add_ln116_230_fu_15534_p2 add_ln116_231_fu_15572_p2 add_ln116_232_fu_15610_p2 add_ln116_233_fu_15634_p2 add_ln116_234_fu_15658_p2 sub_ln116_13_fu_15742_p2 add_ln116_235_fu_15752_p2 add_ln116_236_fu_15757_p2 add_ln116_237_fu_15796_p2 add_ln116_238_fu_15834_p2 add_ln116_239_fu_15872_p2 add_ln116_240_fu_15910_p2 add_ln116_241_fu_15948_p2 add_ln116_242_fu_15986_p2 add_ln116_243_fu_16024_p2 add_ln116_244_fu_16062_p2 add_ln116_245_fu_16100_p2 add_ln116_246_fu_16138_p2 add_ln116_247_fu_16176_p2 add_ln116_248_fu_16214_p2 add_ln116_249_fu_16252_p2 add_ln116_250_fu_16290_p2 add_ln116_251_fu_16328_p2 add_ln116_252_fu_16352_p2 sub_ln116_14_fu_16422_p2 add_ln116_253_fu_16432_p2 add_ln116_254_fu_16437_p2 add_ln116_255_fu_16476_p2 add_ln116_256_fu_16514_p2 add_ln116_257_fu_16552_p2 add_ln116_258_fu_16590_p2 add_ln116_259_fu_16628_p2 add_ln116_260_fu_16666_p2 add_ln116_261_fu_16704_p2 add_ln116_262_fu_16742_p2 add_ln116_263_fu_16780_p2 add_ln116_264_fu_16818_p2 add_ln116_265_fu_16856_p2 add_ln116_266_fu_16894_p2 add_ln116_267_fu_16918_p2 add_ln116_268_fu_16942_p2 add_ln116_269_fu_16966_p2 add_ln116_270_fu_16990_p2 sub_ln116_15_fu_17032_p2 add_ln116_271_fu_17042_p2 add_ln116_272_fu_17047_p2 add_ln116_273_fu_17072_p2 add_ln116_274_fu_17097_p2 add_ln116_275_fu_17122_p2 add_ln116_276_fu_17147_p2 add_ln116_277_fu_17172_p2 add_ln116_278_fu_17197_p2 add_ln116_279_fu_17222_p2 add_ln116_280_fu_17247_p2 add_ln116_281_fu_17272_p2 add_ln116_282_fu_17297_p2 add_ln116_283_fu_17322_p2 add_ln116_284_fu_17347_p2 add_ln116_285_fu_17372_p2 add_ln116_286_fu_17397_p2 add_ln116_287_fu_17422_p2 add_ln116_288_fu_17447_p2 sub_ln116_16_fu_17490_p2 add_ln116_289_fu_17500_p2 add_ln116_290_fu_17505_p2 add_ln116_291_fu_17530_p2 add_ln116_292_fu_17555_p2 add_ln116_293_fu_17580_p2 add_ln116_294_fu_17605_p2 add_ln116_295_fu_17630_p2 add_ln116_296_fu_17655_p2 add_ln116_297_fu_17680_p2 add_ln116_298_fu_17705_p2 add_ln116_299_fu_17730_p2 add_ln116_300_fu_17755_p2 add_ln116_301_fu_17780_p2 add_ln116_302_fu_17805_p2 add_ln116_303_fu_17830_p2 add_ln116_304_fu_17855_p2 add_ln116_305_fu_17880_p2 add_ln116_306_fu_17905_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188</InstName>
                                    <ModuleName>load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>188</ID>
                                    <BindInstances>add_ln121_fu_234_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>xClamped_fu_214_p2 xClamped_1_fu_221_p2 xClamped_2_fu_228_p2 xClamped_3_fu_235_p2 xClamped_4_fu_242_p2 xClamped_5_fu_249_p2 xClamped_6_fu_256_p2 xClamped_7_fu_263_p2 xClamped_8_fu_270_p2 xClamped_9_fu_277_p2 xClamped_10_fu_284_p2 xClamped_11_fu_291_p2 xClamped_12_fu_298_p2 xClamped_13_fu_305_p2 xClamped_14_fu_312_p2 xClamped_15_fu_319_p2 yClamped_fu_326_p2 yClamped_1_fu_333_p2 yClamped_2_fu_340_p2 yClamped_3_fu_347_p2 yClamped_4_fu_354_p2 yClamped_5_fu_361_p2 yClamped_6_fu_368_p2 yClamped_7_fu_375_p2 yClamped_8_fu_382_p2 yClamped_9_fu_389_p2 yClamped_10_fu_396_p2 yClamped_11_fu_403_p2 yClamped_12_fu_410_p2 yClamped_13_fu_417_p2 yClamped_14_fu_424_p2 yClamped_15_fu_431_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_1_fu_559</InstName>
                            <ModuleName>conv2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>559</ID>
                            <BindInstances>empty_122_fu_58_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln30_1_fu_629_p2 add_ln30_fu_641_p2 tn_1_fu_731_p2 empty_fu_778_p2 add_ln55_fu_790_p2 add_ln73_fu_816_p2 add_ln73_23_fu_830_p2 add_ln73_24_fu_836_p2 add_ln73_25_fu_842_p2 add_ln73_26_fu_848_p2 add_ln73_27_fu_854_p2 add_ln73_28_fu_860_p2 add_ln73_29_fu_866_p2 empty_123_fu_872_p2 empty_125_fu_893_p2 add_ln58_fu_905_p2 add_ln73_30_fu_927_p2 add_ln73_31_fu_937_p2 add_ln73_32_fu_947_p2 add_ln73_33_fu_957_p2 add_ln73_34_fu_967_p2 add_ln73_35_fu_977_p2 add_ln73_36_fu_987_p2 add_ln73_37_fu_997_p2 empty_126_fu_1007_p2 add_ln59_fu_1023_p2 fmul_32ns_32ns_32_3_max_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U219 add_ln141_1_fu_1029_p2 add_ln147_5_fu_1056_p2 add_ln141_fu_1068_p2 add_ln147_2_fu_1078_p2 add_ln147_6_fu_1109_p2 add_ln147_7_fu_1130_p2 add_ln143_fu_1142_p2 tmp_fu_1148_p2 empty_128_fu_1157_p2 sub_ln147_fu_1186_p2 add_ln147_8_fu_1196_p2 add_ln145_fu_1212_p2 add_ln147_fu_1218_p2 add_ln147_1_fu_1227_p2 add_ln147_4_fu_1244_p2 add_ln147_3_fu_1253_p2 add_ln31_fu_1083_p2 input_fm_buffer_1_U weights_buffer_0_0_0_U weights_buffer_0_0_1_U weights_buffer_0_0_2_U weights_buffer_0_0_3_U weights_buffer_0_0_4_U weights_buffer_0_0_5_U weights_buffer_0_0_6_U weights_buffer_0_0_7_U output_fm_buffer_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_315</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>315</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_1_fu_534</InstName>
                            <ModuleName>conv3_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>534</ID>
                            <BindInstances>empty_108_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_540</InstName>
                            <ModuleName>conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>540</ID>
                            <BindInstances>tmp_fu_301_p2 empty_fu_311_p2 add_ln55_fu_330_p2 sub_ln115_fu_385_p2 add_ln106_2_fu_255_p2 add_ln106_fu_397_p2 mul_4ns_6ns_9_1_1_U231 add_ln106_1_fu_431_p2 mul_5ns_19ns_23_1_1_U232 p_mid123_fu_450_p2 add_ln55_2_fu_463_p2 sub_ln115_1_fu_516_p2 add_ln107_fu_546_p2 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233 tmp_mid1_fu_581_p2 p_mid1_fu_591_p2 add_ln55_3_fu_610_p2 sub_ln115_2_fu_665_p2 ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233 add_ln111_1_fu_693_p2 add_ln111_fu_703_p2 add_ln115_1_fu_770_p2 add_ln108_fu_806_p2 add_ln107_1_fu_270_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_3_fu_553</InstName>
                            <ModuleName>conv3_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>553</ID>
                            <BindInstances>empty_107_fu_58_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln31_1_fu_618_p2 add_ln31_fu_630_p2 add_ln40_1_fu_694_p2 add_ln40_fu_706_p2 mul_5ns_8ns_12_1_1_U247 tmp11_fu_754_p2 empty_109_fu_771_p2 add_ln58_fu_783_p2 empty_110_fu_793_p2 add_ln59_fu_809_p2 add_ln63_fu_825_p2 empty_111_fu_851_p2 tmp10_fu_877_p2 empty_112_fu_882_p2 tmp12_fu_887_p2 empty_113_fu_897_p2 tmp14_fu_902_p2 empty_114_fu_912_p2 tmp16_fu_917_p2 empty_115_fu_927_p2 tmp18_fu_932_p2 empty_116_fu_942_p2 tmp20_fu_947_p2 empty_117_fu_957_p2 tmp22_fu_962_p2 empty_118_fu_972_p2 empty_119_fu_977_p2 empty_120_fu_982_p2 mul_5ns_6ns_10_1_1_U248 add_ln73_8_fu_1006_p2 add_ln73_9_fu_1012_p2 add_ln73_10_fu_1018_p2 add_ln73_11_fu_1024_p2 add_ln73_12_fu_1030_p2 add_ln73_13_fu_1036_p2 add_ln73_14_fu_1042_p2 add_ln64_fu_1174_p2 add_ln68_fu_1180_p2 add_ln73_15_fu_1198_p2 add_ln73_16_fu_1203_p2 add_ln73_17_fu_1208_p2 add_ln73_18_fu_1213_p2 add_ln73_19_fu_1218_p2 add_ln73_20_fu_1223_p2 add_ln73_21_fu_1228_p2 add_ln73_22_fu_1233_p2 add_ln73_fu_1238_p2 add_ln73_1_fu_1253_p2 add_ln73_2_fu_1268_p2 add_ln73_3_fu_1283_p2 add_ln73_4_fu_1298_p2 add_ln73_5_fu_1313_p2 add_ln73_6_fu_1328_p2 add_ln73_7_fu_1343_p2 add_ln143_4_fu_1438_p2 add_ln139_fu_1454_p2 empty_121_fu_1460_p2 sub_ln143_fu_1489_p2 add_ln143_5_fu_1521_p2 add_ln141_fu_1537_p2 add_ln143_fu_1543_p2 add_ln143_1_fu_1552_p2 add_ln32_fu_1499_p2 input_fm_buffer_U output_fm_buffer_0_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4161602</Best-caseLatency>
                    <Average-caseLatency>4161602</Average-caseLatency>
                    <Worst-caseLatency>4161602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.616 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.616 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4161602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>4161600</Latency>
                        <AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2080802</Best-caseLatency>
                    <Average-caseLatency>2080802</Average-caseLatency>
                    <Worst-caseLatency>2080802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.808 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.808 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.808 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2080802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2080800</TripCount>
                        <Latency>2080800</Latency>
                        <AbsoluteTimeLatency>20.808 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65027</Best-caseLatency>
                    <Average-caseLatency>65027</Average-caseLatency>
                    <Worst-caseLatency>65027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65025</TripCount>
                        <Latency>65025</Latency>
                        <AbsoluteTimeLatency>0.650 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_89_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c1</Name>
            <Loops>
                <VITIS_LOOP_75_1>
                    <VITIS_LOOP_75_1.1/>
                </VITIS_LOOP_75_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>76729</Best-caseLatency>
                    <Average-caseLatency>76729</Average-caseLatency>
                    <Worst-caseLatency>76729</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.767 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.767 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.767 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>76729</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>23</TripCount>
                        <Latency>76728</Latency>
                        <AbsoluteTimeLatency>0.767 ms</AbsoluteTimeLatency>
                        <IterationLatency>3336</IterationLatency>
                        <PipelineDepth>3336</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_75_1.1>
                            <Name>VITIS_LOOP_75_1.1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>3315</Latency>
                            <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                            <IterationLatency>13</IterationLatency>
                            <PipelineDepth>13</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_75_1.1>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>664</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1998</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_355_p2" SOURCE="src/conv1.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_399_p2" SOURCE="src/conv1.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_410_p2" SOURCE="src/conv1.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_421_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_432_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_443_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_454_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_475_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_485_p2" SOURCE="src/conv1.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_504_p2" SOURCE="src/srcnn.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_514_p2" SOURCE="src/srcnn.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_fu_569_p2" SOURCE="src/conv1.cpp:79" URAM="0" VARIABLE="sub_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_579_p2" SOURCE="src/conv1.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_668_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_682_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_749_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_604_p2" SOURCE="src/conv1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_792_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_806_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_873_p2" SOURCE="" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1.1" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx31612_sum_fu_879_p2" SOURCE="" URAM="0" VARIABLE="arrayidx31612_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_957_p2" SOURCE="src/conv1.cpp:86" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1.1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U9" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="result_6_fu_920_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR_KC</Name>
            <Loops>
                <KR_KC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342</Best-caseLatency>
                    <Average-caseLatency>342</Average-caseLatency>
                    <Worst-caseLatency>342</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR_KC>
                        <Name>KR_KC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>340</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR_KC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_298_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_376_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_393_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_416_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_325_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_7_fu_452_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U23" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_357_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR_KC1</Name>
            <Loops>
                <KR_KC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342</Best-caseLatency>
                    <Average-caseLatency>342</Average-caseLatency>
                    <Worst-caseLatency>342</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR_KC>
                        <Name>KR_KC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>340</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR_KC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_298_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_376_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_393_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_416_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_325_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_10_fu_452_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U45" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_357_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR_KC2</Name>
            <Loops>
                <KR_KC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342</Best-caseLatency>
                    <Average-caseLatency>342</Average-caseLatency>
                    <Worst-caseLatency>342</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR_KC>
                        <Name>KR_KC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>340</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR_KC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_298_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_376_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_393_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_416_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_325_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_7_fu_452_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U65" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_357_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR_KC3</Name>
            <Loops>
                <KR_KC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342</Best-caseLatency>
                    <Average-caseLatency>342</Average-caseLatency>
                    <Worst-caseLatency>342</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR_KC>
                        <Name>KR_KC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>340</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR_KC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_298_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_376_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_393_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_416_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_325_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_452_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U85" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_357_p2" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2</Name>
            <Loops>
                <VITIS_LOOP_127_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>139</Best-caseLatency>
                    <Average-caseLatency>139</Average-caseLatency>
                    <Worst-caseLatency>139</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>139</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_2>
                        <Name>VITIS_LOOP_127_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>137</Latency>
                        <AbsoluteTimeLatency>1.370 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1008</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>988</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_190_p2" SOURCE="src/conv1.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_127_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U103" SOURCE="src/conv1.cpp:131" URAM="0" VARIABLE="add15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_127_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U103" SOURCE="src/conv1.cpp:131" URAM="0" VARIABLE="add15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_244_p2" SOURCE="src/conv1.cpp:127" URAM="0" VARIABLE="add_ln127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1</Name>
            <Loops>
                <RELU1_VITIS_LOOP_126_1/>
                <EXPORT>
                    <VITIS_LOOP_140_3>
                        <VITIS_LOOP_140_3.1/>
                    </VITIS_LOOP_140_3>
                    <VITIS_LOOP_140_3>
                        <VITIS_LOOP_140_3.1/>
                    </VITIS_LOOP_140_3>
                </EXPORT>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>109138</Best-caseLatency>
                    <Average-caseLatency>109138</Average-caseLatency>
                    <Worst-caseLatency>109138</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.091 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.091 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.091 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>109138</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU1_VITIS_LOOP_126_1>
                        <Name>RELU1_VITIS_LOOP_126_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>17040</Latency>
                        <AbsoluteTimeLatency>0.170 ms</AbsoluteTimeLatency>
                        <IterationLatency>142</IterationLatency>
                        <PipelineDepth>142</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2_fu_291</Instance>
                        </InstanceList>
                    </RELU1_VITIS_LOOP_126_1>
                    <EXPORT>
                        <Name>EXPORT</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>92096</Latency>
                        <AbsoluteTimeLatency>0.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>23024</IterationLatency>
                        <PipelineDepth>23024</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_140_3>
                            <Name>VITIS_LOOP_140_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>11505</Latency>
                            <AbsoluteTimeLatency>0.115 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_140_3.1>
                                <Name>VITIS_LOOP_140_3.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_140_3.1>
                        </VITIS_LOOP_140_3>
                        <VITIS_LOOP_140_3>
                            <Name>VITIS_LOOP_140_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>11505</Latency>
                            <AbsoluteTimeLatency>0.115 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_140_3.1>
                                <Name>VITIS_LOOP_140_3.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_140_3.1>
                        </VITIS_LOOP_140_3>
                    </EXPORT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1451</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1990</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU1_VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_2_fu_330_p2" SOURCE="src/conv1.cpp:125" URAM="0" VARIABLE="add_ln125_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU1_VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_342_p2" SOURCE="src/conv1.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU1_VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_412_p2" SOURCE="src/conv1.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU1_VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_432_p2" SOURCE="src/conv1.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_475_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_485_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_490_p2" SOURCE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="empty_87_fu_532_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_554_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U112" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_573_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_602_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_613_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_672_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_619_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U113" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_637_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="empty_100_fu_731_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_741_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_752_p2" SOURCE="src/conv1.cpp:140" URAM="0" VARIABLE="add_ln140_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_3.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_778_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_758_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="add_ln138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_OUT_TILE_ROW>
                    <LOAD_WEIGHTS>
                        <VITIS_LOOP_109_2>
                            <VITIS_LOOP_110_3/>
                        </VITIS_LOOP_109_2>
                    </LOAD_WEIGHTS>
                    <OUT_ROW>
                        <COL/>
                    </OUT_ROW>
                    <TILE_OUT_TILE_ROW.3/>
                </TILE_OUT_TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1532463233</Best-caseLatency>
                    <Average-caseLatency>1532544833</Average-caseLatency>
                    <Worst-caseLatency>1532593793</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.325 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.325 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.326 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1532463233 ~ 1532593793</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_OUT_TILE_ROW>
                        <Name>TILE_OUT_TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>136</TripCount>
                        <Latency>1532463232 ~ 1532593792</Latency>
                        <AbsoluteTimeLatency>15.325 sec ~ 15.326 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>11268112</min>
                                <max>11269072</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>11268112 ~ 11269072</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c1_fu_539</Instance>
                            <Instance>grp_export_output_buffer_c1_fu_555</Instance>
                        </InstanceList>
                        <LOAD_WEIGHTS>
                            <Name>LOAD_WEIGHTS</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>1672</Latency>
                            <AbsoluteTimeLatency>16.720 us</AbsoluteTimeLatency>
                            <IterationLatency>209</IterationLatency>
                            <PipelineDepth>209</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_109_2>
                                <Name>VITIS_LOOP_109_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>9</TripCount>
                                <Latency>207</Latency>
                                <AbsoluteTimeLatency>2.070 us</AbsoluteTimeLatency>
                                <IterationLatency>23</IterationLatency>
                                <PipelineDepth>23</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_110_3>
                                    <Name>VITIS_LOOP_110_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>21</Latency>
                                    <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                                    <IterationLatency>4</IterationLatency>
                                    <PipelineDepth>4</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_110_3>
                            </VITIS_LOOP_109_2>
                        </LOAD_WEIGHTS>
                        <OUT_ROW>
                            <Name>OUT_ROW</Name>
                            <Slack>7.30</Slack>
                            <TripCount>120</TripCount>
                            <Latency>10590960 ~ 10591920</Latency>
                            <AbsoluteTimeLatency>0.106 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>88258</min>
                                    <max>88266</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>88258 ~ 88266</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <COL>
                                <Name>COL</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>88256 ~ 88263</Latency>
                                <AbsoluteTimeLatency>0.883 ms</AbsoluteTimeLatency>
                                <IterationLatency>1379</IterationLatency>
                                <PipelineDepth>1379</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv1_Pipeline_KR_KC_fu_570</Instance>
                                    <Instance>grp_conv1_Pipeline_KR_KC1_fu_597</Instance>
                                    <Instance>grp_conv1_Pipeline_KR_KC2_fu_624</Instance>
                                    <Instance>grp_conv1_Pipeline_KR_KC3_fu_651</Instance>
                                </InstanceList>
                            </COL>
                        </OUT_ROW>
                        <TILE_OUT_TILE_ROW.3>
                            <Name>TILE_OUT_TILE_ROW.3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>30600</TripCount>
                            <Latency>489600</Latency>
                            <AbsoluteTimeLatency>4.896 ms</AbsoluteTimeLatency>
                            <IterationLatency>16</IterationLatency>
                            <PipelineDepth>16</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </TILE_OUT_TILE_ROW.3>
                    </TILE_OUT_TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>80</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5555</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>8818</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_714_p2" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_726_p2" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_OUT_TILE_ROW" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_10ns_16_1_1_U127" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_773_p2" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_808_p2" SOURCE="src/conv1.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_836_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_853_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_865_p2" SOURCE="src/conv1.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_871_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_3_fu_897_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_920_p2" SOURCE="src/conv1.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_932_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_938_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1052_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1127_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1133_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW.3" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_1148_p2" SOURCE="" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW.3" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_1154_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_OUT_TILE_ROW.3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_14ns_25_1_1_U128" SOURCE="" URAM="0" VARIABLE="mul56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW.3" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_1283_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT_TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="h_1_fu_1238_p2" SOURCE="src/conv1.cpp:25" URAM="0" VARIABLE="h_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_we_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_in_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_buffer_tile_c2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2314</Best-caseLatency>
                    <Average-caseLatency>2314</Average-caseLatency>
                    <Worst-caseLatency>2314</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2314</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2312</TripCount>
                        <Latency>2312</Latency>
                        <AbsoluteTimeLatency>23.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_buffer_tile_c2_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_64_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1</Name>
            <Loops>
                <VITIS_LOOP_105_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2393</Best-caseLatency>
                    <Average-caseLatency>2393</Average-caseLatency>
                    <Worst-caseLatency>2393</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2393</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1>
                        <Name>VITIS_LOOP_105_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2392</Latency>
                        <AbsoluteTimeLatency>23.920 us</AbsoluteTimeLatency>
                        <IterationLatency>299</IterationLatency>
                        <PipelineDepth>299</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29255</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>33978</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>48</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_6761_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_595_fu_6767_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_307_fu_7250_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_308_fu_7300_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_309_fu_7350_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_310_fu_7400_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_311_fu_7450_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_312_fu_7500_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_313_fu_7550_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_314_fu_7622_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_315_fu_7660_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_316_fu_7698_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_317_fu_7736_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_318_fu_7774_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_319_fu_7812_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_320_fu_7850_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_321_fu_7888_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_322_fu_7926_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_323_fu_7964_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_324_fu_8002_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_325_fu_8040_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_326_fu_8078_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_327_fu_8116_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_328_fu_8202_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_329_fu_8216_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_330_fu_8230_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_331_fu_8302_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_332_fu_8340_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_333_fu_8378_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_334_fu_8416_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_335_fu_8454_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_336_fu_8492_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_337_fu_8530_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_338_fu_8568_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_339_fu_8606_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_340_fu_8644_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_341_fu_8682_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_342_fu_8720_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_343_fu_8758_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_344_fu_8796_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_345_fu_8834_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_346_fu_8896_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_347_fu_8910_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_348_fu_8982_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_349_fu_9020_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_350_fu_9058_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_351_fu_9096_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_352_fu_9134_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_353_fu_9172_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_354_fu_9210_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_355_fu_9248_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_356_fu_9286_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_357_fu_9324_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_358_fu_9362_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_359_fu_9400_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_360_fu_9438_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_361_fu_9476_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_362_fu_9514_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_363_fu_9576_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_364_fu_9590_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_365_fu_9662_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_366_fu_9700_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_367_fu_9738_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_368_fu_9776_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_369_fu_9814_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_370_fu_9852_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_371_fu_9890_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_372_fu_9928_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_373_fu_9966_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_374_fu_10004_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_375_fu_10042_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_376_fu_10080_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_377_fu_10118_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_378_fu_10156_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_379_fu_10194_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_380_fu_10256_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_381_fu_10270_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_382_fu_10342_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_383_fu_10380_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_384_fu_10418_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_385_fu_10456_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_386_fu_10494_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_387_fu_10532_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_388_fu_10570_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_389_fu_10608_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_390_fu_10646_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_391_fu_10684_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_392_fu_10722_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_393_fu_10760_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_394_fu_10798_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_395_fu_10836_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_396_fu_10874_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_397_fu_10936_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_398_fu_10950_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_399_fu_11022_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_400_fu_11060_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_401_fu_11098_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_402_fu_11136_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_403_fu_11174_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_404_fu_11212_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_405_fu_11250_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_406_fu_11288_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_407_fu_11326_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_408_fu_11364_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_409_fu_11402_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_410_fu_11440_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_411_fu_11478_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_412_fu_11516_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_413_fu_11554_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_414_fu_11616_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_415_fu_11630_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_416_fu_11702_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_417_fu_11740_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_418_fu_11778_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_419_fu_11816_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_420_fu_11854_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_421_fu_11892_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_422_fu_11930_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_423_fu_11968_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_424_fu_12006_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_425_fu_12044_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_426_fu_12082_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_427_fu_12120_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_428_fu_12158_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_429_fu_12196_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_430_fu_12234_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_431_fu_12296_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_432_fu_12310_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_433_fu_12382_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_434_fu_12420_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_435_fu_12458_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_436_fu_12496_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_437_fu_12534_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_438_fu_12572_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_439_fu_12610_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_440_fu_12648_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_441_fu_12686_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_442_fu_12724_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_443_fu_12762_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_444_fu_12800_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_445_fu_12838_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_446_fu_12876_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_447_fu_12914_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_448_fu_12976_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_449_fu_12990_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_450_fu_13062_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_451_fu_13100_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_452_fu_13138_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_453_fu_13176_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_454_fu_13214_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_455_fu_13252_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_456_fu_13290_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_457_fu_13328_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_458_fu_13366_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_459_fu_13404_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_460_fu_13442_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_461_fu_13480_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_462_fu_13518_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_463_fu_13556_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_464_fu_13594_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_465_fu_13656_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_466_fu_13670_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_467_fu_13742_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_468_fu_13780_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_469_fu_13818_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_470_fu_13856_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_471_fu_13894_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_472_fu_13932_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_473_fu_13970_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_474_fu_14008_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_475_fu_14046_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_476_fu_14084_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_477_fu_14122_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_478_fu_14160_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_479_fu_14198_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_480_fu_14236_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_481_fu_14274_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_482_fu_14336_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_483_fu_14350_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_484_fu_14422_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_485_fu_14460_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_486_fu_14498_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_487_fu_14536_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_488_fu_14574_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_489_fu_14612_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_490_fu_14650_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_491_fu_14688_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_492_fu_14726_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_493_fu_14764_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_494_fu_14802_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_495_fu_14840_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_496_fu_14878_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_497_fu_14916_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_498_fu_15002_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_499_fu_15016_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_500_fu_15030_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_501_fu_15102_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_502_fu_15140_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_503_fu_15178_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_504_fu_15216_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_505_fu_15254_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_506_fu_15292_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_507_fu_15330_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_508_fu_15368_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_509_fu_15406_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_510_fu_15444_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_511_fu_15482_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_512_fu_15520_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_513_fu_15558_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_514_fu_15596_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_515_fu_15682_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_516_fu_15696_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_517_fu_15710_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_518_fu_15782_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_519_fu_15820_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_520_fu_15858_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_521_fu_15896_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_522_fu_15934_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_523_fu_15972_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_524_fu_16010_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_525_fu_16048_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_526_fu_16086_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_527_fu_16124_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_528_fu_16162_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_529_fu_16200_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_530_fu_16238_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_531_fu_16276_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_532_fu_16314_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_533_fu_16376_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_534_fu_16390_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_535_fu_16462_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_536_fu_16500_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_537_fu_16538_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_538_fu_16576_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_539_fu_16614_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_540_fu_16652_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_541_fu_16690_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_542_fu_16728_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_543_fu_16766_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_544_fu_16804_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_545_fu_16842_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_546_fu_16880_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_547_fu_17930_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_548_fu_17944_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_549_fu_17958_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_550_fu_17972_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_551_fu_17986_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_552_fu_18000_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_553_fu_18014_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_554_fu_18028_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_555_fu_18042_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_556_fu_18056_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_557_fu_18070_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_558_fu_18084_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_559_fu_18098_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_560_fu_18112_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_561_fu_18126_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_562_fu_18140_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_563_fu_18154_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_564_fu_18168_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_565_fu_18182_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_566_fu_18196_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_567_fu_18210_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_568_fu_18224_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_569_fu_18238_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_570_fu_18252_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_571_fu_18266_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_572_fu_18280_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_573_fu_18294_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_574_fu_18308_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_575_fu_18322_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_576_fu_18336_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_577_fu_18350_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_578_fu_18364_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_579_fu_18378_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_580_fu_18392_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_581_fu_18406_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_582_fu_18420_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_583_fu_18434_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_584_fu_18448_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_585_fu_18462_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_586_fu_18476_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_587_fu_18490_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_588_fu_18504_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_589_fu_18518_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_590_fu_18532_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_591_fu_18546_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_592_fu_18560_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_593_fu_18574_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_594_fu_18588_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_6777_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U149" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="mul_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_6796_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_fu_6823_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_6833_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_6850_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_3_fu_6897_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_4_fu_6933_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_5_fu_6969_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_6_fu_7005_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_7_fu_7041_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_8_fu_7077_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_9_fu_7113_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_10_fu_7149_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_11_fu_7185_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_12_fu_7225_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_13_fu_7275_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_14_fu_7325_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_15_fu_7375_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_16_fu_7425_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_17_fu_7475_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_18_fu_7525_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_1_fu_7582_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_19_fu_7592_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_20_fu_7597_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_21_fu_7636_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_22_fu_7674_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_23_fu_7712_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_24_fu_7750_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_25_fu_7788_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_26_fu_7826_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_27_fu_7864_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_28_fu_7902_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_29_fu_7940_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_30_fu_7978_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_31_fu_8016_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_32_fu_8054_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_33_fu_8092_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_34_fu_8130_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_35_fu_8154_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_36_fu_8178_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_2_fu_8262_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_37_fu_8272_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_38_fu_8277_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_39_fu_8316_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_40_fu_8354_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_41_fu_8392_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_42_fu_8430_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_43_fu_8468_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_44_fu_8506_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_45_fu_8544_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_46_fu_8582_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_47_fu_8620_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_48_fu_8658_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_49_fu_8696_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_50_fu_8734_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_51_fu_8772_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_52_fu_8810_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_53_fu_8848_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_54_fu_8872_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_3_fu_8942_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_55_fu_8952_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_56_fu_8957_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_57_fu_8996_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_58_fu_9034_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_59_fu_9072_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_60_fu_9110_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_61_fu_9148_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_62_fu_9186_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_63_fu_9224_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_64_fu_9262_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_65_fu_9300_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_66_fu_9338_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_67_fu_9376_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_68_fu_9414_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_69_fu_9452_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_70_fu_9490_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_71_fu_9528_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_72_fu_9552_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_4_fu_9622_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_73_fu_9632_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_74_fu_9637_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_75_fu_9676_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_76_fu_9714_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_77_fu_9752_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_78_fu_9790_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_79_fu_9828_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_80_fu_9866_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_81_fu_9904_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_82_fu_9942_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_83_fu_9980_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_84_fu_10018_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_85_fu_10056_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_86_fu_10094_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_87_fu_10132_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_88_fu_10170_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_89_fu_10208_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_90_fu_10232_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_5_fu_10302_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_91_fu_10312_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_92_fu_10317_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_93_fu_10356_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_94_fu_10394_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_95_fu_10432_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_96_fu_10470_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_97_fu_10508_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_98_fu_10546_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_99_fu_10584_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_100_fu_10622_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_101_fu_10660_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_102_fu_10698_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_103_fu_10736_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_104_fu_10774_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_105_fu_10812_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_106_fu_10850_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_107_fu_10888_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_108_fu_10912_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_6_fu_10982_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_109_fu_10992_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_110_fu_10997_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_111_fu_11036_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_112_fu_11074_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_113_fu_11112_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_114_fu_11150_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_115_fu_11188_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_116_fu_11226_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_117_fu_11264_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_118_fu_11302_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_119_fu_11340_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_120_fu_11378_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_121_fu_11416_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_122_fu_11454_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_123_fu_11492_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_124_fu_11530_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_125_fu_11568_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_126_fu_11592_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_7_fu_11662_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_127_fu_11672_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_128_fu_11677_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_129_fu_11716_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_130_fu_11754_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_131_fu_11792_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_132_fu_11830_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_133_fu_11868_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_134_fu_11906_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_135_fu_11944_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_136_fu_11982_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_137_fu_12020_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_138_fu_12058_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_139_fu_12096_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_140_fu_12134_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_141_fu_12172_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_142_fu_12210_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_143_fu_12248_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_144_fu_12272_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_8_fu_12342_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_145_fu_12352_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_146_fu_12357_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_147_fu_12396_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_148_fu_12434_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_149_fu_12472_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_150_fu_12510_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_151_fu_12548_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_152_fu_12586_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_153_fu_12624_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_154_fu_12662_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_155_fu_12700_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_156_fu_12738_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_157_fu_12776_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_158_fu_12814_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_159_fu_12852_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_160_fu_12890_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_161_fu_12928_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_162_fu_12952_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_9_fu_13022_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_163_fu_13032_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_164_fu_13037_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_165_fu_13076_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_166_fu_13114_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_167_fu_13152_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_168_fu_13190_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_169_fu_13228_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_170_fu_13266_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_171_fu_13304_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_172_fu_13342_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_173_fu_13380_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_174_fu_13418_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_175_fu_13456_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_176_fu_13494_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_177_fu_13532_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_178_fu_13570_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_179_fu_13608_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_180_fu_13632_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_10_fu_13702_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_181_fu_13712_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_182_fu_13717_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_183_fu_13756_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_184_fu_13794_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_185_fu_13832_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_186_fu_13870_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_187_fu_13908_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_188_fu_13946_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_189_fu_13984_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_190_fu_14022_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_191_fu_14060_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_192_fu_14098_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_193_fu_14136_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_194_fu_14174_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_195_fu_14212_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_196_fu_14250_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_197_fu_14288_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_198_fu_14312_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_11_fu_14382_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_199_fu_14392_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_200_fu_14397_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_201_fu_14436_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_202_fu_14474_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_203_fu_14512_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_204_fu_14550_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_205_fu_14588_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_206_fu_14626_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_207_fu_14664_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_208_fu_14702_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_209_fu_14740_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_210_fu_14778_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_211_fu_14816_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_212_fu_14854_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_213_fu_14892_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_214_fu_14930_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_215_fu_14954_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_216_fu_14978_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_12_fu_15062_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_217_fu_15072_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_218_fu_15077_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_219_fu_15116_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_220_fu_15154_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_221_fu_15192_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_222_fu_15230_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_223_fu_15268_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_224_fu_15306_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_225_fu_15344_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_226_fu_15382_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_227_fu_15420_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_228_fu_15458_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_229_fu_15496_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_230_fu_15534_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_231_fu_15572_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_232_fu_15610_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_233_fu_15634_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_234_fu_15658_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_13_fu_15742_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_235_fu_15752_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_236_fu_15757_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_237_fu_15796_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_238_fu_15834_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_239_fu_15872_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_240_fu_15910_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_241_fu_15948_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_242_fu_15986_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_243_fu_16024_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_244_fu_16062_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_245_fu_16100_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_246_fu_16138_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_247_fu_16176_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_248_fu_16214_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_249_fu_16252_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_250_fu_16290_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_251_fu_16328_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_252_fu_16352_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_14_fu_16422_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_253_fu_16432_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_254_fu_16437_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_255_fu_16476_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_256_fu_16514_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_257_fu_16552_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_258_fu_16590_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_259_fu_16628_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_260_fu_16666_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_261_fu_16704_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_262_fu_16742_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_263_fu_16780_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_264_fu_16818_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_265_fu_16856_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_266_fu_16894_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_267_fu_16918_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_268_fu_16942_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_269_fu_16966_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_270_fu_16990_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_15_fu_17032_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_271_fu_17042_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_272_fu_17047_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_273_fu_17072_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_274_fu_17097_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_275_fu_17122_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_276_fu_17147_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_277_fu_17172_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_278_fu_17197_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_279_fu_17222_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_280_fu_17247_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_281_fu_17272_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_282_fu_17297_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_283_fu_17322_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_284_fu_17347_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_285_fu_17372_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_286_fu_17397_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_287_fu_17422_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_288_fu_17447_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_16_fu_17490_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="sub_ln116_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_289_fu_17500_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_290_fu_17505_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_291_fu_17530_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_292_fu_17555_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_293_fu_17580_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_294_fu_17605_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_295_fu_17630_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_296_fu_17655_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_297_fu_17680_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_298_fu_17705_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_299_fu_17730_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_300_fu_17755_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_301_fu_17780_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_302_fu_17805_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_303_fu_17830_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_304_fu_17855_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_305_fu_17880_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_306_fu_17905_p2" SOURCE="src/conv2.cpp:116" URAM="0" VARIABLE="add_ln116_306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4</Name>
            <Loops>
                <VITIS_LOOP_121_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>267</Best-caseLatency>
                    <Average-caseLatency>267</Average-caseLatency>
                    <Worst-caseLatency>267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>267</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_121_4>
                        <Name>VITIS_LOOP_121_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>265</Latency>
                        <AbsoluteTimeLatency>2.650 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_121_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>135</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>295</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_234_p2" SOURCE="src/conv2.cpp:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_buffer_tile_c2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4710</Best-caseLatency>
                    <Average-caseLatency>4710</Average-caseLatency>
                    <Worst-caseLatency>4710</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4710</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29679</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>35056</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>49</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_fu_214_p2" SOURCE="" URAM="0" VARIABLE="xClamped"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_1_fu_221_p2" SOURCE="" URAM="0" VARIABLE="xClamped_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_2_fu_228_p2" SOURCE="" URAM="0" VARIABLE="xClamped_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_3_fu_235_p2" SOURCE="" URAM="0" VARIABLE="xClamped_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_4_fu_242_p2" SOURCE="" URAM="0" VARIABLE="xClamped_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_5_fu_249_p2" SOURCE="" URAM="0" VARIABLE="xClamped_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_6_fu_256_p2" SOURCE="" URAM="0" VARIABLE="xClamped_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_7_fu_263_p2" SOURCE="" URAM="0" VARIABLE="xClamped_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_8_fu_270_p2" SOURCE="" URAM="0" VARIABLE="xClamped_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_9_fu_277_p2" SOURCE="" URAM="0" VARIABLE="xClamped_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_10_fu_284_p2" SOURCE="" URAM="0" VARIABLE="xClamped_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_11_fu_291_p2" SOURCE="" URAM="0" VARIABLE="xClamped_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_12_fu_298_p2" SOURCE="" URAM="0" VARIABLE="xClamped_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_13_fu_305_p2" SOURCE="" URAM="0" VARIABLE="xClamped_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_14_fu_312_p2" SOURCE="" URAM="0" VARIABLE="xClamped_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="xClamped_15_fu_319_p2" SOURCE="" URAM="0" VARIABLE="xClamped_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_fu_326_p2" SOURCE="" URAM="0" VARIABLE="yClamped"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_1_fu_333_p2" SOURCE="" URAM="0" VARIABLE="yClamped_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_2_fu_340_p2" SOURCE="" URAM="0" VARIABLE="yClamped_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_3_fu_347_p2" SOURCE="" URAM="0" VARIABLE="yClamped_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_4_fu_354_p2" SOURCE="" URAM="0" VARIABLE="yClamped_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_5_fu_361_p2" SOURCE="" URAM="0" VARIABLE="yClamped_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_6_fu_368_p2" SOURCE="" URAM="0" VARIABLE="yClamped_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_7_fu_375_p2" SOURCE="" URAM="0" VARIABLE="yClamped_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_8_fu_382_p2" SOURCE="" URAM="0" VARIABLE="yClamped_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_9_fu_389_p2" SOURCE="" URAM="0" VARIABLE="yClamped_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_10_fu_396_p2" SOURCE="" URAM="0" VARIABLE="yClamped_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_11_fu_403_p2" SOURCE="" URAM="0" VARIABLE="yClamped_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_12_fu_410_p2" SOURCE="" URAM="0" VARIABLE="yClamped_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_13_fu_417_p2" SOURCE="" URAM="0" VARIABLE="yClamped_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_14_fu_424_p2" SOURCE="" URAM="0" VARIABLE="yClamped_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="yClamped_15_fu_431_p2" SOURCE="" URAM="0" VARIABLE="yClamped_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.068</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9250</Best-caseLatency>
                    <Average-caseLatency>9250</Average-caseLatency>
                    <Worst-caseLatency>9250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9248</TripCount>
                        <Latency>9248</Latency>
                        <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TJ_TI>
                    <TN>
                        <NOUT>
                            <TY>
                                <TX/>
                            </TY>
                        </NOUT>
                    </TN>
                    <VITIS_LOOP_141_1>
                        <VITIS_LOOP_143_2>
                            <VITIS_LOOP_145_3/>
                        </VITIS_LOOP_143_2>
                    </VITIS_LOOP_141_1>
                </TJ_TI>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>691303951</Best-caseLatency>
                    <Average-caseLatency>691303951</Average-caseLatency>
                    <Worst-caseLatency>691303951</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.913 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.913 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.913 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>691303951</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ_TI>
                        <Name>TJ_TI</Name>
                        <Slack>7.30</Slack>
                        <TripCount>225</TripCount>
                        <Latency>691303950</Latency>
                        <AbsoluteTimeLatency>6.913 sec</AbsoluteTimeLatency>
                        <IterationLatency>3072462</IterationLatency>
                        <PipelineDepth>3072462</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_1_fu_559</Instance>
                        </InstanceList>
                        <TN>
                            <Name>TN</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>2858568</Latency>
                            <AbsoluteTimeLatency>28.586 ms</AbsoluteTimeLatency>
                            <IterationLatency>357321</IterationLatency>
                            <PipelineDepth>357321</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_load_buffer_tile_c2_fu_528</Instance>
                            </InstanceList>
                            <NOUT>
                                <Name>NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>352608</Latency>
                                <AbsoluteTimeLatency>3.526 ms</AbsoluteTimeLatency>
                                <IterationLatency>11019</IterationLatency>
                                <PipelineDepth>11019</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>11016</Latency>
                                    <AbsoluteTimeLatency>0.110 ms</AbsoluteTimeLatency>
                                    <IterationLatency>648</IterationLatency>
                                    <PipelineDepth>648</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>646</Latency>
                                        <AbsoluteTimeLatency>6.460 us</AbsoluteTimeLatency>
                                        <IterationLatency>38</IterationLatency>
                                        <PipelineDepth>38</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </TX>
                                </TY>
                            </NOUT>
                        </TN>
                        <VITIS_LOOP_141_1>
                            <Name>VITIS_LOOP_141_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>204640</Latency>
                            <AbsoluteTimeLatency>2.046 ms</AbsoluteTimeLatency>
                            <IterationLatency>6395</IterationLatency>
                            <PipelineDepth>6395</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_143_2>
                                <Name>VITIS_LOOP_143_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>6392</Latency>
                                <AbsoluteTimeLatency>63.920 us</AbsoluteTimeLatency>
                                <IterationLatency>376</IterationLatency>
                                <PipelineDepth>376</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_145_3>
                                    <Name>VITIS_LOOP_145_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>374</Latency>
                                    <AbsoluteTimeLatency>3.740 us</AbsoluteTimeLatency>
                                    <IterationLatency>22</IterationLatency>
                                    <PipelineDepth>22</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_145_3>
                            </VITIS_LOOP_143_2>
                        </VITIS_LOOP_141_1>
                    </TJ_TI>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>31310</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>37593</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_629_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_641_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="tn_1_fu_731_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="tn_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_778_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_790_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_816_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_23_fu_830_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_24_fu_836_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_25_fu_842_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_26_fu_848_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_27_fu_854_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_28_fu_860_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_29_fu_866_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_872_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_893_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_905_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_30_fu_927_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_31_fu_937_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_32_fu_947_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_33_fu_957_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_34_fu_967_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_35_fu_977_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_36_fu_987_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_37_fu_997_p2" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="add_ln73_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_1007_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1023_p2" SOURCE="src/conv2.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U219" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="mul49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U219" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="mul49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U219" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="mul49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U219" SOURCE="src/conv2.cpp:73" URAM="0" VARIABLE="mul49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_1029_p2" SOURCE="src/conv2.cpp:141" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_5_fu_1056_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1068_p2" SOURCE="src/conv2.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_1078_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_6_fu_1109_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_7_fu_1130_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1142_p2" SOURCE="src/conv2.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1148_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_1157_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln147_fu_1186_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="sub_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_8_fu_1196_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_1212_p2" SOURCE="src/conv2.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_1218_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_1227_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_4_fu_1244_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_3_fu_1253_p2" SOURCE="src/conv2.cpp:147" URAM="0" VARIABLE="add_ln147_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1083_p2" SOURCE="src/conv2.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_0_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_1_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_2_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_3_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_4_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_5_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_6_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_buffer_0_0_7_U" SOURCE="" URAM="0" VARIABLE="weights_buffer_0_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3530</Best-caseLatency>
                    <Average-caseLatency>3530</Average-caseLatency>
                    <Worst-caseLatency>3530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3528</TripCount>
                        <Latency>3528</Latency>
                        <AbsoluteTimeLatency>35.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3</Name>
            <Loops>
                <VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3540</Best-caseLatency>
                    <Average-caseLatency>3540</Average-caseLatency>
                    <Worst-caseLatency>3540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3>
                        <Name>VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3528</TripCount>
                        <Latency>3538</Latency>
                        <AbsoluteTimeLatency>35.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>275</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>889</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_301_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_311_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_330_p2" SOURCE="src/srcnn.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_385_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="sub_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_2_fu_255_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_397_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U231" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="mul_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_431_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U232" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid123_fu_450_p2" SOURCE="" URAM="0" VARIABLE="p_mid123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_463_p2" SOURCE="src/srcnn.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_1_fu_516_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="sub_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_546_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_581_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_591_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_610_p2" SOURCE="src/srcnn.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_2_fu_665_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="sub_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U233" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_693_p2" SOURCE="src/conv3.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_703_p2" SOURCE="src/conv3.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_770_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_806_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_270_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="add_ln107_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>291</Best-caseLatency>
                    <Average-caseLatency>291</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>289</TripCount>
                        <Latency>289</Latency>
                        <AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TJ_TI>
                    <TN>
                        <TY>
                            <TX>
                                <KY>
                                    <KX/>
                                </KY>
                            </TX>
                        </TY>
                    </TN>
                    <VITIS_LOOP_139_2>
                        <VITIS_LOOP_141_3/>
                    </VITIS_LOOP_139_2>
                </TJ_TI>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303766426</Best-caseLatency>
                    <Average-caseLatency>303766426</Average-caseLatency>
                    <Worst-caseLatency>303766426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.038 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.038 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.038 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303766426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ_TI>
                        <Name>TJ_TI</Name>
                        <Slack>7.30</Slack>
                        <TripCount>225</TripCount>
                        <Latency>303766425</Latency>
                        <AbsoluteTimeLatency>3.038 sec</AbsoluteTimeLatency>
                        <IterationLatency>1350073</IterationLatency>
                        <PipelineDepth>1350073</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv3_Pipeline_3_fu_553</Instance>
                        </InstanceList>
                        <TN>
                            <Name>TN</Name>
                            <Slack>7.30</Slack>
                            <TripCount>4</TripCount>
                            <Latency>1343964</Latency>
                            <AbsoluteTimeLatency>13.440 ms</AbsoluteTimeLatency>
                            <IterationLatency>335991</IterationLatency>
                            <PipelineDepth>335991</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_1_fu_534</Instance>
                                <Instance>grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_540</Instance>
                            </InstanceList>
                            <TY>
                                <Name>TY</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>328916</Latency>
                                <AbsoluteTimeLatency>3.289 ms</AbsoluteTimeLatency>
                                <IterationLatency>19348</IterationLatency>
                                <PipelineDepth>19348</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TX>
                                    <Name>TX</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>19346</Latency>
                                    <AbsoluteTimeLatency>0.193 ms</AbsoluteTimeLatency>
                                    <IterationLatency>1138</IterationLatency>
                                    <PipelineDepth>1138</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <KY>
                                        <Name>KY</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>1135</Latency>
                                        <AbsoluteTimeLatency>11.350 us</AbsoluteTimeLatency>
                                        <IterationLatency>227</IterationLatency>
                                        <PipelineDepth>227</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <KX>
                                            <Name>KX</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>5</TripCount>
                                            <Latency>225</Latency>
                                            <AbsoluteTimeLatency>2.250 us</AbsoluteTimeLatency>
                                            <IterationLatency>45</IterationLatency>
                                            <PipelineDepth>45</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </KX>
                                    </KY>
                                </TX>
                            </TY>
                        </TN>
                        <VITIS_LOOP_139_2>
                            <Name>VITIS_LOOP_139_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>17</TripCount>
                            <Latency>5814</Latency>
                            <AbsoluteTimeLatency>58.140 us</AbsoluteTimeLatency>
                            <IterationLatency>342</IterationLatency>
                            <PipelineDepth>342</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_141_3>
                                <Name>VITIS_LOOP_141_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>340</Latency>
                                <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                                <IterationLatency>20</IterationLatency>
                                <PipelineDepth>20</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_141_3>
                        </VITIS_LOOP_139_2>
                    </TJ_TI>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2695</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4387</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_618_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_630_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_694_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_706_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_12_1_1_U247" SOURCE="src/conv3.cpp:104" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="tmp11_fu_754_p2" SOURCE="src/conv3.cpp:104" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_771_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_783_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_793_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_809_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_825_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_851_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_877_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_882_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_887_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_897_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_902_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_912_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp16_fu_917_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_927_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp18_fu_932_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_942_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp20_fu_947_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_957_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp22_fu_962_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_972_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_977_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_982_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KY" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U248" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_1006_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_9_fu_1012_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_10_fu_1018_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_11_fu_1024_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_12_fu_1030_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_13_fu_1036_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_14_fu_1042_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_1174_p2" SOURCE="src/conv3.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1180_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_15_fu_1198_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_16_fu_1203_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_17_fu_1208_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_18_fu_1213_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_19_fu_1218_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_20_fu_1223_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_21_fu_1228_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_22_fu_1233_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1238_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_1253_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_1268_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_1283_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_1298_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_1313_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_1328_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_1343_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_4_fu_1438_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_1454_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_1460_p2" SOURCE="src/conv3.cpp:139" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln143_fu_1489_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="sub_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_5_fu_1521_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1537_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1543_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_1552_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ_TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1499_p2" SOURCE="src/conv3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2533841069</Best-caseLatency>
                    <Average-caseLatency>2533922669</Average-caseLatency>
                    <Worst-caseLatency>2533971629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.338 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.339 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.340 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2533841070 ~ 2533971630</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>139</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>43700</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>55270</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>78</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_input_r" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_params" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_output_r" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_params" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_output_r" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_params" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_output_r" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_input_r:m_axi_params:m_axi_output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_input_r" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_input_r_" paramPrefix="C_M_AXI_INPUT_R_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_input_r_ARADDR</port>
                <port>m_axi_input_r_ARBURST</port>
                <port>m_axi_input_r_ARCACHE</port>
                <port>m_axi_input_r_ARID</port>
                <port>m_axi_input_r_ARLEN</port>
                <port>m_axi_input_r_ARLOCK</port>
                <port>m_axi_input_r_ARPROT</port>
                <port>m_axi_input_r_ARQOS</port>
                <port>m_axi_input_r_ARREADY</port>
                <port>m_axi_input_r_ARREGION</port>
                <port>m_axi_input_r_ARSIZE</port>
                <port>m_axi_input_r_ARUSER</port>
                <port>m_axi_input_r_ARVALID</port>
                <port>m_axi_input_r_AWADDR</port>
                <port>m_axi_input_r_AWBURST</port>
                <port>m_axi_input_r_AWCACHE</port>
                <port>m_axi_input_r_AWID</port>
                <port>m_axi_input_r_AWLEN</port>
                <port>m_axi_input_r_AWLOCK</port>
                <port>m_axi_input_r_AWPROT</port>
                <port>m_axi_input_r_AWQOS</port>
                <port>m_axi_input_r_AWREADY</port>
                <port>m_axi_input_r_AWREGION</port>
                <port>m_axi_input_r_AWSIZE</port>
                <port>m_axi_input_r_AWUSER</port>
                <port>m_axi_input_r_AWVALID</port>
                <port>m_axi_input_r_BID</port>
                <port>m_axi_input_r_BREADY</port>
                <port>m_axi_input_r_BRESP</port>
                <port>m_axi_input_r_BUSER</port>
                <port>m_axi_input_r_BVALID</port>
                <port>m_axi_input_r_RDATA</port>
                <port>m_axi_input_r_RID</port>
                <port>m_axi_input_r_RLAST</port>
                <port>m_axi_input_r_RREADY</port>
                <port>m_axi_input_r_RRESP</port>
                <port>m_axi_input_r_RUSER</port>
                <port>m_axi_input_r_RVALID</port>
                <port>m_axi_input_r_WDATA</port>
                <port>m_axi_input_r_WID</port>
                <port>m_axi_input_r_WLAST</port>
                <port>m_axi_input_r_WREADY</port>
                <port>m_axi_input_r_WSTRB</port>
                <port>m_axi_input_r_WUSER</port>
                <port>m_axi_input_r_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_params" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_params_" paramPrefix="C_M_AXI_PARAMS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_params_ARADDR</port>
                <port>m_axi_params_ARBURST</port>
                <port>m_axi_params_ARCACHE</port>
                <port>m_axi_params_ARID</port>
                <port>m_axi_params_ARLEN</port>
                <port>m_axi_params_ARLOCK</port>
                <port>m_axi_params_ARPROT</port>
                <port>m_axi_params_ARQOS</port>
                <port>m_axi_params_ARREADY</port>
                <port>m_axi_params_ARREGION</port>
                <port>m_axi_params_ARSIZE</port>
                <port>m_axi_params_ARUSER</port>
                <port>m_axi_params_ARVALID</port>
                <port>m_axi_params_AWADDR</port>
                <port>m_axi_params_AWBURST</port>
                <port>m_axi_params_AWCACHE</port>
                <port>m_axi_params_AWID</port>
                <port>m_axi_params_AWLEN</port>
                <port>m_axi_params_AWLOCK</port>
                <port>m_axi_params_AWPROT</port>
                <port>m_axi_params_AWQOS</port>
                <port>m_axi_params_AWREADY</port>
                <port>m_axi_params_AWREGION</port>
                <port>m_axi_params_AWSIZE</port>
                <port>m_axi_params_AWUSER</port>
                <port>m_axi_params_AWVALID</port>
                <port>m_axi_params_BID</port>
                <port>m_axi_params_BREADY</port>
                <port>m_axi_params_BRESP</port>
                <port>m_axi_params_BUSER</port>
                <port>m_axi_params_BVALID</port>
                <port>m_axi_params_RDATA</port>
                <port>m_axi_params_RID</port>
                <port>m_axi_params_RLAST</port>
                <port>m_axi_params_RREADY</port>
                <port>m_axi_params_RRESP</port>
                <port>m_axi_params_RUSER</port>
                <port>m_axi_params_RVALID</port>
                <port>m_axi_params_WDATA</port>
                <port>m_axi_params_WID</port>
                <port>m_axi_params_WLAST</port>
                <port>m_axi_params_WREADY</port>
                <port>m_axi_params_WSTRB</port>
                <port>m_axi_params_WUSER</port>
                <port>m_axi_params_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_output_r" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_output_r_" paramPrefix="C_M_AXI_OUTPUT_R_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_output_r_ARADDR</port>
                <port>m_axi_output_r_ARBURST</port>
                <port>m_axi_output_r_ARCACHE</port>
                <port>m_axi_output_r_ARID</port>
                <port>m_axi_output_r_ARLEN</port>
                <port>m_axi_output_r_ARLOCK</port>
                <port>m_axi_output_r_ARPROT</port>
                <port>m_axi_output_r_ARQOS</port>
                <port>m_axi_output_r_ARREADY</port>
                <port>m_axi_output_r_ARREGION</port>
                <port>m_axi_output_r_ARSIZE</port>
                <port>m_axi_output_r_ARUSER</port>
                <port>m_axi_output_r_ARVALID</port>
                <port>m_axi_output_r_AWADDR</port>
                <port>m_axi_output_r_AWBURST</port>
                <port>m_axi_output_r_AWCACHE</port>
                <port>m_axi_output_r_AWID</port>
                <port>m_axi_output_r_AWLEN</port>
                <port>m_axi_output_r_AWLOCK</port>
                <port>m_axi_output_r_AWPROT</port>
                <port>m_axi_output_r_AWQOS</port>
                <port>m_axi_output_r_AWREADY</port>
                <port>m_axi_output_r_AWREGION</port>
                <port>m_axi_output_r_AWSIZE</port>
                <port>m_axi_output_r_AWUSER</port>
                <port>m_axi_output_r_AWVALID</port>
                <port>m_axi_output_r_BID</port>
                <port>m_axi_output_r_BREADY</port>
                <port>m_axi_output_r_BRESP</port>
                <port>m_axi_output_r_BUSER</port>
                <port>m_axi_output_r_BVALID</port>
                <port>m_axi_output_r_RDATA</port>
                <port>m_axi_output_r_RID</port>
                <port>m_axi_output_r_RLAST</port>
                <port>m_axi_output_r_RREADY</port>
                <port>m_axi_output_r_RRESP</port>
                <port>m_axi_output_r_RUSER</port>
                <port>m_axi_output_r_RVALID</port>
                <port>m_axi_output_r_WDATA</port>
                <port>m_axi_output_r_WID</port>
                <port>m_axi_output_r_WLAST</port>
                <port>m_axi_output_r_WREADY</port>
                <port>m_axi_output_r_WSTRB</port>
                <port>m_axi_output_r_WUSER</port>
                <port>m_axi_output_r_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_input_r">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_output_r">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_params">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x28, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x2c, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x40, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x44, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x58, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x5c, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv1_output_ftmap">inout, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv2_output_ftmap">inout, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_input_r, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_params, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset, </column>
                    <column name="conv1_biases">conv1_biases_ce0, port, , </column>
                    <column name="conv1_biases">conv1_biases_q0, port, , </column>
                    <column name="conv1_output_ftmap">m_axi_output_r, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x28 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_params, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset, </column>
                    <column name="conv2_biases">conv2_biases_ce0, port, , </column>
                    <column name="conv2_biases">conv2_biases_q0, port, , </column>
                    <column name="conv2_output_ftmap">m_axi_output_r, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x40 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_params, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">conv3_biases, port, , </column>
                    <column name="output_ftmap">m_axi_output_r, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x58 range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_input_r">read, 255, 32, anonymous, src/conv1.cpp:89:3</column>
                    <column name="m_axi_output_r">write, 3825, 32, VITIS_LOOP_140_3, src/conv1.cpp:140:20</column>
                    <column name="m_axi_output_r">write, 4161600, 32, anonymous, src/srcnn.cpp:37:2</column>
                    <column name="m_axi_output_r">write, 2080800, 32, anonymous, src/srcnn.cpp:38:2</column>
                    <column name="m_axi_output_r">write, 65025, 32, anonymous, src/srcnn.cpp:39:2</column>
                    <column name="m_axi_params">read, 648, 32, LOAD_WEIGHTS, src/conv1.cpp:107:16</column>
                    <column name="m_axi_params">read, 8, 32, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_input">input_ftmap, src/conv1.cpp:79:14, read, Fail, , VITIS_LOOP_75_1, src/conv1.cpp:75:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_input">input_ftmap, src/conv1.cpp:80:15, read, Fail, , VITIS_LOOP_75_1, src/conv1.cpp:75:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_input">input_ftmap, src/conv1.cpp:113:37, read, Widen Fail, , anonymous, src/conv1.cpp:89:3, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_input">input_ftmap, src/conv1.cpp:113:37, read, Fail, , VITIS_LOOP_75_1, src/conv1.cpp:75:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_input">input_ftmap, src/conv1.cpp:113:37, read, Inferred, 255, anonymous, src/conv1.cpp:89:3, , </column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:113:37, write, Widen Fail, , anonymous, src/conv1.cpp:142:3, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:113:37, write, Fail, , EXPORT, src/conv1.cpp:138:10, 214-230, Stride is incompatible</column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:113:37, write, Inferred, 3825, VITIS_LOOP_140_3, src/conv1.cpp:140:20, , </column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:140:20, write, Widen Fail, , anonymous, src/conv1.cpp:142:3, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:140:20, write, Fail, , EXPORT, src/conv1.cpp:138:10, 214-230, Stride is incompatible</column>
                    <column name="m_axi_output">output_ftmap, src/conv1.cpp:140:20, write, Inferred, 3825, VITIS_LOOP_140_3, src/conv1.cpp:140:20, , </column>
                    <column name="m_axi_output">input_fm, src/conv2.cpp:116:36, read, Fail, , VITIS_LOOP_105_1, src/conv2.cpp:105:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_output">output_ftmap, src/conv2.cpp:147:44, write, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_output">output_ftmap, src/conv2.cpp:147:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_output">output_ftmap, src/conv2.cpp:149:45, write, Fail, , VITIS_LOOP_145_3, src/conv2.cpp:145:22, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_output">input_ftmap, src/conv3.cpp:115:36, read, Fail, , VITIS_LOOP_108_3, src/conv3.cpp:108:22, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_output">output_ftmap, src/conv3.cpp:143:44, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_output">output_ftmap, src/conv3.cpp:143:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_output">conv1_output_ftmap, src/srcnn.cpp:37:2, write, Widen Fail, , anonymous, src/srcnn.cpp:37:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_output">conv1_output_ftmap, src/srcnn.cpp:37:2, write, Inferred, 4161600, anonymous, src/srcnn.cpp:37:2, , </column>
                    <column name="m_axi_output">conv2_output_ftmap, src/srcnn.cpp:38:2, write, Widen Fail, , anonymous, src/srcnn.cpp:38:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_output">conv2_output_ftmap, src/srcnn.cpp:38:2, write, Inferred, 2080800, anonymous, src/srcnn.cpp:38:2, , </column>
                    <column name="m_axi_output">output_ftmap, src/srcnn.cpp:39:2, write, Widen Fail, , anonymous, src/srcnn.cpp:39:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_output">output_ftmap, src/srcnn.cpp:39:2, write, Inferred, 65025, anonymous, src/srcnn.cpp:39:2, , </column>
                    <column name="m_axi_params">conv2_weights, src/conv1.cpp:113:37, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_params">conv3_weights, src/conv1.cpp:113:37, read, Widen Fail, , KX, src/conv3.cpp:64:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_params">conv1_weights, src/conv1.cpp:113:37, read, Widen Fail, , VITIS_LOOP_110_3, src/conv1.cpp:110:20, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_params">conv2_weights, src/conv1.cpp:113:37, read, Fail, , VITIS_LOOP_121_4, src/conv2.cpp:121:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_params">conv1_weights, src/conv1.cpp:113:37, read, Fail, , TILE_ROW, src/conv1.cpp:25:12, 214-230, Stride is incompatible</column>
                    <column name="m_axi_params">conv1_weights, src/conv1.cpp:113:37, read, Inferred, 648, LOAD_WEIGHTS, src/conv1.cpp:107:16, , </column>
                    <column name="m_axi_params">conv2_weights, src/conv2.cpp:127:42, read, Inferred, 8, VITIS_LOOP_121_4, src/conv2.cpp:121:20, , </column>
                    <column name="m_axi_params">, src/conv3.cpp:64:10, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_params">conv3_weights, src/conv3.cpp:73:36, read, Widen Fail, , KX, src/conv3.cpp:64:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_params">conv3_weights, src/conv3.cpp:73:36, read, Inferred, 5, KX, src/conv3.cpp:64:10, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/conv1.cpp:15" status="valid" parentFunction="conv1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/conv1.cpp:19" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=block factor=4 dim=3"/>
        <Pragma type="array_partition" location="src/conv1.cpp:21" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=block factor=4"/>
        <Pragma type="unroll" location="src/conv1.cpp:36" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="src/conv1.cpp:40" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="src/conv1.cpp:61" status="valid" parentFunction="clear_buffer" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="unroll" location="src/conv1.cpp:84" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/conv1.cpp:93" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/conv1.cpp:111" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:128" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="src/conv1.cpp:129" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="II=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:139" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv2.cpp:60" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="src/conv2.cpp:72" status="valid" parentFunction="conv2" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/conv2.cpp:107" status="valid" parentFunction="load_buffer_tile_c2" variable="" isDirective="0" options="II=17"/>
        <Pragma type="pipeline" location="src/conv2.cpp:122" status="valid" parentFunction="load_buffer_tile_c2" variable="" isDirective="0" options="II=8"/>
        <Pragma type="pipeline" location="src/conv2.cpp:142" status="valid" parentFunction="export_buffer_tile_c2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:60" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="src/conv3.cpp:72" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/conv3.cpp:140" status="valid" parentFunction="export_buffer_tile_c3" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="src/srcnn.cpp:22" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512 bundle=input"/>
        <Pragma type="interface" location="src/srcnn.cpp:23" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512 bundle=params"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512 bundle=output"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512 bundle=params"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512 bundle=output"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512 bundle=params"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512 bundle=output"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

