0.7
2020.1
May 27 2020
20:09:33
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/AESL_autofifo_a.v,1682405888,systemVerilog,,,,AESL_autofifo_a,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/AESL_autofifo_b.v,1682405888,systemVerilog,,,,AESL_autofifo_b,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/AESL_autofifo_res.v,1682405888,systemVerilog,,,,AESL_autofifo_res,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul.autotb.v,1682405888,systemVerilog,,,,apatb_matrixmul_top,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul.v,1682405796,systemVerilog,,,,matrixmul,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul_mac_mulcud.v,1682405796,systemVerilog,,,,matrixmul_mac_mulcud;matrixmul_mac_mulcud_DSP48_0,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul_mac_muldEe.v,1682405796,systemVerilog,,,,matrixmul_mac_muldEe;matrixmul_mac_muldEe_DSP48_1,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Desktop/PrivacyPreservingDeepLearning/hls_design/hls_test_matmul/solution2_pipeline/sim/verilog/matrixmul_mux_32_bkb.v,1682405796,systemVerilog,,,,matrixmul_mux_32_bkb,E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
