#ifndef _AARCH64_BITS_HCR_
#define _AARCH64_BITS_HCR_

#define HCR_RW			0x0000000080000000	/* register width, EL1 is AArch64 if set */
#define HCR_E2H			0x0000000400000000	/* EL2 host */

#endif /* _AARCH64_BITS_HCR_ */
