0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/BasicTemplate/Mealy_t.v,1603960779,verilog,,,,Mealy_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/lab4/Lab4_Mealy.v,1603960510,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/BasicTemplate/Mealy_t.v,,Mealy,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/lab4/Lab4_Moore.v,1603960624,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/lab4/Moore_t.v,,Moore,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/Basic_Q1/Basic_Q1.srcs/sources_1/imports/lab4/Moore_t.v,1603959651,verilog,,,,Moore_t,,,,,,,,
