
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001690  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80003800  80003800  00003c00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80003a00  80003a00  00003e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80003b18  00004004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000198  00000008  80003b1c  00004008  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00004008  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000007c0  00000000  00000000  00004038  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000015a7  00000000  00000000  000047f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00010ae8  00000000  00000000  00005d9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002418  00000000  00000000  00016887  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a01e  00000000  00000000  00018c9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001220  00000000  00000000  00022cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000045aa  00000000  00000000  00023ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000031e1  00000000  00000000  0002848a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 00f2922f  00000000  00000000  0002b66b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 000007d0  00000000  00000000  00f548a0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ec d4 	sub	pc,pc,-4908

Disassembly of section .text:

80002004 <flashcdw_set_wait_state>:
80002004:	fe 68 14 00 	mov	r8,-125952
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
80002008:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
8000200a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
8000200e:	91 09       	st.w	r8[0x0],r9
}
80002010:	5e fc       	retal	r12

80002012 <flashcdw_is_ready>:
//! @{


bool flashcdw_is_ready(void)
{
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
80002012:	fe 68 14 00 	mov	r8,-125952
80002016:	70 2c       	ld.w	r12,r8[0x8]
}
80002018:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000201c:	5e fc       	retal	r12
8000201e:	d7 03       	nop

80002020 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
80002020:	d4 01       	pushm	lr
	while (!flashcdw_is_ready());
80002022:	f0 1f 00 03 	mcall	8000202c <flashcdw_default_wait_until_ready+0xc>
80002026:	cf e0       	breq	80002022 <flashcdw_default_wait_until_ready+0x2>
}
80002028:	d8 02       	popm	pc
8000202a:	00 00       	add	r0,r0
8000202c:	80 00       	ld.sh	r0,r0[0x0]
8000202e:	20 12       	sub	r2,1

80002030 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002030:	eb cd 40 c0 	pushm	r6-r7,lr
80002034:	18 96       	mov	r6,r12
80002036:	16 97       	mov	r7,r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002038:	48 e8       	lddpc	r8,80002070 <flashcdw_issue_command+0x40>
8000203a:	70 08       	ld.w	r8,r8[0x0]
8000203c:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
8000203e:	fe 68 14 00 	mov	r8,-125952
80002042:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002044:	f1 d6 d0 06 	bfins	r8,r6,0x0,0x6
	if (page_number >= 0) {
80002048:	58 07       	cp.w	r7,0
8000204a:	c0 35       	brlt	80002050 <flashcdw_issue_command+0x20>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
8000204c:	f1 d7 d1 10 	bfins	r8,r7,0x8,0x10
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002050:	3a 59       	mov	r9,-91
80002052:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002056:	fe 69 14 00 	mov	r9,-125952
8000205a:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
8000205c:	72 29       	ld.w	r9,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
	flashcdw_error_status = flashcdw_get_error_status();
8000205e:	e2 19 00 0c 	andl	r9,0xc,COH
80002062:	48 58       	lddpc	r8,80002074 <flashcdw_issue_command+0x44>
80002064:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002066:	48 38       	lddpc	r8,80002070 <flashcdw_issue_command+0x40>
80002068:	70 08       	ld.w	r8,r8[0x0]
8000206a:	5d 18       	icall	r8
}
8000206c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002070:	00 00       	add	r0,r0
80002072:	00 04       	add	r4,r0
80002074:	00 00       	add	r0,r0
80002076:	00 08       	add	r8,r0

80002078 <flashcdw_set_flash_waitstate_and_readmode>:
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
}


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002078:	d4 01       	pushm	lr
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
8000207a:	e0 68 e1 c0 	mov	r8,57792
8000207e:	ea 18 00 e4 	orh	r8,0xe4
80002082:	10 3c       	cp.w	r12,r8
80002084:	e0 88 00 19 	brls	800020b6 <flashcdw_set_flash_waitstate_and_readmode+0x3e>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002088:	e0 68 c3 80 	mov	r8,50048
8000208c:	ea 18 01 c9 	orh	r8,0x1c9
80002090:	10 3c       	cp.w	r12,r8
80002092:	e0 8b 00 0a 	brhi	800020a6 <flashcdw_set_flash_waitstate_and_readmode+0x2e>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002096:	30 1c       	mov	r12,1
80002098:	f0 1f 00 0c 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000209c:	3f fb       	mov	r11,-1
8000209e:	31 1c       	mov	r12,17
800020a0:	f0 1f 00 0b 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020a4:	d8 02       	popm	pc
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
800020a6:	30 1c       	mov	r12,1
800020a8:	f0 1f 00 08 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
800020ac:	3f fb       	mov	r11,-1
800020ae:	31 0c       	mov	r12,16
800020b0:	f0 1f 00 07 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020b4:	d8 02       	popm	pc
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
800020b6:	30 0c       	mov	r12,0
800020b8:	f0 1f 00 04 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800020bc:	3f fb       	mov	r11,-1
800020be:	31 1c       	mov	r12,17
800020c0:	f0 1f 00 03 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020c4:	d8 02       	popm	pc
800020c6:	00 00       	add	r0,r0
800020c8:	80 00       	ld.sh	r0,r0[0x0]
800020ca:	20 04       	sub	r4,0
800020cc:	80 00       	ld.sh	r0,r0[0x0]
800020ce:	20 30       	sub	r0,3

800020d0 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
800020d0:	d4 01       	pushm	lr
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
800020d2:	3f fb       	mov	r11,-1
800020d4:	30 3c       	mov	r12,3
800020d6:	f0 1f 00 02 	mcall	800020dc <flashcdw_clear_page_buffer+0xc>
}
800020da:	d8 02       	popm	pc
800020dc:	80 00       	ld.sh	r0,r0[0x0]
800020de:	20 30       	sub	r0,3

800020e0 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800020e0:	fe 68 14 00 	mov	r8,-125952
800020e4:	70 2c       	ld.w	r12,r8[0x8]
}
800020e6:	f9 dc c0 a1 	bfextu	r12,r12,0x5,0x1
800020ea:	5e fc       	retal	r12

800020ec <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800020ec:	d4 01       	pushm	lr
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800020ee:	18 9b       	mov	r11,r12
800020f0:	30 cc       	mov	r12,12
800020f2:	f0 1f 00 03 	mcall	800020fc <flashcdw_quick_page_read+0x10>
	return flashcdw_is_page_erased();
800020f6:	f0 1f 00 03 	mcall	80002100 <flashcdw_quick_page_read+0x14>
}
800020fa:	d8 02       	popm	pc
800020fc:	80 00       	ld.sh	r0,r0[0x0]
800020fe:	20 30       	sub	r0,3
80002100:	80 00       	ld.sh	r0,r0[0x0]
80002102:	20 e0       	sub	r0,14

80002104 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
80002104:	eb cd 40 c0 	pushm	r6-r7,lr
80002108:	16 97       	mov	r7,r11
	bool page_erased = true;

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
8000210a:	18 9b       	mov	r11,r12
8000210c:	30 2c       	mov	r12,2
8000210e:	f0 1f 00 09 	mcall	80002130 <flashcdw_erase_page+0x2c>

	if (check) {
80002112:	58 07       	cp.w	r7,0
80002114:	c0 31       	brne	8000211a <flashcdw_erase_page+0x16>
80002116:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
		unsigned int error_status = flashcdw_error_status;
8000211a:	48 77       	lddpc	r7,80002134 <flashcdw_erase_page+0x30>
8000211c:	6e 06       	ld.w	r6,r7[0x0]
		page_erased = flashcdw_quick_page_read(-1);
8000211e:	3f fc       	mov	r12,-1
80002120:	f0 1f 00 06 	mcall	80002138 <flashcdw_erase_page+0x34>
		flashcdw_error_status |= error_status;
80002124:	6e 08       	ld.w	r8,r7[0x0]
80002126:	f1 e6 10 06 	or	r6,r8,r6
8000212a:	8f 06       	st.w	r7[0x0],r6
	}
	return page_erased;
}
8000212c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002130:	80 00       	ld.sh	r0,r0[0x0]
80002132:	20 30       	sub	r0,3
80002134:	00 00       	add	r0,r0
80002136:	00 08       	add	r8,r0
80002138:	80 00       	ld.sh	r0,r0[0x0]
8000213a:	20 ec       	sub	r12,14

8000213c <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
8000213c:	d4 01       	pushm	lr
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
8000213e:	18 9b       	mov	r11,r12
80002140:	30 1c       	mov	r12,1
80002142:	f0 1f 00 02 	mcall	80002148 <flashcdw_write_page+0xc>
}
80002146:	d8 02       	popm	pc
80002148:	80 00       	ld.sh	r0,r0[0x0]
8000214a:	20 30       	sub	r0,3

8000214c <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
8000214c:	d4 01       	pushm	lr
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
8000214e:	3f fb       	mov	r11,-1
80002150:	30 fc       	mov	r12,15
80002152:	f0 1f 00 03 	mcall	8000215c <flashcdw_quick_user_page_read+0x10>
	return flashcdw_is_page_erased();
80002156:	f0 1f 00 03 	mcall	80002160 <flashcdw_quick_user_page_read+0x14>
}
8000215a:	d8 02       	popm	pc
8000215c:	80 00       	ld.sh	r0,r0[0x0]
8000215e:	20 30       	sub	r0,3
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	20 e0       	sub	r0,14

80002164 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002164:	eb cd 40 80 	pushm	r7,lr
80002168:	18 97       	mov	r7,r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
8000216a:	3f fb       	mov	r11,-1
8000216c:	30 ec       	mov	r12,14
8000216e:	f0 1f 00 06 	mcall	80002184 <flashcdw_erase_user_page+0x20>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002172:	58 07       	cp.w	r7,0
80002174:	c0 31       	brne	8000217a <flashcdw_erase_user_page+0x16>
80002176:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000217a:	f0 1f 00 04 	mcall	80002188 <flashcdw_erase_user_page+0x24>
}
8000217e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002182:	00 00       	add	r0,r0
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	20 30       	sub	r0,3
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	21 4c       	sub	r12,20

8000218c <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
8000218c:	d4 01       	pushm	lr
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
8000218e:	3f fb       	mov	r11,-1
80002190:	30 dc       	mov	r12,13
80002192:	f0 1f 00 02 	mcall	80002198 <flashcdw_write_user_page+0xc>
}
80002196:	d8 02       	popm	pc
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	20 30       	sub	r0,3

8000219c <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
8000219c:	d4 31       	pushm	r0-r7,lr
8000219e:	20 7d       	sub	sp,28
800021a0:	50 3c       	stdsp	sp[0xc],r12
800021a2:	14 97       	mov	r7,r10
800021a4:	50 49       	stdsp	sp[0x10],r9
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
800021a6:	e0 69 ff ff 	mov	r9,65535
800021aa:	ea 19 80 7f 	orh	r9,0x807f
800021ae:	12 3c       	cp.w	r12,r9
800021b0:	5f b8       	srhi	r8
800021b2:	50 28       	stdsp	sp[0x8],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
800021b4:	58 0a       	cp.w	r10,0
800021b6:	c0 41       	brne	800021be <flashcdw_memcpy+0x22>
800021b8:	30 09       	mov	r9,0
800021ba:	50 09       	stdsp	sp[0x0],r9
800021bc:	c5 b8       	rjmp	80002272 <flashcdw_memcpy+0xd6>
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
800021be:	40 36       	lddsp	r6,sp[0xc]
	const uint8_t* src_buf=(const uint8_t*)src;
800021c0:	16 94       	mov	r4,r11
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
800021c2:	0c 90       	mov	r0,r6
800021c4:	e0 10 ff 00 	andl	r0,0xff00
800021c8:	30 08       	mov	r8,0
800021ca:	50 08       	stdsp	sp[0x0],r8

	while ( nbytes ) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;
800021cc:	4a d1       	lddpc	r1,80002280 <flashcdw_memcpy+0xe4>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if ( nbytes && (flash_add == dest_add)) {
800021ce:	30 05       	mov	r5,0
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
800021d0:	fa c3 ff ec 	sub	r3,sp,-20
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
800021d4:	10 92       	mov	r2,r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
800021d6:	f0 1f 00 2c 	mcall	80002284 <flashcdw_memcpy+0xe8>
		error_status |= flashcdw_error_status;
800021da:	62 08       	ld.w	r8,r1[0x0]
800021dc:	40 09       	lddsp	r9,sp[0x0]
800021de:	10 49       	or	r9,r8
800021e0:	50 09       	stdsp	sp[0x0],r9
800021e2:	00 9b       	mov	r11,r0
800021e4:	e0 ce ff 00 	sub	lr,r0,-256
800021e8:	16 9c       	mov	r12,r11

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
800021ea:	f6 e8 00 00 	ld.d	r8,r11[0]
800021ee:	fa e9 00 14 	st.d	sp[20],r8
800021f2:	04 98       	mov	r8,r2

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if ( nbytes && (flash_add == dest_add)) {
800021f4:	58 07       	cp.w	r7,0
800021f6:	5f 1a       	srne	r10
800021f8:	f0 0b 00 09 	add	r9,r8,r11
800021fc:	12 36       	cp.w	r6,r9
800021fe:	5f 09       	sreq	r9
80002200:	f5 e9 00 09 	and	r9,r10,r9
80002204:	ea 09 18 00 	cp.b	r9,r5
80002208:	c0 60       	breq	80002214 <flashcdw_memcpy+0x78>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000220a:	09 39       	ld.ub	r9,r4++
8000220c:	e6 08 0b 09 	st.b	r3[r8],r9
					dest_add++;
80002210:	2f f6       	sub	r6,-1
					nbytes--;
80002212:	20 17       	sub	r7,1
80002214:	2f f8       	sub	r8,-1
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002216:	58 88       	cp.w	r8,8
80002218:	ce e1       	brne	800021f4 <flashcdw_memcpy+0x58>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
8000221a:	fa e8 00 14 	ld.d	r8,sp[20]
8000221e:	f8 e9 00 00 	st.d	r12[0],r8
80002222:	2f 8b       	sub	r11,-8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002224:	1c 3b       	cp.w	r11,lr
80002226:	ce 11       	brne	800021e8 <flashcdw_memcpy+0x4c>
80002228:	50 17       	stdsp	sp[0x4],r7
8000222a:	e0 c0 ff 00 	sub	r0,r0,-256
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
8000222e:	40 48       	lddsp	r8,sp[0x10]
80002230:	58 08       	cp.w	r8,0
80002232:	c1 00       	breq	80002252 <flashcdw_memcpy+0xb6>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002234:	40 29       	lddsp	r9,sp[0x8]
80002236:	58 09       	cp.w	r9,0
80002238:	c0 50       	breq	80002242 <flashcdw_memcpy+0xa6>
8000223a:	30 0c       	mov	r12,0
8000223c:	f0 1f 00 13 	mcall	80002288 <flashcdw_memcpy+0xec>
80002240:	c0 58       	rjmp	8000224a <flashcdw_memcpy+0xae>
80002242:	30 0b       	mov	r11,0
80002244:	3f fc       	mov	r12,-1
80002246:	f0 1f 00 12 	mcall	8000228c <flashcdw_memcpy+0xf0>
			error_status |= flashcdw_error_status;
8000224a:	62 08       	ld.w	r8,r1[0x0]
8000224c:	40 09       	lddsp	r9,sp[0x0]
8000224e:	10 49       	or	r9,r8
80002250:	50 09       	stdsp	sp[0x0],r9
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002252:	40 28       	lddsp	r8,sp[0x8]
80002254:	58 08       	cp.w	r8,0
80002256:	c0 40       	breq	8000225e <flashcdw_memcpy+0xc2>
80002258:	f0 1f 00 0e 	mcall	80002290 <flashcdw_memcpy+0xf4>
8000225c:	c0 48       	rjmp	80002264 <flashcdw_memcpy+0xc8>
8000225e:	3f fc       	mov	r12,-1
80002260:	f0 1f 00 0d 	mcall	80002294 <flashcdw_memcpy+0xf8>
		error_status |= flashcdw_error_status;
80002264:	62 08       	ld.w	r8,r1[0x0]
80002266:	40 09       	lddsp	r9,sp[0x0]
80002268:	10 49       	or	r9,r8
8000226a:	50 09       	stdsp	sp[0x0],r9

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
8000226c:	40 18       	lddsp	r8,sp[0x4]
8000226e:	58 08       	cp.w	r8,0
80002270:	cb 31       	brne	800021d6 <flashcdw_memcpy+0x3a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002272:	48 48       	lddpc	r8,80002280 <flashcdw_memcpy+0xe4>
80002274:	40 09       	lddsp	r9,sp[0x0]
80002276:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
}
80002278:	40 3c       	lddsp	r12,sp[0xc]
8000227a:	2f 9d       	sub	sp,-28
8000227c:	d8 32       	popm	r0-r7,pc
8000227e:	00 00       	add	r0,r0
80002280:	00 00       	add	r0,r0
80002282:	00 08       	add	r8,r0
80002284:	80 00       	ld.sh	r0,r0[0x0]
80002286:	20 d0       	sub	r0,13
80002288:	80 00       	ld.sh	r0,r0[0x0]
8000228a:	21 64       	sub	r4,22
8000228c:	80 00       	ld.sh	r0,r0[0x0]
8000228e:	21 04       	sub	r4,16
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	21 8c       	sub	r12,24
80002294:	80 00       	ld.sh	r0,r0[0x0]
80002296:	21 3c       	sub	r12,19

80002298 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002298:	f8 08 16 05 	lsr	r8,r12,0x5
8000229c:	a9 78       	lsl	r8,0x9
8000229e:	e0 28 d8 00 	sub	r8,55296

	/* Enable the correct function. */
	switch (function) {
800022a2:	58 7b       	cp.w	r11,7
800022a4:	e0 8b 00 05 	brhi	800022ae <gpio_enable_module_pin+0x16>
800022a8:	4a 09       	lddpc	r9,80002328 <gpio_enable_module_pin+0x90>
800022aa:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
800022ae:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800022b0:	30 19       	mov	r9,1
800022b2:	f2 0c 09 49 	lsl	r9,r9,r12
800022b6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800022b8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800022ba:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800022bc:	c3 18       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800022be:	30 19       	mov	r9,1
800022c0:	f2 0c 09 49 	lsl	r9,r9,r12
800022c4:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800022c6:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800022c8:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800022ca:	c2 a8       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800022cc:	30 19       	mov	r9,1
800022ce:	f2 0c 09 49 	lsl	r9,r9,r12
800022d2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800022d4:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800022d6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800022d8:	c2 38       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800022da:	30 19       	mov	r9,1
800022dc:	f2 0c 09 49 	lsl	r9,r9,r12
800022e0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800022e2:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800022e4:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800022e6:	c1 c8       	rjmp	8000231e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800022e8:	30 19       	mov	r9,1
800022ea:	f2 0c 09 49 	lsl	r9,r9,r12
800022ee:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800022f0:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800022f2:	91 d9       	st.w	r8[0x34],r9
		break;
800022f4:	c1 58       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800022f6:	30 19       	mov	r9,1
800022f8:	f2 0c 09 49 	lsl	r9,r9,r12
800022fc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800022fe:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002300:	91 d9       	st.w	r8[0x34],r9
		break;
80002302:	c0 e8       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002304:	30 19       	mov	r9,1
80002306:	f2 0c 09 49 	lsl	r9,r9,r12
8000230a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000230c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000230e:	91 d9       	st.w	r8[0x34],r9
		break;
80002310:	c0 78       	rjmp	8000231e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002312:	30 19       	mov	r9,1
80002314:	f2 0c 09 49 	lsl	r9,r9,r12
80002318:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000231a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000231c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000231e:	30 19       	mov	r9,1
80002320:	f2 0c 09 4c 	lsl	r12,r9,r12
80002324:	91 2c       	st.w	r8[0x8],r12
80002326:	5e fd       	retal	0
80002328:	80 00       	ld.sh	r0,r0[0x0]
8000232a:	3a 00       	mov	r0,-96

8000232c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000232c:	d4 21       	pushm	r4-r7,lr
8000232e:	18 97       	mov	r7,r12
80002330:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002332:	58 0b       	cp.w	r11,0
80002334:	c0 31       	brne	8000233a <gpio_enable_module+0xe>
80002336:	30 05       	mov	r5,0
80002338:	c0 d8       	rjmp	80002352 <gpio_enable_module+0x26>
8000233a:	30 06       	mov	r6,0
8000233c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000233e:	6e 1b       	ld.w	r11,r7[0x4]
80002340:	6e 0c       	ld.w	r12,r7[0x0]
80002342:	f0 1f 00 06 	mcall	80002358 <gpio_enable_module+0x2c>
80002346:	18 45       	or	r5,r12
		gpiomap++;
80002348:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000234a:	2f f6       	sub	r6,-1
8000234c:	0c 34       	cp.w	r4,r6
8000234e:	fe 9b ff f8 	brhi	8000233e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002352:	0a 9c       	mov	r12,r5
80002354:	d8 22       	popm	r4-r7,pc
80002356:	00 00       	add	r0,r0
80002358:	80 00       	ld.sh	r0,r0[0x0]
8000235a:	22 98       	sub	r8,41

8000235c <com_spi_init>:
	spi_put(TWI_SENS,count);
	if(count--) count = UINT8_MAX;
};

spi_status_t com_spi_init(void)
{
8000235c:	eb cd 40 80 	pushm	r7,lr

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002360:	fe 78 28 00 	mov	r8,-55296
80002364:	30 19       	mov	r9,1
80002366:	f1 49 00 44 	st.w	r8[68],r9
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000236a:	30 27       	mov	r7,2
8000236c:	f1 47 00 48 	st.w	r8[72],r7
80002370:	30 4a       	mov	r10,4
80002372:	f1 4a 00 48 	st.w	r8[72],r10
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002376:	f1 49 00 58 	st.w	r8[88],r9
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
8000237a:	30 3b       	mov	r11,3
8000237c:	48 ac       	lddpc	r12,800023a4 <com_spi_init+0x48>
8000237e:	f0 1f 00 0b 	mcall	800023a8 <com_spi_init+0x4c>
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002382:	30 ab       	mov	r11,10
80002384:	0e 9c       	mov	r12,r7
80002386:	f0 1f 00 0a 	mcall	800023ac <com_spi_init+0x50>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
8000238a:	30 0a       	mov	r10,0
8000238c:	30 8b       	mov	r11,8
8000238e:	fe 7c 3c 00 	mov	r12,-50176
80002392:	f0 1f 00 08 	mcall	800023b0 <com_spi_init+0x54>
	spi_enable(SPI_ARDU);
80002396:	fe 7c 3c 00 	mov	r12,-50176
8000239a:	f0 1f 00 07 	mcall	800023b4 <com_spi_init+0x58>
	//irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
	//(*SPI_ARDU).ier = AVR32_SPI_IER_TDRE_MASK; //enable Interrupt
	//cpu_irq_enable();
	
	return SPI_OK;
}
8000239e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800023a2:	00 00       	add	r0,r0
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	3a 20       	mov	r0,-94
800023a8:	80 00       	ld.sh	r0,r0[0x0]
800023aa:	23 2c       	sub	r12,50
800023ac:	80 00       	ld.sh	r0,r0[0x0]
800023ae:	2d 88       	sub	r8,-40
800023b0:	80 00       	ld.sh	r0,r0[0x0]
800023b2:	2d ca       	sub	r10,-36
800023b4:	80 00       	ld.sh	r0,r0[0x0]
800023b6:	2e 10       	sub	r0,-31

800023b8 <set_motor_speeds>:


// start motor with defined speed or change speed
// -1 as motor_speed in struct means that the specific speed is not set
void set_motor_speeds(motor_speeds_t motor_speeds)
{
800023b8:	eb cd 00 10 	pushm	r4
	for (uint_fast8_t i=0; i<4; ++i)
	{
		if (motor_speeds.position[i] != -1)
		{
			esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
800023bc:	48 a8       	lddpc	r8,800023e4 <set_motor_speeds+0x2c>
800023be:	70 1b       	ld.w	r11,r8[0x4]
800023c0:	fa c4 ff fc 	sub	r4,sp,-4
800023c4:	30 08       	mov	r8,0
800023c6:	48 9a       	lddpc	r10,800023e8 <set_motor_speeds+0x30>
// -1 as motor_speed in struct means that the specific speed is not set
void set_motor_speeds(motor_speeds_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
	{
		if (motor_speeds.position[i] != -1)
800023c8:	68 09       	ld.w	r9,r4[0x0]
800023ca:	5b f9       	cp.w	r9,-1
800023cc:	c0 50       	breq	800023d6 <set_motor_speeds+0x1e>
		{
			esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
800023ce:	f6 09 00 09 	add	r9,r11,r9
800023d2:	f4 08 09 29 	st.w	r10[r8<<0x2],r9

// start motor with defined speed or change speed
// -1 as motor_speed in struct means that the specific speed is not set
void set_motor_speeds(motor_speeds_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
800023d6:	2f f8       	sub	r8,-1
800023d8:	2f c4       	sub	r4,-4
800023da:	58 48       	cp.w	r8,4
800023dc:	cf 61       	brne	800023c8 <set_motor_speeds+0x10>
		if (motor_speeds.position[i] != -1)
		{
			esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
		}
	}
}
800023de:	e3 cd 00 10 	ldm	sp++,r4
800023e2:	5e fc       	retal	r12
800023e4:	00 00       	add	r0,r0
800023e6:	01 1c       	ld.sh	r12,r0++
800023e8:	00 00       	add	r0,r0
800023ea:	01 2c       	ld.uh	r12,r0++

800023ec <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
800023ec:	eb cd 40 80 	pushm	r7,lr
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
800023f0:	48 c7       	lddpc	r7,80002420 <t_c2_rc_isr+0x34>
800023f2:	6e 2a       	ld.w	r10,r7[0x8]
800023f4:	5c 7a       	castu.h	r10
800023f6:	30 1b       	mov	r11,1
800023f8:	fe 7c 50 00 	mov	r12,-45056
800023fc:	f0 1f 00 0a 	mcall	80002424 <t_c2_rc_isr+0x38>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80002400:	6e 3a       	ld.w	r10,r7[0xc]
80002402:	5c 7a       	castu.h	r10
80002404:	30 1b       	mov	r11,1
80002406:	fe 7c 50 00 	mov	r12,-45056
8000240a:	f0 1f 00 08 	mcall	80002428 <t_c2_rc_isr+0x3c>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000240e:	30 1b       	mov	r11,1
80002410:	fe 7c 50 00 	mov	r12,-45056
80002414:	f0 1f 00 06 	mcall	8000242c <t_c2_rc_isr+0x40>
}
80002418:	e3 cd 40 80 	ldm	sp++,r7,lr
8000241c:	d6 03       	rete
8000241e:	00 00       	add	r0,r0
80002420:	00 00       	add	r0,r0
80002422:	01 2c       	ld.uh	r12,r0++
80002424:	80 00       	ld.sh	r0,r0[0x0]
80002426:	2a f4       	sub	r4,-81
80002428:	80 00       	ld.sh	r0,r0[0x0]
8000242a:	2b 28       	sub	r8,-78
8000242c:	80 00       	ld.sh	r0,r0[0x0]
8000242e:	2a e2       	sub	r2,-82

80002430 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80002430:	eb cd 40 80 	pushm	r7,lr
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80002434:	48 c7       	lddpc	r7,80002464 <t_c1_rc_isr+0x34>
80002436:	6e 0a       	ld.w	r10,r7[0x0]
80002438:	5c 7a       	castu.h	r10
8000243a:	30 0b       	mov	r11,0
8000243c:	fe 7c 50 00 	mov	r12,-45056
80002440:	f0 1f 00 0a 	mcall	80002468 <t_c1_rc_isr+0x38>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80002444:	6e 1a       	ld.w	r10,r7[0x4]
80002446:	5c 7a       	castu.h	r10
80002448:	30 0b       	mov	r11,0
8000244a:	fe 7c 50 00 	mov	r12,-45056
8000244e:	f0 1f 00 08 	mcall	8000246c <t_c1_rc_isr+0x3c>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
80002452:	30 0b       	mov	r11,0
80002454:	fe 7c 50 00 	mov	r12,-45056
80002458:	f0 1f 00 06 	mcall	80002470 <t_c1_rc_isr+0x40>
}
8000245c:	e3 cd 40 80 	ldm	sp++,r7,lr
80002460:	d6 03       	rete
80002462:	00 00       	add	r0,r0
80002464:	00 00       	add	r0,r0
80002466:	01 2c       	ld.uh	r12,r0++
80002468:	80 00       	ld.sh	r0,r0[0x0]
8000246a:	2a f4       	sub	r4,-81
8000246c:	80 00       	ld.sh	r0,r0[0x0]
8000246e:	2b 28       	sub	r8,-78
80002470:	80 00       	ld.sh	r0,r0[0x0]
80002472:	2a e2       	sub	r2,-82

80002474 <motor_init>:
#include "asf.h"
#include "settings_t.h"
#include "motor_control.h"

void motor_init(void) //TODO: static?
{
80002474:	d4 21       	pushm	r4-r7,lr
80002476:	20 3d       	sub	sp,12

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002478:	fe 78 28 00 	mov	r8,-55296
8000247c:	fc 19 00 20 	movh	r9,0x20
80002480:	f1 49 00 44 	st.w	r8[68],r9
80002484:	fc 19 00 40 	movh	r9,0x40
80002488:	f1 49 00 44 	st.w	r8[68],r9
8000248c:	fc 19 04 00 	movh	r9,0x400
80002490:	f1 49 00 44 	st.w	r8[68],r9
80002494:	fc 19 08 00 	movh	r9,0x800
80002498:	f1 49 00 44 	st.w	r8[68],r9
8000249c:	30 fb       	mov	r11,15
8000249e:	30 2c       	mov	r12,2
800024a0:	f0 1f 00 49 	mcall	800025c4 <motor_init+0x150>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
800024a4:	30 4b       	mov	r11,4
800024a6:	4c 9c       	lddpc	r12,800025c8 <motor_init+0x154>
800024a8:	f0 1f 00 49 	mcall	800025cc <motor_init+0x158>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
800024ac:	40 29       	lddsp	r9,sp[0x8]
800024ae:	30 28       	mov	r8,2
800024b0:	f3 d8 d2 02 	bfins	r9,r8,0x10,0x2
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
800024b4:	30 15       	mov	r5,1
800024b6:	f3 d5 d2 42 	bfins	r9,r5,0x12,0x2
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
800024ba:	30 04       	mov	r4,0
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
800024bc:	e4 19 ff 0f 	andh	r9,0xff0f
800024c0:	f3 d8 d3 02 	bfins	r9,r8,0x18,0x2
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
800024c4:	f3 d5 d3 42 	bfins	r9,r5,0x1a,0x2
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
800024c8:	50 14       	stdsp	sp[0x4],r4
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
800024ca:	e4 19 0f ff 	andh	r9,0xfff
800024ce:	e0 19 ff 07 	andl	r9,0xff07
800024d2:	f3 d5 d1 42 	bfins	r9,r5,0xa,0x2
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
800024d6:	e0 19 ec f8 	andl	r9,0xecf8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
800024da:	4b e7       	lddpc	r7,800025d0 <motor_init+0x15c>
800024dc:	e0 6a 3a 98 	mov	r10,15000
800024e0:	8f 0a       	st.w	r7[0x0],r10
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
800024e2:	e0 6a 1d 4c 	mov	r10,7500
800024e6:	8f 2a       	st.w	r7[0x8],r10
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
800024e8:	e0 6a 0e a6 	mov	r10,3750
800024ec:	8f 1a       	st.w	r7[0x4],r10
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
800024ee:	8f 3a       	st.w	r7[0xc],r10
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
800024f0:	10 49       	or	r9,r8
800024f2:	f3 d8 d1 a2 	bfins	r9,r8,0xd,0x2
800024f6:	50 29       	stdsp	sp[0x8],r9
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
800024f8:	fa c6 ff fc 	sub	r6,sp,-4
800024fc:	0c 9b       	mov	r11,r6
800024fe:	fe 7c 50 00 	mov	r12,-45056
80002502:	f0 1f 00 35 	mcall	800025d4 <motor_init+0x160>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80002506:	50 15       	stdsp	sp[0x4],r5
	tc_init_waveform(TIMER_ESC, &wf_opt);
80002508:	0c 9b       	mov	r11,r6
8000250a:	fe 7c 50 00 	mov	r12,-45056
8000250e:	f0 1f 00 32 	mcall	800025d4 <motor_init+0x160>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80002512:	6e 19       	ld.w	r9,r7[0x4]
80002514:	4b 18       	lddpc	r8,800025d8 <motor_init+0x164>
80002516:	91 09       	st.w	r8[0x0],r9
80002518:	91 19       	st.w	r8[0x4],r9
8000251a:	91 29       	st.w	r8[0x8],r9
8000251c:	91 39       	st.w	r8[0xc],r9
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
8000251e:	8e 9a       	ld.uh	r10,r7[0x2]
80002520:	08 9b       	mov	r11,r4
80002522:	fe 7c 50 00 	mov	r12,-45056
80002526:	f0 1f 00 2e 	mcall	800025dc <motor_init+0x168>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
8000252a:	8e 9a       	ld.uh	r10,r7[0x2]
8000252c:	0a 9b       	mov	r11,r5
8000252e:	fe 7c 50 00 	mov	r12,-45056
80002532:	f0 1f 00 2b 	mcall	800025dc <motor_init+0x168>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80002536:	8e ba       	ld.uh	r10,r7[0x6]
80002538:	08 9b       	mov	r11,r4
8000253a:	fe 7c 50 00 	mov	r12,-45056
8000253e:	f0 1f 00 29 	mcall	800025e0 <motor_init+0x16c>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80002542:	8e ba       	ld.uh	r10,r7[0x6]
80002544:	0a 9b       	mov	r11,r5
80002546:	fe 7c 50 00 	mov	r12,-45056
8000254a:	f0 1f 00 26 	mcall	800025e0 <motor_init+0x16c>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
8000254e:	8e ba       	ld.uh	r10,r7[0x6]
80002550:	08 9b       	mov	r11,r4
80002552:	fe 7c 50 00 	mov	r12,-45056
80002556:	f0 1f 00 24 	mcall	800025e4 <motor_init+0x170>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
8000255a:	8e ba       	ld.uh	r10,r7[0x6]
8000255c:	0a 9b       	mov	r11,r5
8000255e:	fe 7c 50 00 	mov	r12,-45056
80002562:	f0 1f 00 21 	mcall	800025e4 <motor_init+0x170>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80002566:	08 9b       	mov	r11,r4
80002568:	fe 7c 50 00 	mov	r12,-45056
8000256c:	f0 1f 00 1f 	mcall	800025e8 <motor_init+0x174>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80002570:	0a 9b       	mov	r11,r5
80002572:	fe 7c 50 00 	mov	r12,-45056
80002576:	f0 1f 00 1d 	mcall	800025e8 <motor_init+0x174>
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
	ir_conf.cpas = 0; // RA-compare-interrupt
	ir_conf.cpbs = 0; // RB-compare-interrupt
	ir_conf.cpcs = 1; // RC-compare-interrupt
8000257a:	40 08       	lddsp	r8,sp[0x0]
8000257c:	e0 18 ff f2 	andl	r8,0xfff2
80002580:	f1 d5 d0 81 	bfins	r8,r5,0x4,0x1
	ir_conf.etrgs = 0; // external-trigger-interrupt
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
	ir_conf.ldrbs = 0; // RB-load-interrupt
	ir_conf.lovrs = 0; // load-overrun-interrupt
80002584:	e0 18 ff 1f 	andl	r8,0xff1f
80002588:	f1 d4 d0 21 	bfins	r8,r4,0x1,0x1
8000258c:	50 08       	stdsp	sp[0x0],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
8000258e:	1a 97       	mov	r7,sp
80002590:	1a 9a       	mov	r10,sp
80002592:	08 9b       	mov	r11,r4
80002594:	fe 7c 50 00 	mov	r12,-45056
80002598:	f0 1f 00 15 	mcall	800025ec <motor_init+0x178>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
8000259c:	1a 9a       	mov	r10,sp
8000259e:	0a 9b       	mov	r11,r5
800025a0:	fe 7c 50 00 	mov	r12,-45056
800025a4:	f0 1f 00 12 	mcall	800025ec <motor_init+0x178>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
800025a8:	08 9a       	mov	r10,r4
800025aa:	e0 6b 01 c0 	mov	r11,448
800025ae:	49 1c       	lddpc	r12,800025f0 <motor_init+0x17c>
800025b0:	f0 1f 00 11 	mcall	800025f4 <motor_init+0x180>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800025b4:	08 9a       	mov	r10,r4
800025b6:	e0 6b 01 c1 	mov	r11,449
800025ba:	49 0c       	lddpc	r12,800025f8 <motor_init+0x184>
800025bc:	f0 1f 00 0e 	mcall	800025f4 <motor_init+0x180>
};
800025c0:	2f dd       	sub	sp,-12
800025c2:	d8 22       	popm	r4-r7,pc
800025c4:	80 00       	ld.sh	r0,r0[0x0]
800025c6:	2d 88       	sub	r8,-40
800025c8:	80 00       	ld.sh	r0,r0[0x0]
800025ca:	3a 38       	mov	r8,-93
800025cc:	80 00       	ld.sh	r0,r0[0x0]
800025ce:	23 2c       	sub	r12,50
800025d0:	00 00       	add	r0,r0
800025d2:	01 1c       	ld.sh	r12,r0++
800025d4:	80 00       	ld.sh	r0,r0[0x0]
800025d6:	2a 34       	sub	r4,-93
800025d8:	00 00       	add	r0,r0
800025da:	01 2c       	ld.uh	r12,r0++
800025dc:	80 00       	ld.sh	r0,r0[0x0]
800025de:	2b 5c       	sub	r12,-75
800025e0:	80 00       	ld.sh	r0,r0[0x0]
800025e2:	2a f4       	sub	r4,-81
800025e4:	80 00       	ld.sh	r0,r0[0x0]
800025e6:	2b 28       	sub	r8,-78
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	2a d0       	sub	r0,-83
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	2b 90       	sub	r0,-71
800025f0:	80 00       	ld.sh	r0,r0[0x0]
800025f2:	24 30       	sub	r0,67
800025f4:	80 00       	ld.sh	r0,r0[0x0]
800025f6:	32 20       	mov	r0,34
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	23 ec       	sub	r12,62

800025fc <get_time_since_last_pid>:




uint_fast32_t get_time_since_last_pid(void)
{
800025fc:	eb cd 40 c0 	pushm	r6-r7,lr
	uint_fast32_t count = Get_sys_count();
80002600:	e1 b7 00 42 	mfsr	r7,0x108
	//Ueberlauf
	if(last_cycle_count > count)
80002604:	49 a8       	lddpc	r8,8000266c <get_time_since_last_pid+0x70>
80002606:	70 08       	ld.w	r8,r8[0x0]
80002608:	10 37       	cp.w	r7,r8
8000260a:	c1 82       	brcc	8000263a <get_time_since_last_pid+0x3e>
 *
 * \return the converted number of micro-second.
 */
__always_inline static uint32_t cpu_cy_2_us(unsigned long cy, unsigned long fcpu_hz)
{
  return ((unsigned long long)cy * 1000000 + fcpu_hz-1) / fcpu_hz;
8000260c:	5c d8       	com	r8
8000260e:	10 07       	add	r7,r8
80002610:	ee 79 42 40 	mov	r9,1000000
80002614:	ee 09 06 46 	mulu.d	r6,r7,r9
80002618:	e0 68 c3 80 	mov	r8,50048
8000261c:	ea 18 01 c9 	orh	r8,0x1c9
80002620:	30 09       	mov	r9,0
80002622:	e0 6a c3 7f 	mov	r10,50047
80002626:	ea 1a 01 c9 	orh	r10,0x1c9
8000262a:	30 0b       	mov	r11,0
8000262c:	ec 0a 00 0a 	add	r10,r6,r10
80002630:	ee 0b 00 4b 	adc	r11,r7,r11
80002634:	f0 1f 00 0f 	mcall	80002670 <get_time_since_last_pid+0x74>
	{
		uint_fast32_t _c = (UINT32_MAX - last_cycle_count) + count;
		return cpu_cy_2_us(_c, sysclk_get_cpu_hz());
80002638:	c1 68       	rjmp	80002664 <get_time_since_last_pid+0x68>
8000263a:	10 17       	sub	r7,r8
8000263c:	ee 79 42 40 	mov	r9,1000000
80002640:	ee 09 06 46 	mulu.d	r6,r7,r9
80002644:	e0 68 c3 80 	mov	r8,50048
80002648:	ea 18 01 c9 	orh	r8,0x1c9
8000264c:	30 09       	mov	r9,0
8000264e:	e0 6a c3 7f 	mov	r10,50047
80002652:	ea 1a 01 c9 	orh	r10,0x1c9
80002656:	30 0b       	mov	r11,0
80002658:	ec 0a 00 0a 	add	r10,r6,r10
8000265c:	ee 0b 00 4b 	adc	r11,r7,r11
80002660:	f0 1f 00 04 	mcall	80002670 <get_time_since_last_pid+0x74>
	//Kein Ueberlauf
	else
	{
		return cpu_cy_2_us(count-last_cycle_count, sysclk_get_cpu_hz());
	}
}
80002664:	14 9c       	mov	r12,r10
80002666:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000266a:	00 00       	add	r0,r0
8000266c:	00 00       	add	r0,r0
8000266e:	01 50       	ld.sh	r0,--r0
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	34 30       	mov	r0,67

80002674 <calculate_actuating_variable>:


	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80002674:	eb cd 40 fc 	pushm	r2-r7,lr
80002678:	fa c4 ff e4 	sub	r4,sp,-28
8000267c:	18 96       	mov	r6,r12
8000267e:	16 95       	mov	r5,r11
80002680:	14 97       	mov	r7,r10
80002682:	68 02       	ld.w	r2,r4[0x0]
80002684:	68 13       	ld.w	r3,r4[0x4]
80002686:	68 24       	ld.w	r4,r4[0x8]
	time_since_start += get_time_since_last_pid();		//Laufzeit des Reglers berechnen
80002688:	f0 1f 00 0f 	mcall	800026c4 <calculate_actuating_variable+0x50>
8000268c:	48 f8       	lddpc	r8,800026c8 <calculate_actuating_variable+0x54>
8000268e:	70 09       	ld.w	r9,r8[0x0]
80002690:	f8 09 00 09 	add	r9,r12,r9
80002694:	91 09       	st.w	r8[0x0],r9
	
	int_fast32_t e,y;
	
	e = w - x;			//Berechnen der Regelabweichung
80002696:	0a 16       	sub	r6,r5
	
	_tmp->e_int += e;	
80002698:	6e 19       	ld.w	r9,r7[0x4]
8000269a:	ec 09 00 09 	add	r9,r6,r9
8000269e:	8f 19       	st.w	r7[0x4],r9
	
	//Berechnen der Regelstrecke mit Proportional-, Integral- und Differentionsanteil
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
	y += _set.i * _tmp->e_int * time_since_start;
800026a0:	70 08       	ld.w	r8,r8[0x0]
	y += _set.d *(e - _tmp->e_old)/time_since_start;
800026a2:	f2 03 02 4c 	mul	r12,r9,r3
800026a6:	b1 3c       	mul	r12,r8
800026a8:	6e 0b       	ld.w	r11,r7[0x0]
800026aa:	ec 0b 01 0b 	sub	r11,r6,r11
800026ae:	a9 3b       	mul	r11,r4
800026b0:	f6 08 0d 0a 	divu	r10,r11,r8
800026b4:	14 0c       	add	r12,r10
800026b6:	ec 02 02 42 	mul	r2,r6,r2
	
	//Speichern des Wertes für die nächste Regelung
	_tmp->e_old = e;
800026ba:	8f 06       	st.w	r7[0x0],r6
		
	return y;
}
800026bc:	04 0c       	add	r12,r2
800026be:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800026c2:	00 00       	add	r0,r0
800026c4:	80 00       	ld.sh	r0,r0[0x0]
800026c6:	25 fc       	sub	r12,95
800026c8:	00 00       	add	r0,r0
800026ca:	01 3c       	ld.ub	r12,r0++

800026cc <actuate>:
	
void actuate()
{
800026cc:	d4 21       	pushm	r4-r7,lr
800026ce:	20 7d       	sub	sp,28
	struct bno055_euler_t x;
	x = read_sensor_euler();
800026d0:	fa cc ff f0 	sub	r12,sp,-16
800026d4:	f0 1f 00 36 	mcall	800027ac <actuate+0xe0>
	static pid_tmp p_tmp = {0,0};
	static pid_tmp h_tmp = {0,0};
	static pid_tmp r_tmp = {0,0};
	static pid_tmp thr_tmp = {0,0};
	
	y.p = calculate_actuating_variable(set.pid_pitch, set_point.p, x.p, &p_tmp);
800026d8:	4b 66       	lddpc	r6,800027b0 <actuate+0xe4>
800026da:	6c 2c       	ld.w	r12,r6[0x8]
800026dc:	4b 67       	lddpc	r7,800027b4 <actuate+0xe8>
800026de:	20 3d       	sub	sp,12
800026e0:	ee c8 ff f4 	sub	r8,r7,-12
800026e4:	f0 ea 00 00 	ld.d	r10,r8[0]
800026e8:	fa eb 00 00 	st.d	sp[0],r10
800026ec:	70 28       	ld.w	r8,r8[0x8]
800026ee:	50 28       	stdsp	sp[0x8],r8
800026f0:	4b 2a       	lddpc	r10,800027b8 <actuate+0xec>
800026f2:	40 9b       	lddsp	r11,sp[0x24]
800026f4:	f0 1f 00 32 	mcall	800027bc <actuate+0xf0>
800026f8:	18 94       	mov	r4,r12
	y.r = calculate_actuating_variable(set.pid_roll, set_point.r, x.r, &r_tmp);
800026fa:	6c 1c       	ld.w	r12,r6[0x4]
800026fc:	20 3d       	sub	sp,12
800026fe:	ee c8 ff e8 	sub	r8,r7,-24
80002702:	f0 ea 00 00 	ld.d	r10,r8[0]
80002706:	fa eb 00 00 	st.d	sp[0],r10
8000270a:	70 28       	ld.w	r8,r8[0x8]
8000270c:	50 28       	stdsp	sp[0x8],r8
8000270e:	4a da       	lddpc	r10,800027c0 <actuate+0xf4>
80002710:	40 bb       	lddsp	r11,sp[0x2c]
80002712:	f0 1f 00 2b 	mcall	800027bc <actuate+0xf0>
80002716:	18 95       	mov	r5,r12
	y.h = calculate_actuating_variable(set.pid_yaw, set_point.h, x.h, &h_tmp);
80002718:	6c 0c       	ld.w	r12,r6[0x0]
8000271a:	20 3d       	sub	sp,12
8000271c:	ee e8 00 00 	ld.d	r8,r7[0]
80002720:	fa e9 00 00 	st.d	sp[0],r8
80002724:	6e 28       	ld.w	r8,r7[0x8]
80002726:	50 28       	stdsp	sp[0x8],r8
80002728:	4a 7a       	lddpc	r10,800027c4 <actuate+0xf8>
8000272a:	40 db       	lddsp	r11,sp[0x34]
8000272c:	f0 1f 00 24 	mcall	800027bc <actuate+0xf0>
80002730:	18 96       	mov	r6,r12
	int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
80002732:	4a 68       	lddpc	r8,800027c8 <actuate+0xfc>
80002734:	70 0c       	ld.w	r12,r8[0x0]
80002736:	2f ad       	sub	sp,-24
80002738:	2d c7       	sub	r7,-36
8000273a:	ee e8 00 00 	ld.d	r8,r7[0]
8000273e:	fa e9 00 00 	st.d	sp[0],r8
80002742:	6e 28       	ld.w	r8,r7[0x8]
80002744:	50 28       	stdsp	sp[0x8],r8
80002746:	4a 2a       	lddpc	r10,800027cc <actuate+0x100>
80002748:	30 0b       	mov	r11,0
8000274a:	f0 1f 00 1d 	mcall	800027bc <actuate+0xf0>
	
	//Motor Drehzal auslesen und y zu denn richtigen motoren addieren oder subtrahieren
	uint_fast32_t _esc0 = y.r + y.h +  y.p + _thr;
8000274e:	ea 04 00 08 	add	r8,r5,r4
	uint_fast32_t _esc3 =(-y.r) + (-y.h) +  (-y.p) + _thr;
	
	//TODO: check
	//motor_speeds_t speed = get_motor_speeds();
	motor_speeds_t speed;
	speed.position[MOTOR_POS_FL] = _esc0;
80002752:	f0 06 00 09 	add	r9,r8,r6
80002756:	50 39       	stdsp	sp[0xc],r9
	speed.position[MOTOR_POS_FR] = _esc1;
80002758:	ec 05 01 0a 	sub	r10,r6,r5
8000275c:	08 1a       	sub	r10,r4
8000275e:	50 4a       	stdsp	sp[0x10],r10
	speed.position[MOTOR_POS_BL] = _esc2;
80002760:	0c 18       	sub	r8,r6
80002762:	50 58       	stdsp	sp[0x14],r8
	speed.position[MOTOR_POS_BR] = _esc3;
80002764:	5c 35       	neg	r5
80002766:	ea 06 01 06 	sub	r6,r5,r6
8000276a:	08 16       	sub	r6,r4
8000276c:	50 66       	stdsp	sp[0x18],r6
	//Funktion zum Inkrementeiren/Dekrementeiren kommt noch
	
	for (uint_fast8_t i = 0; i < 3; i++)
	{
		if (speed.position[i]>esc_timer_values.max) speed.position[i] = esc_timer_values.max;
8000276e:	49 98       	lddpc	r8,800027d0 <actuate+0x104>
80002770:	70 28       	ld.w	r8,r8[0x8]
80002772:	2f dd       	sub	sp,-12
80002774:	10 39       	cp.w	r9,r8
80002776:	fb f8 9a 00 	st.wgt	sp[0x0],r8
8000277a:	40 19       	lddsp	r9,sp[0x4]
8000277c:	12 38       	cp.w	r8,r9
8000277e:	fb f8 5a 01 	st.wlt	sp[0x4],r8
80002782:	40 29       	lddsp	r9,sp[0x8]
80002784:	10 39       	cp.w	r9,r8
80002786:	fb f8 9a 02 	st.wgt	sp[0x8],r8
	}
	
	//TODO: check
	set_motor_speeds(speed);
8000278a:	20 4d       	sub	sp,16
8000278c:	fa c8 ff f0 	sub	r8,sp,-16
80002790:	70 09       	ld.w	r9,r8[0x0]
80002792:	50 09       	stdsp	sp[0x0],r9
80002794:	70 19       	ld.w	r9,r8[0x4]
80002796:	50 19       	stdsp	sp[0x4],r9
80002798:	70 29       	ld.w	r9,r8[0x8]
8000279a:	50 29       	stdsp	sp[0x8],r9
8000279c:	70 38       	ld.w	r8,r8[0xc]
8000279e:	50 38       	stdsp	sp[0xc],r8
800027a0:	f0 1f 00 0d 	mcall	800027d4 <actuate+0x108>
800027a4:	2f cd       	sub	sp,-16
800027a6:	2f 9d       	sub	sp,-28
800027a8:	d8 22       	popm	r4-r7,pc
800027aa:	00 00       	add	r0,r0
800027ac:	80 00       	ld.sh	r0,r0[0x0]
800027ae:	28 78       	sub	r8,-121
800027b0:	00 00       	add	r0,r0
800027b2:	01 40       	ld.w	r0,--r0
800027b4:	00 00       	add	r0,r0
800027b6:	01 54       	ld.sh	r4,--r0
800027b8:	00 00       	add	r0,r0
800027ba:	00 1c       	sub	r12,r0
800027bc:	80 00       	ld.sh	r0,r0[0x0]
800027be:	26 74       	sub	r4,103
800027c0:	00 00       	add	r0,r0
800027c2:	00 14       	sub	r4,r0
800027c4:	00 00       	add	r0,r0
800027c6:	00 24       	rsub	r4,r0
800027c8:	00 00       	add	r0,r0
800027ca:	01 4c       	ld.w	r12,--r0
800027cc:	00 00       	add	r0,r0
800027ce:	00 0c       	add	r12,r0
800027d0:	00 00       	add	r0,r0
800027d2:	01 1c       	ld.sh	r12,r0++
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	23 b8       	sub	r8,59

800027d8 <sensor_led_init>:

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800027d8:	fe 78 28 00 	mov	r8,-55296
800027dc:	e0 69 40 00 	mov	r9,16384
800027e0:	f1 49 00 54 	st.w	r8[84],r9
800027e4:	e2 6a 00 00 	mov	r10,131072
800027e8:	f1 4a 00 54 	st.w	r8[84],r10
800027ec:	e0 6b 80 00 	mov	r11,32768
800027f0:	f1 4b 00 54 	st.w	r8[84],r11

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800027f4:	f1 4b 00 44 	st.w	r8[68],r11
800027f8:	f1 4a 00 44 	st.w	r8[68],r10
800027fc:	f1 49 00 44 	st.w	r8[68],r9
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
}
80002800:	5e fc       	retal	r12
80002802:	d7 03       	nop

80002804 <write_sensor_data>:
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80002804:	eb cd 40 c0 	pushm	r6-r7,lr
80002808:	1a 97       	mov	r7,sp
8000280a:	14 98       	mov	r8,r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
};
8000280c:	1a 96       	mov	r6,sp
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
	uint8_t volatile _values[count + 1];
8000280e:	2f fa       	sub	r10,-1
80002810:	f0 c9 ff f9 	sub	r9,r8,-7
80002814:	e0 19 ff fc 	andl	r9,0xfffc
80002818:	12 1d       	sub	sp,r9
8000281a:	1a 9e       	mov	lr,sp
	_values[0] = _addr;
8000281c:	ba 8c       	st.b	sp[0x0],r12
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
8000281e:	58 08       	cp.w	r8,0
80002820:	c0 90       	breq	80002832 <write_sensor_data+0x2e>
80002822:	30 09       	mov	r9,0
80002824:	2f f9       	sub	r9,-1
80002826:	17 3c       	ld.ub	r12,r11++
80002828:	fc 09 0b 0c 	st.b	lr[r9],r12
8000282c:	12 38       	cp.w	r8,r9
8000282e:	fe 9b ff fb 	brhi	80002824 <write_sensor_data+0x20>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
80002832:	30 08       	mov	r8,0
80002834:	32 89       	mov	r9,40
80002836:	1c 9b       	mov	r11,lr
80002838:	fe 7c 40 00 	mov	r12,-49152
8000283c:	f0 1f 00 03 	mcall	80002848 <write_sensor_data+0x44>
};
80002840:	0c 9d       	mov	sp,r6
80002842:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002846:	00 00       	add	r0,r0
80002848:	80 00       	ld.sh	r0,r0[0x0]
8000284a:	2f 7c       	sub	r12,-9

8000284c <read_sensor_data>:
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
}

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
8000284c:	d4 01       	pushm	lr
8000284e:	20 5d       	sub	sp,20
	twim_package_t pack;
	pack.addr[0] = _addr;
80002850:	ba cc       	st.b	sp[0x4],r12
	pack.addr_length = 1;
80002852:	30 18       	mov	r8,1
80002854:	ba f8       	st.b	sp[0x7],r8
	pack.buffer = values;
80002856:	50 2b       	stdsp	sp[0x8],r11
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80002858:	32 88       	mov	r8,40
8000285a:	50 08       	stdsp	sp[0x0],r8
	pack.length = count;
8000285c:	50 3a       	stdsp	sp[0xc],r10
	pack.no_wait = false;
8000285e:	30 08       	mov	r8,0
80002860:	fb 68 00 10 	st.b	sp[16],r8
	
	return twim_read_packet(TWI_SENS, &pack);
80002864:	1a 9b       	mov	r11,sp
80002866:	fe 7c 40 00 	mov	r12,-49152
8000286a:	f0 1f 00 03 	mcall	80002874 <read_sensor_data+0x28>
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
8000286e:	2f bd       	sub	sp,-20
80002870:	d8 02       	popm	pc
80002872:	00 00       	add	r0,r0
80002874:	80 00       	ld.sh	r0,r0[0x0]
80002876:	30 4c       	mov	r12,4

80002878 <read_sensor_euler>:
	_mag.z = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _mag;
};

struct bno055_euler_t read_sensor_euler(void)
{
80002878:	eb cd 40 80 	pushm	r7,lr
8000287c:	20 2d       	sub	sp,8
8000287e:	18 97       	mov	r7,r12
	uint8_t buf[6];
	struct bno055_euler_t _eul;
	read_sensor_data(BNO055_EULER_H_LSB_ADDR, &buf,6);
80002880:	30 6a       	mov	r10,6
80002882:	1a 9b       	mov	r11,sp
80002884:	31 ac       	mov	r12,26
80002886:	f0 1f 00 0b 	mcall	800028b0 <read_sensor_euler+0x38>
	_eul.h = (((int16_t) buf[1]) << 8) + ((int16_t) buf[0]);
8000288a:	1b 98       	ld.ub	r8,sp[0x1]
8000288c:	a9 68       	lsl	r8,0x8
8000288e:	1b 89       	ld.ub	r9,sp[0x0]
80002890:	12 08       	add	r8,r9
	_eul.r = (((int16_t) buf[3]) << 8) + ((int16_t) buf[2]);
80002892:	1b b9       	ld.ub	r9,sp[0x3]
80002894:	a9 69       	lsl	r9,0x8
80002896:	1b aa       	ld.ub	r10,sp[0x2]
80002898:	14 09       	add	r9,r10
	_eul.p = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _eul;
8000289a:	1b da       	ld.ub	r10,sp[0x5]
8000289c:	a9 6a       	lsl	r10,0x8
8000289e:	1b cb       	ld.ub	r11,sp[0x4]
800028a0:	16 0a       	add	r10,r11
800028a2:	8f 2a       	st.w	r7[0x8],r10
800028a4:	8f 19       	st.w	r7[0x4],r9
800028a6:	8f 08       	st.w	r7[0x0],r8
};
800028a8:	0e 9c       	mov	r12,r7
800028aa:	2f ed       	sub	sp,-8
800028ac:	e3 cd 80 80 	ldm	sp++,r7,pc
800028b0:	80 00       	ld.sh	r0,r0[0x0]
800028b2:	28 4c       	sub	r12,-124

800028b4 <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
800028b4:	eb cd 40 e0 	pushm	r5-r7,lr
800028b8:	20 5d       	sub	sp,20
800028ba:	fe 77 28 00 	mov	r7,-55296
800028be:	e0 76 00 00 	mov	r6,65536
800028c2:	ef 46 00 44 	st.w	r7[68],r6
800028c6:	e0 65 01 00 	mov	r5,256
800028ca:	ef 45 00 44 	st.w	r7[68],r5
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800028ce:	e0 68 20 00 	mov	r8,8192
800028d2:	ef 48 00 48 	st.w	r7[72],r8
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
	
	sensor_led_init();
800028d6:	f0 1f 00 49 	mcall	800029f8 <sensor_init+0x144>
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800028da:	ef 46 00 58 	st.w	r7[88],r6
800028de:	ef 45 00 58 	st.w	r7[88],r5
800028e2:	30 bb       	mov	r11,11
800028e4:	30 2c       	mov	r12,2
800028e6:	f0 1f 00 46 	mcall	800029fc <sensor_init+0x148>
	ioport_set_pin_level(RST_SENS, LOW);
	
	sysclk_enable_peripheral_clock(TWI_SENS);
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
800028ea:	30 2b       	mov	r11,2
800028ec:	4c 5c       	lddpc	r12,80002a00 <sensor_init+0x14c>
800028ee:	f0 1f 00 46 	mcall	80002a04 <sensor_init+0x150>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
800028f2:	32 88       	mov	r8,40
800028f4:	50 38       	stdsp	sp[0xc],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
800028f6:	e0 68 c3 80 	mov	r8,50048
800028fa:	ea 18 01 c9 	orh	r8,0x1c9
800028fe:	50 18       	stdsp	sp[0x4],r8
	_twi_opt.smbus = false;
80002900:	30 08       	mov	r8,0
80002902:	fb 68 00 10 	st.b	sp[16],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80002906:	e6 68 1a 80 	mov	r8,400000
8000290a:	50 28       	stdsp	sp[0x8],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000290c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002910:	e2 69 49 f0 	mov	r9,150000
80002914:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002918:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000291c:	14 38       	cp.w	r8,r10
8000291e:	e0 88 00 08 	brls	8000292e <sensor_init+0x7a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002922:	12 38       	cp.w	r8,r9
80002924:	fe 98 ff fa 	brls	80002918 <sensor_init+0x64>
80002928:	12 3a       	cp.w	r10,r9
8000292a:	c2 a3       	brcs	8000297e <sensor_init+0xca>
8000292c:	cf 6b       	rjmp	80002918 <sensor_init+0x64>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000292e:	12 38       	cp.w	r8,r9
80002930:	e0 8b 00 27 	brhi	8000297e <sensor_init+0xca>
80002934:	12 3a       	cp.w	r10,r9
80002936:	c2 43       	brcs	8000297e <sensor_init+0xca>
80002938:	cf 0b       	rjmp	80002918 <sensor_init+0x64>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000293a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000293e:	14 38       	cp.w	r8,r10
80002940:	e0 88 00 08 	brls	80002950 <sensor_init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002944:	12 38       	cp.w	r8,r9
80002946:	fe 98 ff fa 	brls	8000293a <sensor_init+0x86>
8000294a:	12 3a       	cp.w	r10,r9
8000294c:	c2 83       	brcs	8000299c <sensor_init+0xe8>
8000294e:	cf 6b       	rjmp	8000293a <sensor_init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002950:	12 38       	cp.w	r8,r9
80002952:	e0 8b 00 25 	brhi	8000299c <sensor_init+0xe8>
80002956:	12 3a       	cp.w	r10,r9
80002958:	c2 23       	brcs	8000299c <sensor_init+0xe8>
8000295a:	cf 0b       	rjmp	8000293a <sensor_init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000295c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002960:	14 38       	cp.w	r8,r10
80002962:	e0 88 00 08 	brls	80002972 <sensor_init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002966:	12 38       	cp.w	r8,r9
80002968:	fe 98 ff fa 	brls	8000295c <sensor_init+0xa8>
8000296c:	12 3a       	cp.w	r10,r9
8000296e:	c4 13       	brcs	800029f0 <sensor_init+0x13c>
80002970:	cf 6b       	rjmp	8000295c <sensor_init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002972:	12 38       	cp.w	r8,r9
80002974:	e0 8b 00 3e 	brhi	800029f0 <sensor_init+0x13c>
80002978:	12 3a       	cp.w	r10,r9
8000297a:	c3 b3       	brcs	800029f0 <sensor_init+0x13c>
8000297c:	cf 0b       	rjmp	8000295c <sensor_init+0xa8>

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000297e:	e0 69 01 00 	mov	r9,256
80002982:	fe 78 28 00 	mov	r8,-55296
80002986:	f1 49 00 54 	st.w	r8[84],r9
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000298a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000298e:	e0 6a 6f 40 	mov	r10,28480
80002992:	ea 1a 01 40 	orh	r10,0x140
80002996:	f0 0a 00 0a 	add	r10,r8,r10
8000299a:	cd 0b       	rjmp	8000293a <sensor_init+0x86>
	
	delay_ms(5);
	ioport_set_pin_level(RST_SENS, HIGH);
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
	twim_master_init(TWI_SENS, &_twi_opt);
8000299c:	fa cb ff fc 	sub	r11,sp,-4
800029a0:	fe 7c 40 00 	mov	r12,-49152
800029a4:	f0 1f 00 19 	mcall	80002a08 <sensor_init+0x154>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y;
800029a8:	32 18       	mov	r8,33
800029aa:	ba b8       	st.b	sp[0x3],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
800029ac:	fa c7 ff fd 	sub	r7,sp,-3
800029b0:	30 1a       	mov	r10,1
800029b2:	0e 9b       	mov	r11,r7
800029b4:	34 1c       	mov	r12,65
800029b6:	f0 1f 00 16 	mcall	80002a0c <sensor_init+0x158>
	val = (BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE);
800029ba:	30 06       	mov	r6,0
800029bc:	ba b6       	st.b	sp[0x3],r6
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
800029be:	30 1a       	mov	r10,1
800029c0:	0e 9b       	mov	r11,r7
800029c2:	34 2c       	mov	r12,66
800029c4:	f0 1f 00 12 	mcall	80002a0c <sensor_init+0x158>
	
	//Output Data Format
	val = (BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
800029c8:	ba b6       	st.b	sp[0x3],r6
		(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
		(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
		(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800029ca:	30 1a       	mov	r10,1
800029cc:	0e 9b       	mov	r11,r7
800029ce:	33 bc       	mov	r12,59
800029d0:	f0 1f 00 0f 	mcall	80002a0c <sensor_init+0x158>
	
	val = BNO055_OPERATION_MODE_NDOF;
800029d4:	30 c8       	mov	r8,12
800029d6:	ba b8       	st.b	sp[0x3],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
800029d8:	30 1a       	mov	r10,1
800029da:	0e 9b       	mov	r11,r7
800029dc:	33 dc       	mov	r12,61
800029de:	f0 1f 00 0c 	mcall	80002a0c <sensor_init+0x158>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800029e2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800029e6:	e8 79 27 c0 	mov	r9,600000
800029ea:	f0 09 00 0a 	add	r10,r8,r9
800029ee:	cb 7b       	rjmp	8000295c <sensor_init+0xa8>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
}
800029f0:	2f bd       	sub	sp,-20
800029f2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800029f6:	00 00       	add	r0,r0
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	27 d8       	sub	r8,125
800029fc:	80 00       	ld.sh	r0,r0[0x0]
800029fe:	2d 88       	sub	r8,-40
80002a00:	80 00       	ld.sh	r0,r0[0x0]
80002a02:	3a 58       	mov	r8,-91
80002a04:	80 00       	ld.sh	r0,r0[0x0]
80002a06:	23 2c       	sub	r12,50
80002a08:	80 00       	ld.sh	r0,r0[0x0]
80002a0a:	31 5c       	mov	r12,21
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	28 04       	sub	r4,-128

80002a10 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(void)
{
80002a10:	d4 01       	pushm	lr
	if (flashcdw_quick_user_page_read())
80002a12:	f0 1f 00 06 	mcall	80002a28 <settings_init+0x18>
80002a16:	c0 81       	brne	80002a26 <settings_init+0x16>
	{
		//User page empty -> default values
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS, sizeof(set), false);
80002a18:	30 09       	mov	r9,0
80002a1a:	33 ca       	mov	r10,60
80002a1c:	fc 1b 80 80 	movh	r11,0x8080
80002a20:	48 3c       	lddpc	r12,80002a2c <settings_init+0x1c>
80002a22:	f0 1f 00 04 	mcall	80002a30 <settings_init+0x20>
80002a26:	d8 02       	popm	pc
80002a28:	80 00       	ld.sh	r0,r0[0x0]
80002a2a:	21 4c       	sub	r12,20
80002a2c:	00 00       	add	r0,r0
80002a2e:	01 54       	ld.sh	r4,--r0
80002a30:	80 00       	ld.sh	r0,r0[0x0]
80002a32:	21 9c       	sub	r12,25

80002a34 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002a34:	76 09       	ld.w	r9,r11[0x0]
80002a36:	58 29       	cp.w	r9,2
80002a38:	e0 88 00 03 	brls	80002a3e <tc_init_waveform+0xa>
80002a3c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002a3e:	76 18       	ld.w	r8,r11[0x4]
80002a40:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002a44:	af ba       	sbr	r10,0xf
80002a46:	10 9b       	mov	r11,r8
80002a48:	e6 1b c0 00 	andh	r11,0xc000,COH
80002a4c:	16 4a       	or	r10,r11
80002a4e:	10 9b       	mov	r11,r8
80002a50:	e6 1b 30 00 	andh	r11,0x3000,COH
80002a54:	16 4a       	or	r10,r11
80002a56:	10 9b       	mov	r11,r8
80002a58:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002a5c:	16 4a       	or	r10,r11
80002a5e:	10 9b       	mov	r11,r8
80002a60:	e6 1b 03 00 	andh	r11,0x300,COH
80002a64:	16 4a       	or	r10,r11
80002a66:	10 9b       	mov	r11,r8
80002a68:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002a6c:	16 4a       	or	r10,r11
80002a6e:	10 9b       	mov	r11,r8
80002a70:	e6 1b 00 30 	andh	r11,0x30,COH
80002a74:	16 4a       	or	r10,r11
80002a76:	10 9b       	mov	r11,r8
80002a78:	e6 1b 00 0c 	andh	r11,0xc,COH
80002a7c:	16 4a       	or	r10,r11
80002a7e:	10 9b       	mov	r11,r8
80002a80:	e6 1b 00 03 	andh	r11,0x3,COH
80002a84:	16 4a       	or	r10,r11
80002a86:	10 9b       	mov	r11,r8
80002a88:	e2 1b 60 00 	andl	r11,0x6000,COH
80002a8c:	16 4a       	or	r10,r11
80002a8e:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002a92:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002a96:	10 9b       	mov	r11,r8
80002a98:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002a9c:	16 4a       	or	r10,r11
80002a9e:	10 9b       	mov	r11,r8
80002aa0:	e2 1b 03 00 	andl	r11,0x300,COH
80002aa4:	16 4a       	or	r10,r11
80002aa6:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002aaa:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002aae:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002ab2:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002ab6:	10 9b       	mov	r11,r8
80002ab8:	e2 1b 00 30 	andl	r11,0x30,COH
80002abc:	16 4a       	or	r10,r11
80002abe:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ac2:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002ac6:	a5 69       	lsl	r9,0x4
80002ac8:	2f f9       	sub	r9,-1
80002aca:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002ace:	5e fd       	retal	0

80002ad0 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ad0:	58 2b       	cp.w	r11,2
80002ad2:	e0 88 00 03 	brls	80002ad8 <tc_start+0x8>
80002ad6:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002ad8:	a7 6b       	lsl	r11,0x6
80002ada:	16 0c       	add	r12,r11
80002adc:	30 58       	mov	r8,5
80002ade:	99 08       	st.w	r12[0x0],r8
80002ae0:	5e fd       	retal	0

80002ae2 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ae2:	58 2b       	cp.w	r11,2
80002ae4:	e0 88 00 03 	brls	80002aea <tc_read_sr+0x8>
80002ae8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002aea:	a7 6b       	lsl	r11,0x6
80002aec:	2e 0b       	sub	r11,-32
80002aee:	16 0c       	add	r12,r11
80002af0:	78 0c       	ld.w	r12,r12[0x0]
}
80002af2:	5e fc       	retal	r12

80002af4 <tc_write_ra>:


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002af4:	58 2b       	cp.w	r11,2
80002af6:	e0 88 00 03 	brls	80002afc <tc_write_ra+0x8>
80002afa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002afc:	f6 08 15 04 	lsl	r8,r11,0x4
80002b00:	2f f8       	sub	r8,-1
80002b02:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002b06:	e2 18 80 00 	andl	r8,0x8000,COH
80002b0a:	c0 c0       	breq	80002b22 <tc_write_ra+0x2e>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80002b0c:	a7 6b       	lsl	r11,0x6
80002b0e:	16 0c       	add	r12,r11
80002b10:	2e cc       	sub	r12,-20
80002b12:	78 08       	ld.w	r8,r12[0x0]
80002b14:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002b18:	e0 18 00 00 	andl	r8,0x0
80002b1c:	f3 e8 10 08 	or	r8,r9,r8
80002b20:	99 08       	st.w	r12[0x0],r8

  return value;
80002b22:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002b26:	5e fc       	retal	r12

80002b28 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b28:	58 2b       	cp.w	r11,2
80002b2a:	e0 88 00 03 	brls	80002b30 <tc_write_rb+0x8>
80002b2e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002b30:	f6 08 15 04 	lsl	r8,r11,0x4
80002b34:	2f f8       	sub	r8,-1
80002b36:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002b3a:	e2 18 80 00 	andl	r8,0x8000,COH
80002b3e:	c0 c0       	breq	80002b56 <tc_write_rb+0x2e>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80002b40:	a7 6b       	lsl	r11,0x6
80002b42:	16 0c       	add	r12,r11
80002b44:	2e 8c       	sub	r12,-24
80002b46:	78 08       	ld.w	r8,r12[0x0]
80002b48:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002b4c:	e0 18 00 00 	andl	r8,0x0
80002b50:	f3 e8 10 08 	or	r8,r9,r8
80002b54:	99 08       	st.w	r12[0x0],r8

  return value;
80002b56:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002b5a:	5e fc       	retal	r12

80002b5c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b5c:	58 2b       	cp.w	r11,2
80002b5e:	e0 88 00 03 	brls	80002b64 <tc_write_rc+0x8>
80002b62:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002b64:	f6 08 15 04 	lsl	r8,r11,0x4
80002b68:	2f f8       	sub	r8,-1
80002b6a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002b6e:	e2 18 80 00 	andl	r8,0x8000,COH
80002b72:	c0 c0       	breq	80002b8a <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002b74:	a7 6b       	lsl	r11,0x6
80002b76:	16 0c       	add	r12,r11
80002b78:	2e 4c       	sub	r12,-28
80002b7a:	78 08       	ld.w	r8,r12[0x0]
80002b7c:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002b80:	e0 18 00 00 	andl	r8,0x0
80002b84:	f3 e8 10 08 	or	r8,r9,r8
80002b88:	99 08       	st.w	r12[0x0],r8

  return value;
80002b8a:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002b8e:	5e fc       	retal	r12

80002b90 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002b90:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002b94:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b98:	58 2b       	cp.w	r11,2
80002b9a:	e0 88 00 04 	brls	80002ba2 <tc_configure_interrupts+0x12>
80002b9e:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002ba2:	ee 19 00 01 	eorh	r9,0x1
80002ba6:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002baa:	74 08       	ld.w	r8,r10[0x0]
80002bac:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002bb0:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002bb4:	a7 6e       	lsl	lr,0x6
80002bb6:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002bba:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002bbe:	0e 4e       	or	lr,r7
80002bc0:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002bc4:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002bc8:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002bcc:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002bd0:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002bd4:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002bd8:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002bdc:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002be0:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002be4:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002be8:	f6 0e 15 06 	lsl	lr,r11,0x6
80002bec:	f8 0e 00 0e 	add	lr,r12,lr
80002bf0:	2d ce       	sub	lr,-36
80002bf2:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002bf4:	58 09       	cp.w	r9,0
80002bf6:	c0 20       	breq	80002bfa <tc_configure_interrupts+0x6a>
80002bf8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002bfa:	74 08       	ld.w	r8,r10[0x0]
80002bfc:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002c00:	e0 65 00 80 	mov	r5,128
80002c04:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002c08:	74 08       	ld.w	r8,r10[0x0]
80002c0a:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002c0e:	f9 b4 00 40 	moveq	r4,64
80002c12:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002c16:	74 08       	ld.w	r8,r10[0x0]
80002c18:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002c1c:	f9 b3 00 20 	moveq	r3,32
80002c20:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002c24:	74 08       	ld.w	r8,r10[0x0]
80002c26:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002c2a:	f9 b2 00 10 	moveq	r2,16
80002c2e:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002c32:	74 08       	ld.w	r8,r10[0x0]
80002c34:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002c38:	f9 b6 00 08 	moveq	r6,8
80002c3c:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002c40:	74 08       	ld.w	r8,r10[0x0]
80002c42:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002c46:	f9 b7 00 04 	moveq	r7,4
80002c4a:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002c4e:	74 08       	ld.w	r8,r10[0x0]
80002c50:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002c54:	f9 be 00 02 	moveq	lr,2
80002c58:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002c5c:	74 08       	ld.w	r8,r10[0x0]
80002c5e:	ec 18 00 01 	eorl	r8,0x1
80002c62:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c66:	eb e8 10 08 	or	r8,r5,r8
80002c6a:	08 48       	or	r8,r4
80002c6c:	06 48       	or	r8,r3
80002c6e:	04 48       	or	r8,r2
80002c70:	0c 48       	or	r8,r6
80002c72:	0e 48       	or	r8,r7
80002c74:	1c 48       	or	r8,lr
80002c76:	f6 0a 15 06 	lsl	r10,r11,0x6
80002c7a:	f8 0a 00 0a 	add	r10,r12,r10
80002c7e:	2d 8a       	sub	r10,-40
80002c80:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002c82:	a7 6b       	lsl	r11,0x6
80002c84:	2e 0b       	sub	r11,-32
80002c86:	16 0c       	add	r12,r11
80002c88:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002c8a:	58 09       	cp.w	r9,0
80002c8c:	c0 31       	brne	80002c92 <tc_configure_interrupts+0x102>
80002c8e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002c92:	d5 03       	csrf	0x10
80002c94:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002c98 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80002c98:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c9a:	e1 b8 00 00 	mfsr	r8,0x0
80002c9e:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002ca0:	d3 03       	ssrf	0x10

	return flags;
80002ca2:	40 09       	lddsp	r9,sp[0x0]
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80002ca4:	fe 78 58 00 	mov	r8,-43008
80002ca8:	34 4a       	mov	r10,68
80002caa:	ea 1a aa 00 	orh	r10,0xaa00
80002cae:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80002cb0:	30 1a       	mov	r10,1
80002cb2:	f1 4a 00 44 	st.w	r8[68],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002cb6:	12 98       	mov	r8,r9
80002cb8:	e6 18 00 01 	andh	r8,0x1,COH
80002cbc:	c0 21       	brne	80002cc0 <osc_priv_enable_rc120m+0x28>
      cpu_irq_enable();
80002cbe:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80002cc0:	2f fd       	sub	sp,-4
80002cc2:	5e fc       	retal	r12

80002cc4 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80002cc4:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002cc6:	e1 b8 00 00 	mfsr	r8,0x0
80002cca:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002ccc:	d3 03       	ssrf	0x10

	return flags;
80002cce:	40 09       	lddsp	r9,sp[0x0]
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80002cd0:	fe 78 14 00 	mov	r8,-60416
80002cd4:	fc 1a aa 00 	movh	r10,0xaa00
80002cd8:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80002cdc:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002cde:	12 98       	mov	r8,r9
80002ce0:	e6 18 00 01 	andh	r8,0x1,COH
80002ce4:	c0 21       	brne	80002ce8 <sysclk_set_source+0x24>
      cpu_irq_enable();
80002ce6:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80002ce8:	2f fd       	sub	sp,-4
80002cea:	5e fc       	retal	r12

80002cec <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80002cec:	d4 01       	pushm	lr
80002cee:	20 1d       	sub	sp,4
	uint32_t   pbb_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80002cf0:	58 0c       	cp.w	r12,0
80002cf2:	c0 30       	breq	80002cf8 <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80002cf4:	20 1c       	sub	r12,1
80002cf6:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80002cf8:	58 0b       	cp.w	r11,0
80002cfa:	c0 30       	breq	80002d00 <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
80002cfc:	20 1b       	sub	r11,1
80002cfe:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80002d00:	58 0a       	cp.w	r10,0
80002d02:	c0 30       	breq	80002d08 <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
80002d04:	20 1a       	sub	r10,1
80002d06:	a7 ba       	sbr	r10,0x7

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d08:	e1 b8 00 00 	mfsr	r8,0x0
80002d0c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002d0e:	d3 03       	ssrf	0x10

	return flags;
80002d10:	40 09       	lddsp	r9,sp[0x0]
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80002d12:	fe 78 14 00 	mov	r8,-60416
80002d16:	30 4e       	mov	lr,4
80002d18:	ea 1e aa 00 	orh	lr,0xaa00
80002d1c:	f1 4e 00 58 	st.w	r8[88],lr
	AVR32_PM.cpusel = cpu_cksel;
80002d20:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80002d22:	30 cc       	mov	r12,12
80002d24:	ea 1c aa 00 	orh	r12,0xaa00
80002d28:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80002d2c:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80002d2e:	31 0b       	mov	r11,16
80002d30:	ea 1b aa 00 	orh	r11,0xaa00
80002d34:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80002d38:	91 4a       	st.w	r8[0x10],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002d3a:	12 98       	mov	r8,r9
80002d3c:	e6 18 00 01 	andh	r8,0x1,COH
80002d40:	c0 21       	brne	80002d44 <sysclk_set_prescalers+0x58>
      cpu_irq_enable();
80002d42:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80002d44:	2f fd       	sub	sp,-4
80002d46:	d8 02       	popm	pc

80002d48 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80002d48:	d4 01       	pushm	lr
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80002d4a:	30 2a       	mov	r10,2
80002d4c:	14 9b       	mov	r11,r10
80002d4e:	14 9c       	mov	r12,r10
80002d50:	f0 1f 00 0a 	mcall	80002d78 <sysclk_init+0x30>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80002d54:	f0 1f 00 0a 	mcall	80002d7c <sysclk_init+0x34>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80002d58:	fe 78 58 00 	mov	r8,-43008
80002d5c:	71 19       	ld.w	r9,r8[0x44]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80002d5e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002d62:	cf d0       	breq	80002d5c <sysclk_init+0x14>
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
		osc_wait_ready(OSC_ID_RC120M);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80002d64:	e0 6c c3 80 	mov	r12,50048
80002d68:	ea 1c 01 c9 	orh	r12,0x1c9
80002d6c:	f0 1f 00 05 	mcall	80002d80 <sysclk_init+0x38>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80002d70:	30 4c       	mov	r12,4
80002d72:	f0 1f 00 05 	mcall	80002d84 <sysclk_init+0x3c>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002d76:	d8 02       	popm	pc
80002d78:	80 00       	ld.sh	r0,r0[0x0]
80002d7a:	2c ec       	sub	r12,-50
80002d7c:	80 00       	ld.sh	r0,r0[0x0]
80002d7e:	2c 98       	sub	r8,-55
80002d80:	80 00       	ld.sh	r0,r0[0x0]
80002d82:	20 78       	sub	r8,7
80002d84:	80 00       	ld.sh	r0,r0[0x0]
80002d86:	2c c4       	sub	r4,-52

80002d88 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002d88:	d4 01       	pushm	lr
80002d8a:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d8c:	e1 b8 00 00 	mfsr	r8,0x0
80002d90:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002d92:	d3 03       	ssrf	0x10

	return flags;
80002d94:	40 09       	lddsp	r9,sp[0x0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002d96:	a3 6c       	lsl	r12,0x2
80002d98:	fe 7a 14 20 	mov	r10,-60384
80002d9c:	f8 0a 00 08 	add	r8,r12,r10
80002da0:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002da2:	30 1e       	mov	lr,1
80002da4:	fc 0b 09 4b 	lsl	r11,lr,r11
80002da8:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002daa:	32 0a       	mov	r10,32
80002dac:	ea 1a aa 00 	orh	r10,0xaa00
80002db0:	14 0c       	add	r12,r10
80002db2:	fe 7a 14 00 	mov	r10,-60416
80002db6:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002dba:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002dbc:	12 98       	mov	r8,r9
80002dbe:	e6 18 00 01 	andh	r8,0x1,COH
80002dc2:	c0 21       	brne	80002dc6 <sysclk_priv_enable_module+0x3e>
      cpu_irq_enable();
80002dc4:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002dc6:	2f fd       	sub	sp,-4
80002dc8:	d8 02       	popm	pc

80002dca <spi_initSlave>:

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
	if (spi_mode > 3 ||
80002dca:	30 38       	mov	r8,3
80002dcc:	f0 0a 18 00 	cp.b	r10,r8
80002dd0:	5f b9       	srhi	r9
80002dd2:	30 78       	mov	r8,7
80002dd4:	f0 0b 18 00 	cp.b	r11,r8
80002dd8:	5f 88       	srls	r8
80002dda:	f3 e8 10 08 	or	r8,r9,r8
80002dde:	c1 71       	brne	80002e0c <spi_initSlave+0x42>
80002de0:	31 08       	mov	r8,16
80002de2:	f0 0b 18 00 	cp.b	r11,r8
80002de6:	e0 8b 00 13 	brhi	80002e0c <spi_initSlave+0x42>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002dea:	e0 68 00 80 	mov	r8,128
80002dee:	99 08       	st.w	r12[0x0],r8

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
			(((spi_mode &
80002df0:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
80002df4:	f9 b8 00 02 	moveq	r8,2
80002df8:	f9 b8 01 00 	movne	r8,0

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80002dfc:	20 8b       	sub	r11,8
80002dfe:	a1 9a       	lsr	r10,0x1
80002e00:	f5 eb 10 4a 	or	r10,r10,r11<<0x4
80002e04:	f5 e8 10 08 	or	r8,r10,r8
80002e08:	99 c8       	st.w	r12[0x30],r8
80002e0a:	5e fd       	retal	0
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80002e0c:	30 2c       	mov	r12,2
}
80002e0e:	5e fc       	retal	r12

80002e10 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002e10:	30 18       	mov	r8,1
80002e12:	99 08       	st.w	r12[0x0],r8
}
80002e14:	5e fc       	retal	r12
80002e16:	d7 03       	nop

80002e18 <twim_master_interrupt_handler>:
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002e18:	4a e8       	lddpc	r8,80002ed0 <twim_master_interrupt_handler+0xb8>
80002e1a:	70 08       	ld.w	r8,r8[0x0]
80002e1c:	70 79       	ld.w	r9,r8[0x1c]
80002e1e:	4a ea       	lddpc	r10,80002ed4 <twim_master_interrupt_handler+0xbc>
80002e20:	74 0a       	ld.w	r10,r10[0x0]
80002e22:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002e26:	12 9a       	mov	r10,r9
80002e28:	e2 1a 07 00 	andl	r10,0x700,COH
80002e2c:	c1 40       	breq	80002e54 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80002e2e:	e2 19 03 00 	andl	r9,0x300,COH
80002e32:	f9 b9 01 fc 	movne	r9,-4
80002e36:	f9 b9 00 fe 	moveq	r9,-2
80002e3a:	4a 8a       	lddpc	r10,80002ed8 <twim_master_interrupt_handler+0xc0>
80002e3c:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80002e3e:	70 3a       	ld.w	r10,r8[0xc]
80002e40:	30 09       	mov	r9,0
80002e42:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002e46:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002e48:	3f fa       	mov	r10,-1
80002e4a:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002e4c:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
80002e4e:	4a 48       	lddpc	r8,80002edc <twim_master_interrupt_handler+0xc4>
80002e50:	b0 89       	st.b	r8[0x0],r9
80002e52:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002e54:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002e58:	c1 30       	breq	80002e7e <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002e5a:	4a 2a       	lddpc	r10,80002ee0 <twim_master_interrupt_handler+0xc8>
80002e5c:	70 5b       	ld.w	r11,r8[0x14]
80002e5e:	74 09       	ld.w	r9,r10[0x0]
80002e60:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80002e62:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002e64:	4a 09       	lddpc	r9,80002ee4 <twim_master_interrupt_handler+0xcc>
80002e66:	72 0a       	ld.w	r10,r9[0x0]
80002e68:	20 1a       	sub	r10,1
80002e6a:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002e6c:	72 09       	ld.w	r9,r9[0x0]
80002e6e:	58 09       	cp.w	r9,0
80002e70:	c2 f1       	brne	80002ece <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80002e72:	30 19       	mov	r9,1
80002e74:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002e76:	30 09       	mov	r9,0
80002e78:	49 98       	lddpc	r8,80002edc <twim_master_interrupt_handler+0xc4>
80002e7a:	b0 89       	st.b	r8[0x0],r9
80002e7c:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80002e7e:	e2 19 00 02 	andl	r9,0x2,COH
80002e82:	c2 60       	breq	80002ece <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002e84:	49 99       	lddpc	r9,80002ee8 <twim_master_interrupt_handler+0xd0>
80002e86:	72 09       	ld.w	r9,r9[0x0]
80002e88:	58 09       	cp.w	r9,0
80002e8a:	c0 71       	brne	80002e98 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002e8c:	30 29       	mov	r9,2
80002e8e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002e90:	30 09       	mov	r9,0
80002e92:	49 38       	lddpc	r8,80002edc <twim_master_interrupt_handler+0xc4>
80002e94:	b0 89       	st.b	r8[0x0],r9
80002e96:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002e98:	49 5a       	lddpc	r10,80002eec <twim_master_interrupt_handler+0xd4>
80002e9a:	74 09       	ld.w	r9,r10[0x0]
80002e9c:	13 3b       	ld.ub	r11,r9++
80002e9e:	91 6b       	st.w	r8[0x18],r11
80002ea0:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80002ea2:	49 28       	lddpc	r8,80002ee8 <twim_master_interrupt_handler+0xd0>
80002ea4:	70 09       	ld.w	r9,r8[0x0]
80002ea6:	20 19       	sub	r9,1
80002ea8:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002eaa:	70 08       	ld.w	r8,r8[0x0]
80002eac:	58 08       	cp.w	r8,0
80002eae:	c1 01       	brne	80002ece <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
80002eb0:	48 b8       	lddpc	r8,80002edc <twim_master_interrupt_handler+0xc4>
80002eb2:	11 88       	ld.ub	r8,r8[0x0]
80002eb4:	58 08       	cp.w	r8,0
80002eb6:	c0 c0       	breq	80002ece <twim_master_interrupt_handler+0xb6>
					twim_next = false;
80002eb8:	30 09       	mov	r9,0
80002eba:	48 98       	lddpc	r8,80002edc <twim_master_interrupt_handler+0xc4>
80002ebc:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
80002ebe:	48 d8       	lddpc	r8,80002ef0 <twim_master_interrupt_handler+0xd8>
80002ec0:	70 08       	ld.w	r8,r8[0x0]
80002ec2:	70 3a       	ld.w	r10,r8[0xc]
80002ec4:	48 99       	lddpc	r9,80002ee8 <twim_master_interrupt_handler+0xd0>
80002ec6:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
80002ec8:	70 29       	ld.w	r9,r8[0x8]
80002eca:	48 98       	lddpc	r8,80002eec <twim_master_interrupt_handler+0xd4>
80002ecc:	91 09       	st.w	r8[0x0],r9
80002ece:	d6 03       	rete
80002ed0:	00 00       	add	r0,r0
80002ed2:	00 2c       	rsub	r12,r0
80002ed4:	00 00       	add	r0,r0
80002ed6:	00 40       	or	r0,r0
80002ed8:	00 00       	add	r0,r0
80002eda:	00 38       	cp.w	r8,r0
80002edc:	00 00       	add	r0,r0
80002ede:	00 44       	or	r4,r0
80002ee0:	00 00       	add	r0,r0
80002ee2:	00 30       	cp.w	r0,r0
80002ee4:	00 00       	add	r0,r0
80002ee6:	00 34       	cp.w	r4,r0
80002ee8:	00 00       	add	r0,r0
80002eea:	00 4c       	or	r12,r0
80002eec:	00 00       	add	r0,r0
80002eee:	00 3c       	cp.w	r12,r0
80002ef0:	00 00       	add	r0,r0
80002ef2:	00 48       	or	r8,r0

80002ef4 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80002ef4:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
80002ef8:	f4 0b 0d 0a 	divu	r10,r10,r11
80002efc:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002f00:	e0 48 00 ff 	cp.w	r8,255
80002f04:	e0 8b 00 04 	brhi	80002f0c <twim_set_speed+0x18>
80002f08:	30 09       	mov	r9,0
80002f0a:	c1 a8       	rjmp	80002f3e <twim_set_speed+0x4a>
80002f0c:	30 09       	mov	r9,0
80002f0e:	30 77       	mov	r7,7
80002f10:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
80002f12:	2f f9       	sub	r9,-1
80002f14:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002f16:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002f18:	e0 48 00 ff 	cp.w	r8,255
80002f1c:	5f bb       	srhi	r11
80002f1e:	ee 09 18 00 	cp.b	r9,r7
80002f22:	5f 8a       	srls	r10
80002f24:	f7 ea 00 0a 	and	r10,r11,r10
80002f28:	fc 0a 18 00 	cp.b	r10,lr
80002f2c:	cf 31       	brne	80002f12 <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80002f2e:	30 7a       	mov	r10,7
80002f30:	f4 09 18 00 	cp.b	r9,r10
80002f34:	e0 88 00 05 	brls	80002f3e <twim_set_speed+0x4a>
80002f38:	3f 8c       	mov	r12,-8
80002f3a:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80002f3e:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80002f42:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002f46:	14 18       	sub	r8,r10
80002f48:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002f4c:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
80002f50:	99 19       	st.w	r12[0x4],r9
80002f52:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002f56:	d7 03       	nop

80002f58 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002f58:	48 38       	lddpc	r8,80002f64 <twim_status+0xc>
80002f5a:	70 08       	ld.w	r8,r8[0x0]
80002f5c:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
80002f5e:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80002f62:	5e fc       	retal	r12
80002f64:	00 00       	add	r0,r0
80002f66:	00 2c       	rsub	r12,r0

80002f68 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002f68:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002f6c:	e6 18 00 01 	andh	r8,0x1,COH
80002f70:	c0 21       	brne	80002f74 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
80002f72:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002f74:	3f f8       	mov	r8,-1
80002f76:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002f78:	99 b8       	st.w	r12[0x2c],r8
}
80002f7a:	5e fc       	retal	r12

80002f7c <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002f7c:	eb cd 40 fe 	pushm	r1-r7,lr
80002f80:	18 97       	mov	r7,r12
80002f82:	16 93       	mov	r3,r11
80002f84:	14 95       	mov	r5,r10
80002f86:	12 92       	mov	r2,r9
80002f88:	10 91       	mov	r1,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002f8a:	30 14       	mov	r4,1
80002f8c:	99 04       	st.w	r12[0x0],r4
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002f8e:	e0 68 00 80 	mov	r8,128
80002f92:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002f94:	30 28       	mov	r8,2
80002f96:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002f98:	49 e6       	lddpc	r6,80003010 <twim_write+0x94>
80002f9a:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002f9c:	f0 1f 00 1e 	mcall	80003014 <twim_write+0x98>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80002fa0:	49 e8       	lddpc	r8,80003018 <twim_write+0x9c>
80002fa2:	91 03       	st.w	r8[0x0],r3
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80002fa4:	49 e8       	lddpc	r8,8000301c <twim_write+0xa0>
80002fa6:	91 05       	st.w	r8[0x0],r5
	// Set next transfer to false
	twim_next = false;
80002fa8:	30 09       	mov	r9,0
80002faa:	49 e8       	lddpc	r8,80003020 <twim_write+0xa4>
80002fac:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002fae:	49 e9       	lddpc	r9,80003024 <twim_write+0xa8>
80002fb0:	30 08       	mov	r8,0
80002fb2:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80002fb4:	6c 08       	ld.w	r8,r6[0x0]
80002fb6:	b1 65       	lsl	r5,0x10
80002fb8:	e8 15 e0 00 	orl	r5,0xe000
80002fbc:	eb e2 10 12 	or	r2,r5,r2<<0x1
80002fc0:	e5 e1 10 b1 	or	r1,r2,r1<<0xb
80002fc4:	91 31       	st.w	r8[0xc],r1
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80002fc6:	49 9a       	lddpc	r10,80003028 <twim_write+0xac>
80002fc8:	e0 6b 03 02 	mov	r11,770
80002fcc:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80002fce:	74 0a       	ld.w	r10,r10[0x0]
80002fd0:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002fd2:	91 04       	st.w	r8[0x0],r4
	// Enable all interrupts
	cpu_irq_enable ();
80002fd4:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80002fd6:	72 08       	ld.w	r8,r9[0x0]
80002fd8:	58 08       	cp.w	r8,0
80002fda:	c0 80       	breq	80002fea <twim_write+0x6e>
80002fdc:	c0 b8       	rjmp	80002ff2 <twim_write+0x76>
		cpu_relax();
80002fde:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80002fe2:	6c 08       	ld.w	r8,r6[0x0]
80002fe4:	58 08       	cp.w	r8,0
80002fe6:	c0 30       	breq	80002fec <twim_write+0x70>
80002fe8:	c0 58       	rjmp	80002ff2 <twim_write+0x76>
80002fea:	48 f6       	lddpc	r6,80003024 <twim_write+0xa8>
80002fec:	f0 1f 00 10 	mcall	8000302c <twim_write+0xb0>
80002ff0:	cf 70       	breq	80002fde <twim_write+0x62>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002ff2:	30 28       	mov	r8,2
80002ff4:	8f 08       	st.w	r7[0x0],r8
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002ff6:	48 c8       	lddpc	r8,80003024 <twim_write+0xa8>
80002ff8:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80002ffa:	5b c8       	cp.w	r8,-4
80002ffc:	c0 70       	breq	8000300a <twim_write+0x8e>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002ffe:	48 a8       	lddpc	r8,80003024 <twim_write+0xa8>
80003000:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80003002:	5b e8       	cp.w	r8,-2
80003004:	c0 30       	breq	8000300a <twim_write+0x8e>
80003006:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
8000300a:	e3 cf c0 fe 	ldm	sp++,r1-r7,pc,r12=-1
8000300e:	00 00       	add	r0,r0
80003010:	00 00       	add	r0,r0
80003012:	00 2c       	rsub	r12,r0
80003014:	80 00       	ld.sh	r0,r0[0x0]
80003016:	2f 68       	sub	r8,-10
80003018:	00 00       	add	r0,r0
8000301a:	00 3c       	cp.w	r12,r0
8000301c:	00 00       	add	r0,r0
8000301e:	00 4c       	or	r12,r0
80003020:	00 00       	add	r0,r0
80003022:	00 44       	or	r4,r0
80003024:	00 00       	add	r0,r0
80003026:	00 38       	cp.w	r8,r0
80003028:	00 00       	add	r0,r0
8000302a:	00 40       	or	r0,r0
8000302c:	80 00       	ld.sh	r0,r0[0x0]
8000302e:	2f 58       	sub	r8,-11

80003030 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80003030:	d4 01       	pushm	lr
80003032:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80003034:	30 08       	mov	r8,0
80003036:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80003038:	30 08       	mov	r8,0
8000303a:	16 99       	mov	r9,r11
8000303c:	10 9a       	mov	r10,r8
8000303e:	1a 9b       	mov	r11,sp
80003040:	f0 1f 00 02 	mcall	80003048 <twim_probe+0x18>
}
80003044:	2f fd       	sub	sp,-4
80003046:	d8 02       	popm	pc
80003048:	80 00       	ld.sh	r0,r0[0x0]
8000304a:	2f 7c       	sub	r12,-9

8000304c <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
8000304c:	eb cd 40 c0 	pushm	r6-r7,lr
80003050:	18 96       	mov	r6,r12
80003052:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80003054:	30 28       	mov	r8,2
80003056:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80003058:	4b 78       	lddpc	r8,80003134 <twim_read_packet+0xe8>
8000305a:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000305c:	f0 1f 00 37 	mcall	80003138 <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80003060:	6e 29       	ld.w	r9,r7[0x8]
80003062:	4b 78       	lddpc	r8,8000313c <twim_read_packet+0xf0>
80003064:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
80003066:	6e 39       	ld.w	r9,r7[0xc]
80003068:	4b 68       	lddpc	r8,80003140 <twim_read_packet+0xf4>
8000306a:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
8000306c:	30 08       	mov	r8,0
8000306e:	4b 6a       	lddpc	r10,80003144 <twim_read_packet+0xf8>
80003070:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80003072:	30 0b       	mov	r11,0
80003074:	4b 5a       	lddpc	r10,80003148 <twim_read_packet+0xfc>
80003076:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
80003078:	0f fa       	ld.ub	r10,r7[0x7]
8000307a:	f0 0a 18 00 	cp.b	r10,r8
8000307e:	c2 50       	breq	800030c8 <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80003080:	4a d8       	lddpc	r8,80003134 <twim_read_packet+0xe8>
80003082:	70 08       	ld.w	r8,r8[0x0]
80003084:	30 19       	mov	r9,1
80003086:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80003088:	e0 69 00 80 	mov	r9,128
8000308c:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
8000308e:	30 29       	mov	r9,2
80003090:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80003092:	ee ca ff fc 	sub	r10,r7,-4
80003096:	4a e9       	lddpc	r9,8000314c <twim_read_packet+0x100>
80003098:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000309a:	0f f9       	ld.ub	r9,r7[0x7]
8000309c:	4a da       	lddpc	r10,80003150 <twim_read_packet+0x104>
8000309e:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
800030a0:	e0 6b 07 03 	mov	r11,1795
800030a4:	4a ca       	lddpc	r10,80003154 <twim_read_packet+0x108>
800030a6:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800030a8:	6e 0a       	ld.w	r10,r7[0x0]
800030aa:	a1 7a       	lsl	r10,0x1
800030ac:	e8 1a a0 00 	orl	r10,0xa000
800030b0:	f5 e9 11 09 	or	r9,r10,r9<<0x10
800030b4:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
800030b6:	6e 0a       	ld.w	r10,r7[0x0]
800030b8:	6e 39       	ld.w	r9,r7[0xc]
800030ba:	b1 69       	lsl	r9,0x10
800030bc:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800030c0:	e8 19 e0 01 	orl	r9,0xe001
800030c4:	91 49       	st.w	r8[0x10],r9
800030c6:	c1 18       	rjmp	800030e8 <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800030c8:	30 0a       	mov	r10,0
800030ca:	4a 28       	lddpc	r8,80003150 <twim_read_packet+0x104>
800030cc:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800030ce:	e0 6a 07 01 	mov	r10,1793
800030d2:	4a 18       	lddpc	r8,80003154 <twim_read_packet+0x108>
800030d4:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800030d6:	49 88       	lddpc	r8,80003134 <twim_read_packet+0xe8>
800030d8:	70 08       	ld.w	r8,r8[0x0]
800030da:	6e 0a       	ld.w	r10,r7[0x0]
800030dc:	b1 69       	lsl	r9,0x10
800030de:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800030e2:	e8 19 e0 01 	orl	r9,0xe001
800030e6:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800030e8:	49 38       	lddpc	r8,80003134 <twim_read_packet+0xe8>
800030ea:	70 08       	ld.w	r8,r8[0x0]
800030ec:	49 a9       	lddpc	r9,80003154 <twim_read_packet+0x108>
800030ee:	72 09       	ld.w	r9,r9[0x0]
800030f0:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800030f2:	30 18       	mov	r8,1
800030f4:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800030f6:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800030f8:	49 48       	lddpc	r8,80003148 <twim_read_packet+0xfc>
800030fa:	70 08       	ld.w	r8,r8[0x0]
800030fc:	58 08       	cp.w	r8,0
800030fe:	c0 80       	breq	8000310e <twim_read_packet+0xc2>
80003100:	c0 b8       	rjmp	80003116 <twim_read_packet+0xca>
		cpu_relax();
80003102:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80003106:	6e 08       	ld.w	r8,r7[0x0]
80003108:	58 08       	cp.w	r8,0
8000310a:	c0 30       	breq	80003110 <twim_read_packet+0xc4>
8000310c:	c0 58       	rjmp	80003116 <twim_read_packet+0xca>
8000310e:	48 f7       	lddpc	r7,80003148 <twim_read_packet+0xfc>
80003110:	f0 1f 00 12 	mcall	80003158 <twim_read_packet+0x10c>
80003114:	cf 70       	breq	80003102 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80003116:	30 28       	mov	r8,2
80003118:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000311a:	48 c8       	lddpc	r8,80003148 <twim_read_packet+0xfc>
8000311c:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000311e:	5b c8       	cp.w	r8,-4
80003120:	c0 70       	breq	8000312e <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003122:	48 a8       	lddpc	r8,80003148 <twim_read_packet+0xfc>
80003124:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80003126:	5b e8       	cp.w	r8,-2
80003128:	c0 30       	breq	8000312e <twim_read_packet+0xe2>
8000312a:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
8000312e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80003132:	00 00       	add	r0,r0
80003134:	00 00       	add	r0,r0
80003136:	00 2c       	rsub	r12,r0
80003138:	80 00       	ld.sh	r0,r0[0x0]
8000313a:	2f 68       	sub	r8,-10
8000313c:	00 00       	add	r0,r0
8000313e:	00 30       	cp.w	r0,r0
80003140:	00 00       	add	r0,r0
80003142:	00 34       	cp.w	r4,r0
80003144:	00 00       	add	r0,r0
80003146:	00 44       	or	r4,r0
80003148:	00 00       	add	r0,r0
8000314a:	00 38       	cp.w	r8,r0
8000314c:	00 00       	add	r0,r0
8000314e:	00 3c       	cp.w	r12,r0
80003150:	00 00       	add	r0,r0
80003152:	00 4c       	or	r12,r0
80003154:	00 00       	add	r0,r0
80003156:	00 40       	or	r0,r0
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	2f 58       	sub	r8,-11

8000315c <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
8000315c:	eb cd 40 e0 	pushm	r5-r7,lr
80003160:	20 1d       	sub	sp,4
80003162:	18 97       	mov	r7,r12
80003164:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003166:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000316a:	30 0a       	mov	r10,0
8000316c:	4a 79       	lddpc	r9,80003208 <twim_master_init+0xac>
8000316e:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80003170:	e6 18 00 01 	andh	r8,0x1,COH
80003174:	c0 b1       	brne	8000318a <twim_master_init+0x2e>
		cpu_irq_disable ();
80003176:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80003178:	3f f8       	mov	r8,-1
8000317a:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000317c:	30 18       	mov	r8,1
8000317e:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003180:	e0 68 00 80 	mov	r8,128
80003184:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80003186:	d5 03       	csrf	0x10
80003188:	c0 88       	rjmp	80003198 <twim_master_init+0x3c>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000318a:	3f f8       	mov	r8,-1
8000318c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000318e:	30 18       	mov	r8,1
80003190:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003192:	e0 68 00 80 	mov	r8,128
80003196:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
80003198:	3f f8       	mov	r8,-1
8000319a:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000319c:	e1 b8 00 00 	mfsr	r8,0x0
800031a0:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800031a2:	d3 03       	ssrf	0x10

	return flags;
800031a4:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
800031a6:	30 1a       	mov	r10,1
800031a8:	e0 6b 01 40 	mov	r11,320
800031ac:	49 8c       	lddpc	r12,8000320c <twim_master_init+0xb0>
800031ae:	f0 1f 00 19 	mcall	80003210 <twim_master_init+0xb4>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031b2:	e6 16 00 01 	andh	r6,0x1,COH
800031b6:	c0 21       	brne	800031ba <twim_master_init+0x5e>
      cpu_irq_enable();
800031b8:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
800031ba:	eb 39 00 0c 	ld.ub	r9,r5[12]
800031be:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800031c0:	f0 09 18 00 	cp.b	r9,r8
800031c4:	f9 b8 01 10 	movne	r8,16
800031c8:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800031cc:	f9 b8 01 ff 	movne	r8,-1
800031d0:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800031d4:	6a 0a       	ld.w	r10,r5[0x0]
800031d6:	6a 1b       	ld.w	r11,r5[0x4]
800031d8:	0e 9c       	mov	r12,r7
800031da:	f0 1f 00 0f 	mcall	80003214 <twim_master_init+0xb8>
800031de:	5b 8c       	cp.w	r12,-8
800031e0:	c1 00       	breq	80003200 <twim_master_init+0xa4>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800031e2:	6a 2b       	ld.w	r11,r5[0x8]
800031e4:	0e 9c       	mov	r12,r7
800031e6:	f0 1f 00 0d 	mcall	80003218 <twim_master_init+0xbc>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800031ea:	48 88       	lddpc	r8,80003208 <twim_master_init+0xac>
800031ec:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800031ee:	5b c8       	cp.w	r8,-4
800031f0:	c0 70       	breq	800031fe <twim_master_init+0xa2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800031f2:	48 68       	lddpc	r8,80003208 <twim_master_init+0xac>
800031f4:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800031f6:	5b e8       	cp.w	r8,-2
800031f8:	c0 30       	breq	800031fe <twim_master_init+0xa2>
800031fa:	30 0c       	mov	r12,0
800031fc:	c0 28       	rjmp	80003200 <twim_master_init+0xa4>
800031fe:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
80003200:	2f fd       	sub	sp,-4
80003202:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003206:	00 00       	add	r0,r0
80003208:	00 00       	add	r0,r0
8000320a:	00 38       	cp.w	r8,r0
8000320c:	80 00       	ld.sh	r0,r0[0x0]
8000320e:	2e 18       	sub	r8,-31
80003210:	80 00       	ld.sh	r0,r0[0x0]
80003212:	32 20       	mov	r0,34
80003214:	80 00       	ld.sh	r0,r0[0x0]
80003216:	2e f4       	sub	r4,-17
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	30 30       	mov	r0,3

8000321c <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
8000321c:	c0 08       	rjmp	8000321c <_unhandled_interrupt>
8000321e:	d7 03       	nop

80003220 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003220:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003224:	49 99       	lddpc	r9,80003288 <INTC_register_interrupt+0x68>
80003226:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000322a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000322e:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003230:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003234:	58 0a       	cp.w	r10,0
80003236:	c0 91       	brne	80003248 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003238:	49 59       	lddpc	r9,8000328c <INTC_register_interrupt+0x6c>
8000323a:	49 6a       	lddpc	r10,80003290 <INTC_register_interrupt+0x70>
8000323c:	12 1a       	sub	r10,r9
8000323e:	fe 79 10 00 	mov	r9,-61440
80003242:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003246:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003248:	58 1a       	cp.w	r10,1
8000324a:	c0 a1       	brne	8000325e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
8000324c:	49 09       	lddpc	r9,8000328c <INTC_register_interrupt+0x6c>
8000324e:	49 2a       	lddpc	r10,80003294 <INTC_register_interrupt+0x74>
80003250:	12 1a       	sub	r10,r9
80003252:	bf aa       	sbr	r10,0x1e
80003254:	fe 79 10 00 	mov	r9,-61440
80003258:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000325c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000325e:	58 2a       	cp.w	r10,2
80003260:	c0 a1       	brne	80003274 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80003262:	48 b9       	lddpc	r9,8000328c <INTC_register_interrupt+0x6c>
80003264:	48 da       	lddpc	r10,80003298 <INTC_register_interrupt+0x78>
80003266:	12 1a       	sub	r10,r9
80003268:	bf ba       	sbr	r10,0x1f
8000326a:	fe 79 10 00 	mov	r9,-61440
8000326e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003272:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003274:	48 69       	lddpc	r9,8000328c <INTC_register_interrupt+0x6c>
80003276:	48 aa       	lddpc	r10,8000329c <INTC_register_interrupt+0x7c>
80003278:	12 1a       	sub	r10,r9
8000327a:	ea 1a c0 00 	orh	r10,0xc000
8000327e:	fe 79 10 00 	mov	r9,-61440
80003282:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003286:	5e fc       	retal	r12
80003288:	80 00       	ld.sh	r0,r0[0x0]
8000328a:	3a 68       	mov	r8,-90
8000328c:	80 00       	ld.sh	r0,r0[0x0]
8000328e:	38 00       	mov	r0,-128
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	39 04       	mov	r4,-112
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	39 12       	mov	r2,-111
80003298:	80 00       	ld.sh	r0,r0[0x0]
8000329a:	39 20       	mov	r0,-110
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	39 2e       	mov	lr,-110

800032a0 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800032a0:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800032a2:	49 18       	lddpc	r8,800032e4 <INTC_init_interrupts+0x44>
800032a4:	e3 b8 00 01 	mtsr	0x4,r8
800032a8:	49 0e       	lddpc	lr,800032e8 <INTC_init_interrupts+0x48>
800032aa:	30 07       	mov	r7,0
800032ac:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800032ae:	49 0c       	lddpc	r12,800032ec <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800032b0:	49 05       	lddpc	r5,800032f0 <INTC_init_interrupts+0x50>
800032b2:	10 15       	sub	r5,r8
800032b4:	fe 76 10 00 	mov	r6,-61440
800032b8:	c1 08       	rjmp	800032d8 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800032ba:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800032bc:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800032be:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800032c0:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800032c4:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800032c6:	10 3a       	cp.w	r10,r8
800032c8:	fe 9b ff fc 	brhi	800032c0 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800032cc:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800032d0:	2f f7       	sub	r7,-1
800032d2:	2f 8e       	sub	lr,-8
800032d4:	59 67       	cp.w	r7,22
800032d6:	c0 50       	breq	800032e0 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800032d8:	7c 08       	ld.w	r8,lr[0x0]
800032da:	58 08       	cp.w	r8,0
800032dc:	ce f1       	brne	800032ba <INTC_init_interrupts+0x1a>
800032de:	cf 7b       	rjmp	800032cc <INTC_init_interrupts+0x2c>
800032e0:	d8 22       	popm	r4-r7,pc
800032e2:	00 00       	add	r0,r0
800032e4:	80 00       	ld.sh	r0,r0[0x0]
800032e6:	38 00       	mov	r0,-128
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	3a 68       	mov	r8,-90
800032ec:	80 00       	ld.sh	r0,r0[0x0]
800032ee:	32 1c       	mov	r12,33
800032f0:	80 00       	ld.sh	r0,r0[0x0]
800032f2:	39 04       	mov	r4,-112

800032f4 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800032f4:	fe 78 10 00 	mov	r8,-61440
800032f8:	e0 69 00 83 	mov	r9,131
800032fc:	f2 0c 01 0c 	sub	r12,r9,r12
80003300:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80003304:	f2 ca ff c0 	sub	r10,r9,-64
80003308:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000330c:	58 08       	cp.w	r8,0
8000330e:	c0 21       	brne	80003312 <_get_interrupt_handler+0x1e>
80003310:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80003312:	f0 08 12 00 	clz	r8,r8
80003316:	48 5a       	lddpc	r10,80003328 <_get_interrupt_handler+0x34>
80003318:	f4 09 00 39 	add	r9,r10,r9<<0x3
8000331c:	f0 08 11 1f 	rsub	r8,r8,31
80003320:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003322:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80003326:	5e fc       	retal	r12
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	3a 68       	mov	r8,-90

8000332c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000332c:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003330:	fe c0 fb 30 	sub	r0,pc,-1232

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003334:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003338:	d5 53       	csrf	0x15
  cp      r0, r1
8000333a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
8000333c:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
8000333e:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80003340:	c0 72       	brcc	8000334e <idata_load_loop_end>
  st.d    r0++, r4
80003342:	fe c2 f8 2a 	sub	r2,pc,-2006

80003346 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80003346:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003348:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000334a:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000334c:	cf d3       	brcs	80003346 <idata_load_loop>

8000334e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
8000334e:	30 80       	mov	r0,8
  mov     r2, 0
80003350:	e0 61 01 a0 	mov	r1,416
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003354:	02 30       	cp.w	r0,r1
  cp      r0, r1
80003356:	c0 62       	brcc	80003362 <udata_clear_loop_end>
  brlo    udata_clear_loop
80003358:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000335a:	30 03       	mov	r3,0

8000335c <udata_clear_loop>:
8000335c:	a1 22       	st.d	r0++,r2
8000335e:	02 30       	cp.w	r0,r1
80003360:	cf e3       	brcs	8000335c <udata_clear_loop>

80003362 <udata_clear_loop_end>:
80003362:	fe cf ff a2 	sub	pc,pc,-94
80003366:	d7 03       	nop

80003368 <board_init>:
#include "com_spi.h"
#include "motor_control.h"
#include "settings_t.h"

void board_init(void)
{
80003368:	d4 01       	pushm	lr
	sysclk_init();
8000336a:	f0 1f 00 0f 	mcall	800033a4 <board_init+0x3c>
	//wdt_disable();
	INTC_init_interrupts();
8000336e:	f0 1f 00 0f 	mcall	800033a8 <board_init+0x40>
80003372:	30 6b       	mov	r11,6
80003374:	30 2c       	mov	r12,2
80003376:	f0 1f 00 0e 	mcall	800033ac <board_init+0x44>
	ioport_init();
	settings_init();
8000337a:	f0 1f 00 0e 	mcall	800033b0 <board_init+0x48>
	sensor_init();
8000337e:	f0 1f 00 0e 	mcall	800033b4 <board_init+0x4c>
	motor_init();	
80003382:	f0 1f 00 0e 	mcall	800033b8 <board_init+0x50>
	com_spi_init();
80003386:	f0 1f 00 0e 	mcall	800033bc <board_init+0x54>

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000338a:	e0 69 10 00 	mov	r9,4096
8000338e:	fe 78 2a 00 	mov	r8,-54784
80003392:	f1 49 00 44 	st.w	r8[68],r9
80003396:	fc 19 00 80 	movh	r9,0x80
8000339a:	fe 78 28 00 	mov	r8,-55296
8000339e:	f1 49 00 44 	st.w	r8[68],r9
	ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
}
800033a2:	d8 02       	popm	pc
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	2d 48       	sub	r8,-44
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	32 a0       	mov	r0,42
800033ac:	80 00       	ld.sh	r0,r0[0x0]
800033ae:	2d 88       	sub	r8,-40
800033b0:	80 00       	ld.sh	r0,r0[0x0]
800033b2:	2a 10       	sub	r0,-95
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	28 b4       	sub	r4,-117
800033b8:	80 00       	ld.sh	r0,r0[0x0]
800033ba:	24 74       	sub	r4,71
800033bc:	80 00       	ld.sh	r0,r0[0x0]
800033be:	23 5c       	sub	r12,53

800033c0 <main>:
#include "pid.h"

struct bno055_euler_t sensor_euler;

int main (void)
{
800033c0:	eb cd 40 fe 	pushm	r1-r7,lr
800033c4:	20 3d       	sub	sp,12
	board_init();		
800033c6:	f0 1f 00 15 	mcall	80003418 <main+0x58>
800033ca:	30 05       	mov	r5,0
	bool w_done = false;
	while (1)
	{
		if (!w_done)
		{
			sensor_euler = read_sensor_euler();
800033cc:	49 47       	lddpc	r7,8000341c <main+0x5c>
800033ce:	1a 96       	mov	r6,sp
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
			{
				set_point = sensor_euler;
800033d0:	49 44       	lddpc	r4,80003420 <main+0x60>
				throotle = 50;
800033d2:	49 53       	lddpc	r3,80003424 <main+0x64>
800033d4:	33 22       	mov	r2,50
800033d6:	30 11       	mov	r1,1
{
	board_init();		
	bool w_done = false;
	while (1)
	{
		if (!w_done)
800033d8:	58 05       	cp.w	r5,0
800033da:	c1 c1       	brne	80003412 <main+0x52>
		{
			sensor_euler = read_sensor_euler();
800033dc:	1a 9c       	mov	r12,sp
800033de:	f0 1f 00 13 	mcall	80003428 <main+0x68>
800033e2:	ec e8 00 00 	ld.d	r8,r6[0]
800033e6:	ee e9 00 00 	st.d	r7[0],r8
800033ea:	6c 28       	ld.w	r8,r6[0x8]
800033ec:	8f 28       	st.w	r7[0x8],r8
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
800033ee:	6e 08       	ld.w	r8,r7[0x0]
800033f0:	58 08       	cp.w	r8,0
800033f2:	c0 71       	brne	80003400 <main+0x40>
800033f4:	6e 28       	ld.w	r8,r7[0x8]
800033f6:	58 08       	cp.w	r8,0
800033f8:	c0 41       	brne	80003400 <main+0x40>
800033fa:	6e 18       	ld.w	r8,r7[0x4]
800033fc:	58 08       	cp.w	r8,0
800033fe:	ce d0       	breq	800033d8 <main+0x18>
			{
				set_point = sensor_euler;
80003400:	ee e8 00 00 	ld.d	r8,r7[0]
80003404:	e8 e9 00 00 	st.d	r4[0],r8
80003408:	6e 28       	ld.w	r8,r7[0x8]
8000340a:	89 28       	st.w	r4[0x8],r8
				throotle = 50;
8000340c:	87 02       	st.w	r3[0x0],r2
8000340e:	02 95       	mov	r5,r1
80003410:	ce 4b       	rjmp	800033d8 <main+0x18>
				w_done = true;
			}
		}
		else
		actuate();
80003412:	f0 1f 00 07 	mcall	8000342c <main+0x6c>
80003416:	ce 1b       	rjmp	800033d8 <main+0x18>
80003418:	80 00       	ld.sh	r0,r0[0x0]
8000341a:	33 68       	mov	r8,54
8000341c:	00 00       	add	r0,r0
8000341e:	01 90       	ld.ub	r0,r0[0x1]
80003420:	00 00       	add	r0,r0
80003422:	01 40       	ld.w	r0,--r0
80003424:	00 00       	add	r0,r0
80003426:	01 4c       	ld.w	r12,--r0
80003428:	80 00       	ld.sh	r0,r0[0x0]
8000342a:	28 78       	sub	r8,-121
8000342c:	80 00       	ld.sh	r0,r0[0x0]
8000342e:	26 cc       	sub	r12,108

80003430 <__avr32_udiv64>:
80003430:	d4 31       	pushm	r0-r7,lr
80003432:	1a 97       	mov	r7,sp
80003434:	20 3d       	sub	sp,12
80003436:	10 9c       	mov	r12,r8
80003438:	12 9e       	mov	lr,r9
8000343a:	14 93       	mov	r3,r10
8000343c:	58 09       	cp.w	r9,0
8000343e:	e0 81 00 bd 	brne	800035b8 <__avr32_udiv64+0x188>
80003442:	16 38       	cp.w	r8,r11
80003444:	e0 88 00 40 	brls	800034c4 <__avr32_udiv64+0x94>
80003448:	f0 08 12 00 	clz	r8,r8
8000344c:	c0 d0       	breq	80003466 <__avr32_udiv64+0x36>
8000344e:	f6 08 09 4b 	lsl	r11,r11,r8
80003452:	f0 09 11 20 	rsub	r9,r8,32
80003456:	f8 08 09 4c 	lsl	r12,r12,r8
8000345a:	f4 09 0a 49 	lsr	r9,r10,r9
8000345e:	f4 08 09 43 	lsl	r3,r10,r8
80003462:	f3 eb 10 0b 	or	r11,r9,r11
80003466:	f8 0e 16 10 	lsr	lr,r12,0x10
8000346a:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000346e:	f6 0e 0d 00 	divu	r0,r11,lr
80003472:	e6 0b 16 10 	lsr	r11,r3,0x10
80003476:	00 99       	mov	r9,r0
80003478:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000347c:	e0 0a 02 48 	mul	r8,r0,r10
80003480:	10 3b       	cp.w	r11,r8
80003482:	c0 a2       	brcc	80003496 <__avr32_udiv64+0x66>
80003484:	20 19       	sub	r9,1
80003486:	18 0b       	add	r11,r12
80003488:	18 3b       	cp.w	r11,r12
8000348a:	c0 63       	brcs	80003496 <__avr32_udiv64+0x66>
8000348c:	10 3b       	cp.w	r11,r8
8000348e:	f7 b9 03 01 	sublo	r9,1
80003492:	f7 dc e3 0b 	addcs	r11,r11,r12
80003496:	f6 08 01 01 	sub	r1,r11,r8
8000349a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000349e:	e2 0e 0d 00 	divu	r0,r1,lr
800034a2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800034a6:	00 98       	mov	r8,r0
800034a8:	e0 0a 02 4a 	mul	r10,r0,r10
800034ac:	14 33       	cp.w	r3,r10
800034ae:	c0 82       	brcc	800034be <__avr32_udiv64+0x8e>
800034b0:	20 18       	sub	r8,1
800034b2:	18 03       	add	r3,r12
800034b4:	18 33       	cp.w	r3,r12
800034b6:	c0 43       	brcs	800034be <__avr32_udiv64+0x8e>
800034b8:	14 33       	cp.w	r3,r10
800034ba:	f7 b8 03 01 	sublo	r8,1
800034be:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800034c2:	cd f8       	rjmp	80003680 <__avr32_udiv64+0x250>
800034c4:	58 08       	cp.w	r8,0
800034c6:	c0 51       	brne	800034d0 <__avr32_udiv64+0xa0>
800034c8:	30 19       	mov	r9,1
800034ca:	f2 08 0d 08 	divu	r8,r9,r8
800034ce:	10 9c       	mov	r12,r8
800034d0:	f8 06 12 00 	clz	r6,r12
800034d4:	c0 41       	brne	800034dc <__avr32_udiv64+0xac>
800034d6:	18 1b       	sub	r11,r12
800034d8:	30 19       	mov	r9,1
800034da:	c4 08       	rjmp	8000355a <__avr32_udiv64+0x12a>
800034dc:	ec 01 11 20 	rsub	r1,r6,32
800034e0:	f4 01 0a 49 	lsr	r9,r10,r1
800034e4:	f8 06 09 4c 	lsl	r12,r12,r6
800034e8:	f6 06 09 48 	lsl	r8,r11,r6
800034ec:	f6 01 0a 41 	lsr	r1,r11,r1
800034f0:	f3 e8 10 08 	or	r8,r9,r8
800034f4:	f8 03 16 10 	lsr	r3,r12,0x10
800034f8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800034fc:	e2 03 0d 00 	divu	r0,r1,r3
80003500:	f0 0b 16 10 	lsr	r11,r8,0x10
80003504:	00 9e       	mov	lr,r0
80003506:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000350a:	e0 05 02 49 	mul	r9,r0,r5
8000350e:	12 3b       	cp.w	r11,r9
80003510:	c0 a2       	brcc	80003524 <__avr32_udiv64+0xf4>
80003512:	20 1e       	sub	lr,1
80003514:	18 0b       	add	r11,r12
80003516:	18 3b       	cp.w	r11,r12
80003518:	c0 63       	brcs	80003524 <__avr32_udiv64+0xf4>
8000351a:	12 3b       	cp.w	r11,r9
8000351c:	f7 be 03 01 	sublo	lr,1
80003520:	f7 dc e3 0b 	addcs	r11,r11,r12
80003524:	12 1b       	sub	r11,r9
80003526:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000352a:	f6 03 0d 02 	divu	r2,r11,r3
8000352e:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80003532:	04 99       	mov	r9,r2
80003534:	e4 05 02 4b 	mul	r11,r2,r5
80003538:	16 38       	cp.w	r8,r11
8000353a:	c0 a2       	brcc	8000354e <__avr32_udiv64+0x11e>
8000353c:	20 19       	sub	r9,1
8000353e:	18 08       	add	r8,r12
80003540:	18 38       	cp.w	r8,r12
80003542:	c0 63       	brcs	8000354e <__avr32_udiv64+0x11e>
80003544:	16 38       	cp.w	r8,r11
80003546:	f7 b9 03 01 	sublo	r9,1
8000354a:	f1 dc e3 08 	addcs	r8,r8,r12
8000354e:	f4 06 09 43 	lsl	r3,r10,r6
80003552:	f0 0b 01 0b 	sub	r11,r8,r11
80003556:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000355a:	f8 06 16 10 	lsr	r6,r12,0x10
8000355e:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80003562:	f6 06 0d 00 	divu	r0,r11,r6
80003566:	e6 0b 16 10 	lsr	r11,r3,0x10
8000356a:	00 9a       	mov	r10,r0
8000356c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003570:	e0 0e 02 48 	mul	r8,r0,lr
80003574:	10 3b       	cp.w	r11,r8
80003576:	c0 a2       	brcc	8000358a <__avr32_udiv64+0x15a>
80003578:	20 1a       	sub	r10,1
8000357a:	18 0b       	add	r11,r12
8000357c:	18 3b       	cp.w	r11,r12
8000357e:	c0 63       	brcs	8000358a <__avr32_udiv64+0x15a>
80003580:	10 3b       	cp.w	r11,r8
80003582:	f7 ba 03 01 	sublo	r10,1
80003586:	f7 dc e3 0b 	addcs	r11,r11,r12
8000358a:	f6 08 01 01 	sub	r1,r11,r8
8000358e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003592:	e2 06 0d 00 	divu	r0,r1,r6
80003596:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000359a:	00 98       	mov	r8,r0
8000359c:	e0 0e 02 4b 	mul	r11,r0,lr
800035a0:	16 33       	cp.w	r3,r11
800035a2:	c0 82       	brcc	800035b2 <__avr32_udiv64+0x182>
800035a4:	20 18       	sub	r8,1
800035a6:	18 03       	add	r3,r12
800035a8:	18 33       	cp.w	r3,r12
800035aa:	c0 43       	brcs	800035b2 <__avr32_udiv64+0x182>
800035ac:	16 33       	cp.w	r3,r11
800035ae:	f7 b8 03 01 	sublo	r8,1
800035b2:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800035b6:	c6 98       	rjmp	80003688 <__avr32_udiv64+0x258>
800035b8:	16 39       	cp.w	r9,r11
800035ba:	e0 8b 00 65 	brhi	80003684 <__avr32_udiv64+0x254>
800035be:	f2 09 12 00 	clz	r9,r9
800035c2:	c0 b1       	brne	800035d8 <__avr32_udiv64+0x1a8>
800035c4:	10 3a       	cp.w	r10,r8
800035c6:	5f 2a       	srhs	r10
800035c8:	1c 3b       	cp.w	r11,lr
800035ca:	5f b8       	srhi	r8
800035cc:	10 4a       	or	r10,r8
800035ce:	f2 0a 18 00 	cp.b	r10,r9
800035d2:	c5 90       	breq	80003684 <__avr32_udiv64+0x254>
800035d4:	30 18       	mov	r8,1
800035d6:	c5 98       	rjmp	80003688 <__avr32_udiv64+0x258>
800035d8:	f0 09 09 46 	lsl	r6,r8,r9
800035dc:	f2 03 11 20 	rsub	r3,r9,32
800035e0:	fc 09 09 4e 	lsl	lr,lr,r9
800035e4:	f0 03 0a 48 	lsr	r8,r8,r3
800035e8:	f6 09 09 4c 	lsl	r12,r11,r9
800035ec:	f4 03 0a 42 	lsr	r2,r10,r3
800035f0:	ef 46 ff f4 	st.w	r7[-12],r6
800035f4:	f6 03 0a 43 	lsr	r3,r11,r3
800035f8:	18 42       	or	r2,r12
800035fa:	f1 ee 10 0c 	or	r12,r8,lr
800035fe:	f8 01 16 10 	lsr	r1,r12,0x10
80003602:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80003606:	e6 01 0d 04 	divu	r4,r3,r1
8000360a:	e4 03 16 10 	lsr	r3,r2,0x10
8000360e:	08 9e       	mov	lr,r4
80003610:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80003614:	e8 06 02 48 	mul	r8,r4,r6
80003618:	10 33       	cp.w	r3,r8
8000361a:	c0 a2       	brcc	8000362e <__avr32_udiv64+0x1fe>
8000361c:	20 1e       	sub	lr,1
8000361e:	18 03       	add	r3,r12
80003620:	18 33       	cp.w	r3,r12
80003622:	c0 63       	brcs	8000362e <__avr32_udiv64+0x1fe>
80003624:	10 33       	cp.w	r3,r8
80003626:	f7 be 03 01 	sublo	lr,1
8000362a:	e7 dc e3 03 	addcs	r3,r3,r12
8000362e:	10 13       	sub	r3,r8
80003630:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80003634:	e6 01 0d 00 	divu	r0,r3,r1
80003638:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000363c:	00 98       	mov	r8,r0
8000363e:	e0 06 02 46 	mul	r6,r0,r6
80003642:	0c 3b       	cp.w	r11,r6
80003644:	c0 a2       	brcc	80003658 <__avr32_udiv64+0x228>
80003646:	20 18       	sub	r8,1
80003648:	18 0b       	add	r11,r12
8000364a:	18 3b       	cp.w	r11,r12
8000364c:	c0 63       	brcs	80003658 <__avr32_udiv64+0x228>
8000364e:	0c 3b       	cp.w	r11,r6
80003650:	f7 dc e3 0b 	addcs	r11,r11,r12
80003654:	f7 b8 03 01 	sublo	r8,1
80003658:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000365c:	ee f4 ff f4 	ld.w	r4,r7[-12]
80003660:	0c 1b       	sub	r11,r6
80003662:	f0 04 06 42 	mulu.d	r2,r8,r4
80003666:	06 95       	mov	r5,r3
80003668:	16 35       	cp.w	r5,r11
8000366a:	e0 8b 00 0a 	brhi	8000367e <__avr32_udiv64+0x24e>
8000366e:	5f 0b       	sreq	r11
80003670:	f4 09 09 49 	lsl	r9,r10,r9
80003674:	12 32       	cp.w	r2,r9
80003676:	5f b9       	srhi	r9
80003678:	f7 e9 00 09 	and	r9,r11,r9
8000367c:	c0 60       	breq	80003688 <__avr32_udiv64+0x258>
8000367e:	20 18       	sub	r8,1
80003680:	30 09       	mov	r9,0
80003682:	c0 38       	rjmp	80003688 <__avr32_udiv64+0x258>
80003684:	30 09       	mov	r9,0
80003686:	12 98       	mov	r8,r9
80003688:	10 9a       	mov	r10,r8
8000368a:	12 93       	mov	r3,r9
8000368c:	10 92       	mov	r2,r8
8000368e:	12 9b       	mov	r11,r9
80003690:	2f dd       	sub	sp,-12
80003692:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80003800 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80003800:	c0 08       	rjmp	80003800 <_evba>
	...

80003804 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80003804:	c0 08       	rjmp	80003804 <_handle_TLB_Multiple_Hit>
	...

80003808 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80003808:	c0 08       	rjmp	80003808 <_handle_Bus_Error_Data_Fetch>
	...

8000380c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000380c:	c0 08       	rjmp	8000380c <_handle_Bus_Error_Instruction_Fetch>
	...

80003810 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80003810:	c0 08       	rjmp	80003810 <_handle_NMI>
	...

80003814 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80003814:	c0 08       	rjmp	80003814 <_handle_Instruction_Address>
	...

80003818 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80003818:	c0 08       	rjmp	80003818 <_handle_ITLB_Protection>
	...

8000381c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000381c:	c0 08       	rjmp	8000381c <_handle_Breakpoint>
	...

80003820 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80003820:	c0 08       	rjmp	80003820 <_handle_Illegal_Opcode>
	...

80003824 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80003824:	c0 08       	rjmp	80003824 <_handle_Unimplemented_Instruction>
	...

80003828 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80003828:	c0 08       	rjmp	80003828 <_handle_Privilege_Violation>
	...

8000382c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000382c:	c0 08       	rjmp	8000382c <_handle_Floating_Point>
	...

80003830 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80003830:	c0 08       	rjmp	80003830 <_handle_Coprocessor_Absent>
	...

80003834 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80003834:	c0 08       	rjmp	80003834 <_handle_Data_Address_Read>
	...

80003838 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80003838:	c0 08       	rjmp	80003838 <_handle_Data_Address_Write>
	...

8000383c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000383c:	c0 08       	rjmp	8000383c <_handle_DTLB_Protection_Read>
	...

80003840 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80003840:	c0 08       	rjmp	80003840 <_handle_DTLB_Protection_Write>
	...

80003844 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80003844:	c0 08       	rjmp	80003844 <_handle_DTLB_Modified>
	...

80003850 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80003850:	c0 08       	rjmp	80003850 <_handle_ITLB_Miss>
	...

80003860 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80003860:	c0 08       	rjmp	80003860 <_handle_DTLB_Miss_Read>
	...

80003870 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80003870:	c0 08       	rjmp	80003870 <_handle_DTLB_Miss_Write>
	...

80003900 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80003900:	c0 08       	rjmp	80003900 <_handle_Supervisor_Call>
80003902:	d7 03       	nop

80003904 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003904:	30 0c       	mov	r12,0
80003906:	fe b0 fc f7 	rcall	800032f4 <_get_interrupt_handler>
8000390a:	58 0c       	cp.w	r12,0
8000390c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003910:	d6 03       	rete

80003912 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003912:	30 1c       	mov	r12,1
80003914:	fe b0 fc f0 	rcall	800032f4 <_get_interrupt_handler>
80003918:	58 0c       	cp.w	r12,0
8000391a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000391e:	d6 03       	rete

80003920 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003920:	30 2c       	mov	r12,2
80003922:	fe b0 fc e9 	rcall	800032f4 <_get_interrupt_handler>
80003926:	58 0c       	cp.w	r12,0
80003928:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000392c:	d6 03       	rete

8000392e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000392e:	30 3c       	mov	r12,3
80003930:	fe b0 fc e2 	rcall	800032f4 <_get_interrupt_handler>
80003934:	58 0c       	cp.w	r12,0
80003936:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000393a:	d6 03       	rete
8000393c:	d7 03       	nop
8000393e:	d7 03       	nop
80003940:	d7 03       	nop
80003942:	d7 03       	nop
80003944:	d7 03       	nop
80003946:	d7 03       	nop
80003948:	d7 03       	nop
8000394a:	d7 03       	nop
8000394c:	d7 03       	nop
8000394e:	d7 03       	nop
80003950:	d7 03       	nop
80003952:	d7 03       	nop
80003954:	d7 03       	nop
80003956:	d7 03       	nop
80003958:	d7 03       	nop
8000395a:	d7 03       	nop
8000395c:	d7 03       	nop
8000395e:	d7 03       	nop
80003960:	d7 03       	nop
80003962:	d7 03       	nop
80003964:	d7 03       	nop
80003966:	d7 03       	nop
80003968:	d7 03       	nop
8000396a:	d7 03       	nop
8000396c:	d7 03       	nop
8000396e:	d7 03       	nop
80003970:	d7 03       	nop
80003972:	d7 03       	nop
80003974:	d7 03       	nop
80003976:	d7 03       	nop
80003978:	d7 03       	nop
8000397a:	d7 03       	nop
8000397c:	d7 03       	nop
8000397e:	d7 03       	nop
80003980:	d7 03       	nop
80003982:	d7 03       	nop
80003984:	d7 03       	nop
80003986:	d7 03       	nop
80003988:	d7 03       	nop
8000398a:	d7 03       	nop
8000398c:	d7 03       	nop
8000398e:	d7 03       	nop
80003990:	d7 03       	nop
80003992:	d7 03       	nop
80003994:	d7 03       	nop
80003996:	d7 03       	nop
80003998:	d7 03       	nop
8000399a:	d7 03       	nop
8000399c:	d7 03       	nop
8000399e:	d7 03       	nop
800039a0:	d7 03       	nop
800039a2:	d7 03       	nop
800039a4:	d7 03       	nop
800039a6:	d7 03       	nop
800039a8:	d7 03       	nop
800039aa:	d7 03       	nop
800039ac:	d7 03       	nop
800039ae:	d7 03       	nop
800039b0:	d7 03       	nop
800039b2:	d7 03       	nop
800039b4:	d7 03       	nop
800039b6:	d7 03       	nop
800039b8:	d7 03       	nop
800039ba:	d7 03       	nop
800039bc:	d7 03       	nop
800039be:	d7 03       	nop
800039c0:	d7 03       	nop
800039c2:	d7 03       	nop
800039c4:	d7 03       	nop
800039c6:	d7 03       	nop
800039c8:	d7 03       	nop
800039ca:	d7 03       	nop
800039cc:	d7 03       	nop
800039ce:	d7 03       	nop
800039d0:	d7 03       	nop
800039d2:	d7 03       	nop
800039d4:	d7 03       	nop
800039d6:	d7 03       	nop
800039d8:	d7 03       	nop
800039da:	d7 03       	nop
800039dc:	d7 03       	nop
800039de:	d7 03       	nop
800039e0:	d7 03       	nop
800039e2:	d7 03       	nop
800039e4:	d7 03       	nop
800039e6:	d7 03       	nop
800039e8:	d7 03       	nop
800039ea:	d7 03       	nop
800039ec:	d7 03       	nop
800039ee:	d7 03       	nop
800039f0:	d7 03       	nop
800039f2:	d7 03       	nop
800039f4:	d7 03       	nop
800039f6:	d7 03       	nop
800039f8:	d7 03       	nop
800039fa:	d7 03       	nop
800039fc:	d7 03       	nop
800039fe:	d7 03       	nop
