<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4148" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4148{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4148{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4148{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4148{left:69px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_4148{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t6_4148{left:69px;bottom:915px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t7_4148{left:69px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t8_4148{left:69px;bottom:881px;letter-spacing:-0.28px;word-spacing:-0.34px;}
#t9_4148{left:69px;bottom:823px;letter-spacing:0.14px;}
#ta_4148{left:151px;bottom:823px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_4148{left:69px;bottom:799px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#tc_4148{left:69px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_4148{left:69px;bottom:765px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#te_4148{left:69px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_4148{left:69px;bottom:732px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tg_4148{left:69px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_4148{left:69px;bottom:698px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ti_4148{left:69px;bottom:630px;letter-spacing:0.17px;}
#tj_4148{left:150px;bottom:630px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tk_4148{left:69px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tl_4148{left:69px;bottom:579px;}
#tm_4148{left:95px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_4148{left:69px;bottom:556px;}
#to_4148{left:95px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tp_4148{left:69px;bottom:533px;}
#tq_4148{left:95px;bottom:536px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tr_4148{left:95px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_4148{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tt_4148{left:95px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_4148{left:95px;bottom:469px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_4148{left:69px;bottom:443px;}
#tw_4148{left:95px;bottom:446px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_4148{left:69px;bottom:420px;}
#ty_4148{left:95px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_4148{left:95px;bottom:406px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_4148{left:69px;bottom:380px;}
#t11_4148{left:95px;bottom:383px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t12_4148{left:69px;bottom:357px;}
#t13_4148{left:95px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t14_4148{left:95px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_4148{left:95px;bottom:327px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t16_4148{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_4148{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t18_4148{left:69px;bottom:269px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_4148{left:69px;bottom:201px;letter-spacing:0.17px;}
#t1a_4148{left:150px;bottom:201px;letter-spacing:0.21px;word-spacing:0.02px;}
#t1b_4148{left:149px;bottom:175px;letter-spacing:0.21px;word-spacing:0.06px;}
#t1c_4148{left:69px;bottom:150px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_4148{left:69px;bottom:133px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_4148{left:297px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1f_4148{left:383px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1g_4148{left:75px;bottom:1063px;letter-spacing:-0.12px;}
#t1h_4148{left:75px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1i_4148{left:260px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_4148{left:260px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1k_4148{left:457px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1l_4148{left:75px;bottom:1024px;letter-spacing:-0.17px;}
#t1m_4148{left:75px;bottom:1002px;letter-spacing:-0.17px;}
#t1n_4148{left:260px;bottom:1024px;letter-spacing:-0.17px;}
#t1o_4148{left:260px;bottom:1002px;letter-spacing:-0.16px;}
#t1p_4148{left:457px;bottom:1024px;letter-spacing:-0.11px;}
#t1q_4148{left:457px;bottom:1002px;letter-spacing:-0.11px;}

.s1_4148{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4148{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4148{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4148{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4148{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4148{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4148{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4148{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4148{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4148" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4148Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4148" style="-webkit-user-select: none;"><object width="935" height="1210" data="4148/4148.svg" type="image/svg+xml" id="pdf4148" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4148" class="t s1_4148">32-16 </span><span id="t2_4148" class="t s1_4148">Vol. 3C </span>
<span id="t3_4148" class="t s2_4148">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4148" class="t s3_4148">The I/O instruction restart mechanism does not indicate the cause of the SMI. It is the responsibility of the SMI </span>
<span id="t5_4148" class="t s3_4148">handler to examine the state of the processor to determine the cause of the SMI and to determine if an I/O instruc- </span>
<span id="t6_4148" class="t s3_4148">tion was interrupted and should be restarted upon exiting SMM. If an SMI interrupt is signaled on a non-I/O instruc- </span>
<span id="t7_4148" class="t s3_4148">tion boundary, setting the I/O instruction restart field to FFH prior to executing the RSM instruction will likely result </span>
<span id="t8_4148" class="t s3_4148">in a program error. </span>
<span id="t9_4148" class="t s4_4148">32.12.1 </span><span id="ta_4148" class="t s4_4148">Back-to-Back SMI Interrupts When I/O Instruction Restart Is Being Used </span>
<span id="tb_4148" class="t s3_4148">If an SMI interrupt is signaled while the processor is servicing an SMI interrupt that occurred on an I/O instruction </span>
<span id="tc_4148" class="t s3_4148">boundary, the processor will service the new SMI request before restarting the originally interrupted I/O instruc- </span>
<span id="td_4148" class="t s3_4148">tion. If the I/O instruction restart field is set to FFH prior to returning from the second SMI handler, the EIP will point </span>
<span id="te_4148" class="t s3_4148">to an address different from the originally interrupted I/O instruction, which will likely lead to a program error. To </span>
<span id="tf_4148" class="t s3_4148">avoid this situation, the SMI handler must be able to recognize the occurrence of back-to-back SMI interrupts when </span>
<span id="tg_4148" class="t s3_4148">I/O instruction restart is being used and ensure that the handler sets the I/O instruction restart field to 00H prior </span>
<span id="th_4148" class="t s3_4148">to returning from the second invocation of the SMI handler. </span>
<span id="ti_4148" class="t s5_4148">32.13 </span><span id="tj_4148" class="t s5_4148">SMM MULTIPLE-PROCESSOR CONSIDERATIONS </span>
<span id="tk_4148" class="t s3_4148">The following should be noted when designing multiple-processor systems: </span>
<span id="tl_4148" class="t s6_4148">• </span><span id="tm_4148" class="t s3_4148">Any processor in a multiprocessor system can respond to an SMI. </span>
<span id="tn_4148" class="t s6_4148">• </span><span id="to_4148" class="t s3_4148">Each processor needs its own SMRAM space. This space can be in system memory or in a separate RAM. </span>
<span id="tp_4148" class="t s6_4148">• </span><span id="tq_4148" class="t s3_4148">The SMRAMs for different processors can be overlapped in the same memory space. The only stipulation is that </span>
<span id="tr_4148" class="t s3_4148">each processor needs its own state save area and its own dynamic data storage area. (Also, for the Pentium </span>
<span id="ts_4148" class="t s3_4148">and Intel486 processors, the SMBASE address must be located on a 32-KByte boundary.) Code and static data </span>
<span id="tt_4148" class="t s3_4148">can be shared among processors. Overlapping SMRAM spaces can be done more efficiently with the P6 family </span>
<span id="tu_4148" class="t s3_4148">processors because they do not require that the SMBASE address be on a 32-KByte boundary. </span>
<span id="tv_4148" class="t s6_4148">• </span><span id="tw_4148" class="t s3_4148">The SMI handler will need to initialize the SMBASE for each processor. </span>
<span id="tx_4148" class="t s6_4148">• </span><span id="ty_4148" class="t s3_4148">Processors can respond to local SMIs through their SMI# pins or to SMIs received through the APIC interface. </span>
<span id="tz_4148" class="t s3_4148">The APIC interface can distribute SMIs to different processors. </span>
<span id="t10_4148" class="t s6_4148">• </span><span id="t11_4148" class="t s3_4148">Two or more processors can be executing in SMM at the same time. </span>
<span id="t12_4148" class="t s6_4148">• </span><span id="t13_4148" class="t s3_4148">When operating Pentium processors in dual processing (DP) mode, the SMIACT# pin is driven only by the MRM </span>
<span id="t14_4148" class="t s3_4148">processor and should be sampled with ADS#. For additional details, see Chapter 14 of the Pentium Processor </span>
<span id="t15_4148" class="t s3_4148">Family User’s Manual, Volume 1. </span>
<span id="t16_4148" class="t s3_4148">SMM is not re-entrant, because the SMRAM State Save Map is fixed relative to the SMBASE. If there is a need to </span>
<span id="t17_4148" class="t s3_4148">support two or more processors in SMM mode at the same time then each processor should have dedicated SMRAM </span>
<span id="t18_4148" class="t s3_4148">spaces. This can be done by using the SMBASE Relocation feature (see Section 32.11). </span>
<span id="t19_4148" class="t s5_4148">32.14 </span><span id="t1a_4148" class="t s5_4148">DEFAULT TREATMENT OF SMIS AND SMM WITH VMX OPERATION AND </span>
<span id="t1b_4148" class="t s5_4148">SMX OPERATION </span>
<span id="t1c_4148" class="t s3_4148">Under the default treatment, the interactions of SMIs and SMM with VMX operation are few. This section details </span>
<span id="t1d_4148" class="t s3_4148">those interactions. It also explains how this treatment affects SMX operation. </span>
<span id="t1e_4148" class="t s7_4148">Table 32-8. </span><span id="t1f_4148" class="t s7_4148">I/O Instruction Restart Field Values </span>
<span id="t1g_4148" class="t s8_4148">Value of Flag After </span>
<span id="t1h_4148" class="t s8_4148">Entry to SMM </span>
<span id="t1i_4148" class="t s8_4148">Value of Flag When </span>
<span id="t1j_4148" class="t s8_4148">Exiting SMM </span>
<span id="t1k_4148" class="t s8_4148">Action of Processor When Exiting SMM </span>
<span id="t1l_4148" class="t s9_4148">00H </span>
<span id="t1m_4148" class="t s9_4148">00H </span>
<span id="t1n_4148" class="t s9_4148">00H </span>
<span id="t1o_4148" class="t s9_4148">FFH </span>
<span id="t1p_4148" class="t s9_4148">Does not re-execute trapped I/O instruction. </span>
<span id="t1q_4148" class="t s9_4148">Re-executes trapped I/O instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
