# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.001024 1024 70 540 13952 0.771424 0.855776 10.8635 26.3406 38.9146 38.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.000512 4096 135 3440 17920 5.78096 6.61722 241.494 209.337 463.3 463.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 6.4e-05 1024 100 2560 301312 17.6144 13.5103 852.792 419.247 1303.27 1303.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 0.000128 2048 245 1080 133376 18.1636 14.3483 331.002 419.446 783.063 783.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.000128 512 230 250 116736 7.82925 3.40947 18.3564 104.647 134.425 134.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 6.4e-05 4096 160 4730 159744 135.333 55.5952 3649.35 1676.61 5517.06 5517.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 0.000512 2048 70 160 38016 3.47546 11.0716 124.483 139.072 139.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1000 6.4e-05 512 390 240 188416 20.7486 6.70611 29.1503 209.146 265.967 266.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.001024 512 50 40 19072 0.365568 0.385504 18.2012 18.9954 19.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.000128 1024 470 500 129536 11.4894 6.84646 81.4911 209.764 309.719 309.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.001024 1024 70 540 13824 0.774176 0.856416 12.4775 26.3329 40.5268 40.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.000512 4096 135 3440 17856 5.79174 6.60179 274.046 209.251 495.762 495.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 6.4e-05 1024 100 2560 301248 17.6309 13.5233 1022.33 419.457 1473.04 1473.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 0.000128 2048 245 1080 133344 18.1822 14.3622 375.028 419.386 827.061 827.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.000128 512 230 250 115200 7.82243 3.40778 20.9188 103.919 136.255 136.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 6.4e-05 4096 160 4730 158976 135.479 55.7036 4197.69 1676.3 6065.34 6065.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 0.000512 2048 70 160 38016 3.48179 12.6894 123.293 139.508 139.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 1000 6.4e-05 512 390 240 188928 20.4278 6.66224 33.4026 207.451 268.154 268.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.001024 512 50 40 19080 0.365728 0.436384 17.9247 18.7679 18.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000128 1024 470 500 129024 11.5326 6.8447 92.0477 209.727 320.281 320.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.001024 1024 70 540 13760 0.770048 0.853248 13.1008 26.24 41.0525 41.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.000512 4096 135 3440 17760 5.76717 6.60624 284.687 209.318 506.454 506.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 6.4e-05 1024 100 2560 301440 17.5899 13.9694 1064.34 419.417 1515.43 1515.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 0.000128 2048 245 1080 133440 18.1357 14.3959 391.328 419.527 843.491 843.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.000128 512 230 250 117760 7.8207 3.41267 22.3655 105.033 138.817 138.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 6.4e-05 4096 160 4730 160000 135.196 55.6667 4386.04 1677.25 6254.32 6254.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 0.000512 2048 70 160 38000 3.47706 13.2687 121.1 137.889 137.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 6.4e-05 512 390 240 189440 20.7849 6.72829 35.0607 214.023 276.81 276.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.001024 512 50 40 19040 0.363392 0.443584 17.0893 17.9403 17.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000128 1024 470 500 129280 11.4943 6.90269 96.2639 209.854 324.644 324.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.001024 1024 70 540 13824 0.766784 0.856832 12.1354 26.2848 40.1293 40.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.000512 4096 135 3440 17664 5.75699 6.59184 264.01 208.72 485.156 485.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 6.4e-05 1024 100 2560 301056 17.5508 13.4965 986.674 418.923 1436.75 1436.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 0.000128 2048 245 1080 132864 18.1234 14.4364 363.792 418.659 815.118 815.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.000128 512 230 250 113664 7.81475 3.40086 20.0503 103.239 134.693 134.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 6.4e-05 4096 160 4730 158208 135.144 55.5845 4046.22 1673.33 5910.45 5910.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 0.000512 2048 70 160 38016 3.48966 12.4762 121.967 137.975 138.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 6.4e-05 512 390 240 184320 20.5548 6.62131 31.7019 206.244 265.34 265.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.001024 512 50 40 19008 0.364416 0.427072 17.8463 18.6814 18.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000128 1024 470 500 129024 11.4671 6.82976 89.7164 209.351 317.496 317.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.001024 1024 70 540 13800 0.774208 0.854144 12.3077 26.3295 40.3515 40.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.000512 4096 135 3440 17800 5.7856 6.58883 268.964 208.973 490.385 490.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 6.4e-05 1024 100 2560 301600 17.6722 13.5696 1005.99 419.496 1456.83 1456.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 0.000128 2048 245 1080 133200 18.2395 14.4159 369.404 419.223 821.388 821.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.000128 512 230 250 115200 7.75414 3.40938 20.4822 103.315 135.146 135.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 6.4e-05 4096 160 4730 158400 135.839 55.7425 4092.31 1675.65 5959.7 5959.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 0.000512 2048 70 160 38000 3.48979 12.6113 122.892 139.037 139.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 6.4e-05 512 390 240 185600 20.5076 6.63459 32.3687 206.387 266.111 266.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.001024 512 50 40 19000 0.362496 0.444608 16.8012 17.6502 17.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000128 1024 470 500 128800 11.5774 6.84595 90.5963 209.635 318.782 318.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.001024 1024 70 540 13664 0.763904 0.849824 12.439 26.1305 40.2634 40.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.000512 4096 135 3440 17696 5.74774 6.56995 274.67 208.608 495.669 495.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 6.4e-05 1024 100 2560 301056 17.5712 13.5145 1030.43 418.978 1480.6 1480.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 0.000128 2048 245 1080 133056 18.1285 14.3869 379.029 418.647 830.294 830.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.000128 512 230 250 114688 7.81597 3.40259 21.3042 103.735 136.441 136.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 6.4e-05 4096 160 4730 159488 135.082 55.6737 4207.42 1673.06 6071.41 6071.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 0.000512 2048 70 160 37968 3.4816 13.0355 123.897 140.457 140.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 6.4e-05 512 390 240 186368 20.5335 6.63795 33.602 207.022 268.003 268.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.001024 512 50 40 19040 0.362752 0.437856 17.8784 18.7225 18.7802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000128 1024 470 500 129024 11.485 6.82973 93.4283 209.352 321.223 321.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.001024 1024 70 540 13680 0.770048 0.848192 12.6453 26.0757 40.4261 40.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.000512 4096 135 3440 17760 5.80608 6.6089 276.751 209.509 498.75 498.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 6.4e-05 1024 100 2560 300960 17.622 13.5276 1034.07 419.049 1484.37 1484.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 0.000128 2048 245 1080 132960 18.1904 14.3626 378.726 419.261 830.643 830.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.000128 512 230 250 115200 7.75802 3.40083 21.4611 103.461 136.262 136.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 6.4e-05 4096 160 4730 157440 135.555 55.6159 4189.42 1670.66 6051.41 6051.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 0.000512 2048 70 160 37920 3.48058 13.0077 123.627 140.157 140.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 6.4e-05 512 390 240 184320 20.6372 6.6359 33.3608 206.464 267.313 267.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.001024 512 50 40 18960 0.364544 0.4592 17.8485 18.7159 18.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000128 1024 470 500 128640 11.4772 6.84714 93.3643 209.016 320.837 320.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.001024 1024 70 540 13568 0.766528 0.851264 12.1933 26.0885 39.985 40.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.000512 4096 135 3440 17920 5.79421 6.62528 270.691 209.728 492.912 492.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 6.4e-05 1024 100 2560 301056 17.572 13.6386 1001.94 419.431 1452.69 1452.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 0.000128 2048 245 1080 132608 18.1145 14.3682 366.729 418.353 817.675 817.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 0.000128 512 230 250 114688 7.95437 3.4119 20.5153 104.708 136.773 136.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 6.4e-05 4096 160 4730 157696 135.127 55.5401 4061.5 1671.8 5924.14 5924.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 0.000512 2048 70 160 37888 3.4775 12.542 121.16 137.224 137.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 6.4e-05 512 390 240 188416 20.7546 6.71171 33.0604 209.192 269.943 270.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.001024 512 50 40 18944 0.363232 0.43264 18.0777 18.9174 18.9777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000128 1024 470 500 129024 11.4515 6.84086 90.7091 209.209 318.341 318.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.001024 1024 70 540 13440 0.765952 0.84992 12.0061 26.1716 39.8754 39.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.000512 4096 135 3440 17664 5.77126 6.61504 269.247 209.375 491.085 491.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 6.4e-05 1024 100 2560 300288 17.5785 13.5046 1005.17 418.827 1455.18 1455.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 0.000128 2048 245 1080 132864 18.1279 14.329 370.299 419.212 822.075 822.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.000128 512 230 250 110592 7.99674 3.40301 20.0377 103.377 134.997 135.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 6.4e-05 4096 160 4730 156672 134.825 55.4025 4072.84 1666.63 5929.87 5930.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 0.000512 2048 70 160 37824 3.47574 12.7367 118.842 135.098 135.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 6.4e-05 512 390 240 184320 20.578 6.61846 32.5686 206.44 266.421 266.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.001024 512 50 40 18816 0.363424 0.435328 17.8033 18.6444 18.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000128 1024 470 500 127488 11.459 6.82326 90.3757 208.599 317.387 317.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.001024 1024 70 540 13600 0.768256 0.853568 13.1685 26.1882 41.062 41.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.000512 4096 135 3440 17600 5.80602 6.60691 285.218 209.533 507.237 507.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 6.4e-05 1024 100 2560 300800 17.6023 13.525 1079.59 419.141 1529.95 1530.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 0.000128 2048 245 1080 132800 18.2168 14.4056 394.615 419.46 846.792 846.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.000128 512 230 250 115200 7.76493 3.40378 22.4825 103.393 137.226 137.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 6.4e-05 4096 160 4730 156800 135.392 55.5538 4357.3 1667.56 6215.98 6216.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 0.000512 2048 70 160 37800 3.46528 13.5646 121.605 138.679 138.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 6.4e-05 512 390 240 179200 21.0139 6.6353 34.1851 206.529 268.571 268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.001024 512 50 40 18800 0.360896 0.48112 17.7912 18.6774 18.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000128 1024 470 500 128000 11.4937 6.89152 97.0522 208.718 324.283 324.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 0.001024 1024 70 540 13312 0.764 0.843776 14.5394 25.9196 42.1496 42.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.000512 4096 135 3440 17408 5.73382 6.54451 330.857 207.682 550.89 550.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 6.4e-05 1024 100 2560 300032 17.5438 13.4943 1256.95 418.265 1706.36 1706.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 0.000128 2048 245 1080 132096 18.1424 14.3749 462.18 418.675 913.478 913.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.000128 512 230 250 114688 7.95802 3.41123 26.2413 104.81 142.599 142.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 6.4e-05 4096 160 4730 155648 135.468 55.5643 5043.1 1672.67 6906.97 6907.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 0.000512 2048 70 160 37632 3.46282 15.9111 119.632 139.05 139.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1000 6.4e-05 512 390 240 180224 21.3723 6.70707 40.5122 209.312 278.117 278.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.001024 512 50 40 18688 0.360448 0.575488 18.0021 18.9802 19.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000128 1024 470 500 129024 11.4605 6.99187 115.02 209.399 343.007 343.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.001024 1024 70 540 13952 0.767104 0.85424 17.0607 26.2798 45.0446 45.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 0.000512 4096 135 3450 17920 5.79104 6.61642 235.586 209.379 457.458 457.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 6.4e-05 1024 100 2565 301568 17.5903 13.5276 874.606 419.292 1325.12 1325.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1220 0.000128 2048 245 1080 133376 18.1928 14.3626 611.986 418.988 1063.63 1063.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 950 0.000128 512 230 255 116736 7.82211 3.40787 34.4644 104.562 150.439 150.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 6.4e-05 4096 160 4740 159744 135.119 55.5851 3608.87 1675.37 5475.12 5475.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1640 0.000512 2048 70 165 38048 3.49299 11.0372 123.292 137.865 137.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1000 6.4e-05 512 390 240 182272 21.2649 6.7072 51.4311 208.917 288.532 288.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1610 0.001024 512 50 45 19072 0.368384 0.753824 18.7658 19.9304 19.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.000128 1024 470 495 129536 11.4853 6.83213 149.788 209.582 377.827 377.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.001024 1024 70 540 13920 0.772096 0.854752 10.6267 26.2942 38.6318 38.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 0.000512 4096 135 3450 17920 5.80842 6.60838 239.417 209.534 461.445 461.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 6.4e-05 1024 100 2565 301440 17.6681 13.525 884.452 419.361 1335.11 1335.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1220 0.000128 2048 245 1080 133440 18.2403 14.3995 387.573 419.533 839.859 839.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.000128 512 230 255 116480 7.90928 3.41811 20.8398 105.01 137.361 137.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 6.4e-05 4096 160 4740 159360 135.765 55.7045 3628.01 1677.03 5496.69 5496.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 0.000512 2048 70 165 38040 3.48829 11.1805 122.582 137.293 137.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1000 6.4e-05 512 390 240 181760 21.465 6.73133 48.4185 209.808 286.637 286.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1610 0.001024 512 50 45 19080 0.365856 0.775776 18.7721 19.9544 20.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 0.000128 1024 470 495 129600 11.5377 6.84237 137.741 209.799 366.055 366.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.001024 1024 70 540 13824 0.768 0.851904 10.6088 26.2383 38.5536 38.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.000512 4096 135 3450 17952 5.79792 6.60957 237.442 209.656 459.578 459.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 6.4e-05 1024 100 2565 301440 17.5916 13.5152 875.458 419.456 1326.13 1326.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 0.000128 2048 245 1080 133248 18.1414 14.352 321.068 419.375 773.041 773.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.000128 512 230 255 115200 7.87462 3.40787 19.0881 104.319 134.88 135.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 6.4e-05 4096 160 4740 158976 135.458 55.6604 3609.53 1674.3 5475.12 5475.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 0.000512 2048 70 165 38016 3.49328 11.1452 123.359 138.043 138.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1000 6.4e-05 512 390 240 181248 21.194 6.69005 28.0924 208.435 264.623 264.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.001024 512 50 45 19056 0.364 0.419552 18.042 18.8689 18.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.000128 1024 470 495 129408 11.4682 6.83914 78.46 209.461 306.357 306.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.001024 1024 70 540 13776 0.769472 0.853376 10.7013 26.2229 38.6303 38.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.000512 4096 135 3450 17920 5.816 6.60496 242.766 209.657 464.918 464.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 6.4e-05 1024 100 2565 301280 17.658 13.525 899.988 419.196 1350.47 1350.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 0.000128 2048 245 1080 133280 18.2083 14.3729 329.852 419.283 781.823 781.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.000128 512 230 255 116480 7.89453 3.41642 19.1246 104.931 135.549 135.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 6.4e-05 4096 160 4740 158592 135.653 55.7079 3666.4 1674.37 5532.3 5532.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 0.000512 2048 70 165 38024 3.48746 11.464 123.331 138.325 138.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1000 6.4e-05 512 390 240 182784 21.2928 6.72771 28.2801 210.784 267.3 267.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.001024 512 50 45 19040 0.364864 0.428 18.115 18.9514 19.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000128 1024 470 495 129024 11.5139 6.84093 81.1226 209.426 309.031 309.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.001024 1024 70 540 13952 0.772096 0.85264 11.4947 26.3311 39.5325 39.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.000512 4096 135 3450 17792 5.7831 6.61306 246.142 209.383 467.993 468.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 6.4e-05 1024 100 2565 301312 17.6124 13.5757 876.838 418.993 1327.12 1327.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 0.000128 2048 245 1080 133376 18.1443 14.349 339.204 419.211 791.012 791.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.000128 512 230 255 116736 7.83056 3.4095 19.6338 104.685 135.74 135.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 6.4e-05 4096 160 4740 159744 135.3 55.6032 3743.97 1675.58 5610.63 5610.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 0.000512 2048 70 165 38016 3.49798 11.905 122.527 137.971 138.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 1000 6.4e-05 512 390 240 180224 21.3659 6.70995 28.5856 208.931 265.806 265.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.001024 512 50 45 19008 0.364544 0.453888 19.1444 20.0047 20.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000128 1024 470 495 129536 11.4853 6.83395 83.2916 209.632 311.374 311.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.001024 1024 70 540 13824 0.772224 0.854944 12.6356 26.3097 40.654 40.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 0.000512 4096 135 3450 17856 5.79174 6.59699 279.48 209.215 501.16 501.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 6.4e-05 1024 100 2565 301248 17.6303 13.5209 1042.4 418.718 1492.38 1492.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 0.000128 2048 245 1080 133344 18.1601 14.3528 381.262 418.821 832.702 832.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.000128 512 230 255 115200 7.81709 3.40938 22.098 103.702 137.207 137.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 6.4e-05 4096 160 4740 158976 135.383 55.7061 4250.64 1674.87 6116.79 6116.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 0.000512 2048 70 165 37944 3.48003 13.5309 120.98 138.031 138.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 6.4e-05 512 390 240 179712 21.1482 6.66064 32.5274 207.168 267.716 267.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.001024 512 50 45 19008 0.364128 0.498912 17.8935 18.8019 18.8559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000128 1024 470 495 129600 11.4951 6.84442 93.9671 209.504 321.94 322.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.001024 1024 70 540 13760 0.765824 0.853728 12.3973 26.2182 40.3187 40.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.000512 4096 135 3450 17760 5.76384 6.60454 272.502 209.105 494.052 494.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 6.4e-05 1024 100 2565 301440 17.5845 13.5209 1017.17 418.99 1467.38 1467.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 0.000128 2048 245 1080 133440 18.1419 14.3565 373.81 419.236 825.647 825.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.000128 512 230 255 115200 7.96598 3.41693 21.6145 105.052 138.23 138.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 6.4e-05 4096 160 4740 158720 135.199 55.6812 4138.04 1675.54 6004.63 6004.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 0.000512 2048 70 165 38000 3.49389 13.1906 123.374 140.101 140.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 6.4e-05 512 390 240 179200 21.572 6.72346 31.6001 209.617 269.725 269.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.001024 512 50 45 19040 0.364544 0.489216 18.1699 19.0648 19.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000128 1024 470 495 129280 11.5034 7.0001 91.6414 209.638 319.91 320.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.001024 1024 70 540 13824 0.767744 0.850912 13.1581 26.2855 41.1453 41.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.000512 4096 135 3450 17664 5.75078 6.58835 288.642 208.717 509.772 509.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 6.4e-05 1024 100 2565 301056 17.5286 13.4969 1080.73 418.919 1530.77 1530.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 0.000128 2048 245 1080 132864 18.0964 14.3548 397.467 418.633 848.657 848.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.000128 512 230 255 113664 7.80726 3.39587 22.7993 103.24 137.433 137.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 6.4e-05 4096 160 4740 158208 135.009 55.5781 4382.04 1673.21 6246.01 6246.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 0.000512 2048 70 165 37920 3.47824 14.0336 123.546 141.102 141.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 6.4e-05 512 390 240 178176 21.0093 6.61418 33.7702 206.341 267.947 268.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.001024 512 50 45 19008 0.362976 0.515648 17.8954 18.8171 18.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000128 1024 470 495 129024 11.4521 6.83203 97.71 209.37 325.498 325.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.001024 1024 70 540 13800 0.778176 0.856064 13.5 26.3231 41.54 41.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.000512 4096 135 3450 17600 5.78912 6.59046 285.169 208.992 506.618 506.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 6.4e-05 1024 100 2565 301600 17.674 13.5373 1077.63 419.549 1528.5 1528.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 0.000128 2048 245 1080 133200 18.2288 14.3933 395.383 419.199 847.311 847.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.000128 512 230 255 112000 7.94835 3.40454 22.3633 103.328 137.228 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 6.4e-05 4096 160 4740 158400 135.688 55.7504 4354.76 1675.63 6222.01 6222.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 0.000512 2048 70 165 37900 3.47709 14.0494 121.601 139.171 139.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 6.4e-05 512 390 240 172800 21.5694 6.6375 32.6575 206.487 267.566 267.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.001024 512 50 45 19000 0.364544 0.536864 17.8941 18.8369 18.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000128 1024 470 495 128800 11.5602 6.85258 96.8477 209.671 325.059 325.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.001024 1024 70 540 13664 0.764096 0.853696 13.0192 26.1522 40.8718 40.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.000512 4096 135 3450 17696 5.75805 6.56998 289.077 208.803 510.28 510.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 6.4e-05 1024 100 2565 301056 17.573 13.5188 1082.07 419.373 1532.64 1532.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 0.000128 2048 245 1080 133056 18.1305 14.3749 398.2 419.002 849.81 849.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 0.000128 512 230 255 114688 7.81066 3.40173 23.0349 103.676 138.108 138.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 6.4e-05 4096 160 4740 157696 135.293 55.6643 4377.88 1674.65 6243.65 6243.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 0.000512 2048 70 165 37968 3.49949 14.1066 122.954 140.603 140.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 6.4e-05 512 390 240 179200 21.0746 6.63962 34.0339 207.199 269.161 269.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.001024 512 50 45 18928 0.364064 0.52032 17.8444 18.7706 18.8269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000128 1024 470 495 129024 11.4746 6.83418 97.6692 209.556 325.657 325.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.001024 1024 70 540 13680 0.770048 0.845824 13.1313 26.0759 40.9081 40.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.000512 4096 135 3450 17760 5.80198 6.60941 285.229 209.51 507.226 507.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 6.4e-05 1024 100 2565 300960 17.5965 13.6247 1064.19 418.988 1514.5 1514.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 0.000128 2048 245 1080 132960 18.1834 14.3849 390.006 419.278 841.955 842.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.000128 512 230 255 111360 7.9713 3.40352 21.7484 103.328 136.633 136.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 6.4e-05 4096 160 4740 157440 135.508 55.627 4317.05 1671.01 6179.36 6179.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 0.000512 2048 70 165 37920 3.47402 13.9971 122.343 139.857 139.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 6.4e-05 512 390 240 176640 21.2151 6.63286 32.9836 206.463 267.502 267.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.001024 512 50 45 18960 0.363456 0.501984 17.8795 18.7869 18.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000128 1024 470 495 128640 11.4705 6.88038 95.5234 209.02 323.021 323.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.001024 1024 70 540 13568 0.76784 0.847808 12.3651 26.0647 40.1286 40.2046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.000512 4096 135 3450 17664 5.79392 6.62733 272.384 209.548 494.427 494.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 6.4e-05 1024 100 2565 301056 17.5741 13.5027 1020.03 419.078 1470.29 1470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 0.000128 2048 245 1080 132608 18.0993 14.3421 372.597 418 823.14 823.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.000128 512 230 255 114688 7.95114 3.41296 21.7688 104.745 138.065 138.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 6.4e-05 4096 160 4740 157696 135.121 55.5323 4142.81 1670.62 6004.26 6004.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 0.000512 2048 70 165 37888 3.47626 13.304 121.401 138.222 138.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 6.4e-05 512 390 240 180224 21.3657 6.70925 32.1213 208.981 269.393 269.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.001024 512 50 45 18944 0.364544 0.506688 18.092 19.0055 19.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000128 1024 470 495 129024 11.4381 6.828 91.8296 209.026 319.254 319.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.001024 1024 70 540 13440 0.76912 0.848224 13.6761 26.1798 41.5529 41.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.000512 4096 135 3450 17664 5.77786 6.61258 317.453 209.404 539.322 539.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 6.4e-05 1024 100 2565 300288 17.5563 13.5039 1187.44 418.872 1637.48 1637.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 0.000128 2048 245 1080 132864 18.123 14.4361 437.205 419.23 889.099 889.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.000128 512 230 255 110592 7.98906 3.39859 24.4652 103.388 139.424 139.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 6.4e-05 4096 160 4740 156672 134.797 55.3709 4770.48 1666.85 6627.66 6627.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 0.000512 2048 70 165 37824 3.47827 15.4246 121.842 140.786 140.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 6.4e-05 512 390 240 172032 21.533 6.61709 36.1534 206.564 271.078 271.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.001024 512 50 45 18816 0.366048 0.61248 17.8357 18.8568 18.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000128 1024 470 495 127488 11.4669 6.82352 106.457 208.626 333.498 333.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.001024 1024 70 540 13600 0.770944 0.853184 14.2969 26.1597 42.1627 42.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.000512 4096 135 3450 17600 5.80301 6.608 316.971 209.332 538.786 538.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 6.4e-05 1024 100 2565 300800 17.5883 13.5253 1190.74 418.744 1640.7 1640.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 0.000128 2048 245 1080 132800 18.2064 14.4364 437.007 419.122 888.876 888.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.000128 512 230 255 108800 8.12454 3.40189 24.1735 103.299 139.185 139.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 6.4e-05 4096 160 4740 156800 135.323 55.55 4829.95 1665.99 6686.99 6687.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 0.000512 2048 70 165 37800 3.48093 15.5044 120.761 139.79 139.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 6.4e-05 512 390 240 166400 22.0436 6.63117 35.1262 206.281 270.294 270.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.001024 512 50 45 18800 0.362336 0.63488 17.7649 18.8067 18.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000128 1024 470 495 128000 11.4959 6.84672 106.939 208.527 333.94 334.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 0.001024 1024 70 540 13312 0.76256 0.844064 12.962 25.9211 40.5717 40.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.000512 4096 135 3450 16896 5.7169 6.54336 280.755 207.686 500.775 500.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 6.4e-05 1024 100 2565 300032 17.5252 13.4883 1083.06 418.322 1532.5 1532.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 0.000128 2048 245 1080 132096 18.1305 14.5722 397.852 418.614 849.271 849.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.000128 512 230 255 114688 7.95088 3.41606 23.2848 104.803 139.634 139.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 6.4e-05 4096 160 4740 155648 135.476 55.5622 4363.33 1672.67 6227.21 6227.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 0.000512 2048 70 165 37632 3.47261 14.0839 119.943 137.542 137.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 6.4e-05 512 390 240 180224 21.3645 6.70912 34.8199 209.318 272.422 272.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.001024 512 50 45 18688 0.360576 0.595872 18.0307 19.0297 19.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000128 1024 470 495 129024 11.457 6.82986 98.4681 209.404 326.283 326.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.001024 1024 70 540 13824 0.770048 0.851968 16.2452 26.2864 44.2368 44.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 0.000512 4096 135 3440 17856 5.78374 6.61219 221.409 209.571 443.453 443.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 6.4e-05 1024 100 2560 301568 17.5715 13.4922 826.374 419.189 1276.74 1276.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1220 0.000128 2048 245 1080 132992 18.1905 14.3606 588.641 419.147 1040.45 1040.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 950 0.000128 512 230 260 115712 7.90288 3.40749 32.7222 104.577 148.793 148.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 6.4e-05 4096 160 4740 159232 135.014 55.5967 3387.12 1675.66 5253.56 5253.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 0.000512 2048 70 160 38080 3.48957 10.2339 123.904 137.673 137.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1000 6.4e-05 512 390 240 188416 20.763 6.71306 50.1525 208.946 286.786 286.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1610 0.001024 512 50 40 19136 0.366624 0.650976 17.8313 18.8898 18.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 0.000128 1024 470 500 128512 11.5378 6.83008 143.88 209.62 371.995 372.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.001024 1024 70 540 13760 0.774144 0.856992 11.1796 26.2909 39.1861 39.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 0.000512 4096 135 3440 17840 5.79766 6.61264 249.146 209.488 471.117 471.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 6.4e-05 1024 100 2560 301440 17.6391 13.525 930.77 419.267 1381.3 1381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1220 0.000128 2048 245 1080 132960 18.2267 14.3815 402.367 419.492 854.568 854.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.000128 512 230 260 116480 7.90682 3.41834 22.0316 104.986 138.523 138.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 6.4e-05 4096 160 4740 159360 135.657 55.7401 3812.46 1676.68 5680.69 5680.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 0.000512 2048 70 160 38040 3.4775 11.5162 125.015 140.051 140.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1000 6.4e-05 512 390 240 189440 20.8171 6.73181 33.1984 209.763 270.717 270.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1610 0.001024 512 50 40 19120 0.365408 0.729088 18.2847 19.4216 19.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.000128 1024 470 500 128320 11.587 6.84237 144.386 209.753 372.697 372.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.001024 1024 70 540 13728 0.767904 0.854272 10.522 26.2445 38.4724 38.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.000512 4096 135 3440 17856 5.79872 6.61082 232.697 209.635 454.814 454.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 6.4e-05 1024 100 2560 301440 17.6074 13.5143 866.859 419.408 1317.5 1317.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 0.000128 2048 245 1080 132864 18.1612 14.3491 317.699 419.325 769.637 769.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.000128 512 230 260 115200 7.87498 3.41168 18.0702 104.309 133.847 133.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 6.4e-05 4096 160 4740 158976 135.369 55.6595 3537.03 1674.21 5402.44 5402.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 0.000512 2048 70 160 38064 3.48483 10.7867 123.644 137.959 138.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1000 6.4e-05 512 390 240 187392 20.7066 6.69082 29.8073 208.413 265.833 265.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.001024 512 50 40 19104 0.364544 0.37408 17.1169 17.8956 17.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.000128 1024 470 500 128256 11.5151 6.84115 78.3347 209.439 306.26 306.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.001024 1024 70 540 13664 0.770816 0.851968 10.7832 26.2053 38.6984 38.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.000512 4096 135 3440 17808 5.81475 6.60477 236.048 209.505 458.045 458.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 6.4e-05 1024 100 2560 301280 17.6253 13.5331 878.403 418.885 1328.55 1328.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 0.000128 2048 245 1080 133056 18.208 14.4557 325.207 419.076 777.049 777.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.000128 512 230 260 114688 7.98781 3.41606 18.5952 104.738 134.918 135.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 6.4e-05 4096 160 4740 158592 135.607 55.7085 3579.45 1672.74 5443.67 5443.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 0.000512 2048 70 160 38024 3.47786 11.0225 125.325 139.868 139.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 1000 6.4e-05 512 390 240 186368 21.0303 6.72992 29.5839 209.266 266.82 266.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.001024 512 50 40 19096 0.362784 0.39936 18.1183 18.9236 18.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000128 1024 470 500 128128 11.5526 6.89357 80.4966 209.273 308.343 308.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.001024 1024 70 540 13824 0.772 0.853984 10.8971 26.3236 38.927 39.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.000512 4096 135 3440 17792 5.77549 6.62096 238.158 209.205 459.834 459.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 6.4e-05 1024 100 2560 301312 17.578 13.4949 845.707 418.984 1295.87 1295.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 0.000128 2048 245 1080 132864 18.1654 14.3785 328.403 419.213 780.264 780.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.000128 512 230 260 114688 7.94512 3.41206 18.6137 104.575 134.728 134.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 6.4e-05 4096 160 4740 158720 135.197 55.6012 3599.16 1675.54 5465.66 5465.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 0.000512 2048 70 160 38016 3.47546 11.178 123.481 138.177 138.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 6.4e-05 512 390 240 188416 20.7242 6.70925 29.8815 208.936 266.46 266.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.001024 512 50 40 19072 0.36416 0.385696 17.01 17.8021 17.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000128 1024 470 500 128512 11.5161 6.82909 81.4177 209.626 309.519 309.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.001024 1024 70 540 13824 0.772864 0.856064 13.5209 26.313 41.5466 41.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.000512 4096 135 3440 17712 5.78477 6.59786 292.054 209.073 513.583 513.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 6.4e-05 1024 100 2560 301248 17.6228 13.8015 1094.27 418.82 1544.62 1544.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 0.000128 2048 245 1080 132768 18.1935 14.3835 401.367 419.022 853.074 853.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.000128 512 230 260 112896 7.94922 3.41069 22.8796 103.723 138.142 138.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 6.4e-05 4096 160 4740 158976 135.382 55.6982 4443.49 1674.89 6309.63 6309.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 0.000512 2048 70 160 38016 3.4857 13.9223 122.795 140.246 140.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 6.4e-05 512 390 240 184320 20.8145 6.6656 36.3057 207.22 271.225 271.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.001024 512 50 40 19080 0.364064 0.4608 17.9165 18.7858 18.8416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000128 1024 470 500 128448 11.5458 6.83978 99.9641 209.559 328.04 328.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.001024 1024 70 540 13536 0.766624 0.851968 9.49821 26.2174 37.4177 37.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.000512 4096 135 3440 17568 5.77949 6.61299 201.768 209.497 423.733 423.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 6.4e-05 1024 100 2560 301248 17.5552 13.5088 761.03 418.994 1211.19 1211.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 0.000128 2048 245 1080 132480 18.1585 14.3615 280.088 419.25 731.96 732.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.000128 512 230 260 110592 7.86941 3.38534 15.8328 102.247 129.518 129.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 6.4e-05 4096 160 4740 156672 135.2 55.5643 3047.53 1669.46 4907.92 4908.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 0.000512 2048 70 160 37872 3.47459 9.65427 122.068 135.241 135.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1000 6.4e-05 512 390 240 175104 20.9565 6.57421 24.3777 204.216 256.337 256.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.001024 512 50 40 19008 0.362688 0.33792 17.6506 18.3959 18.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000128 1024 470 500 127872 11.4796 6.84032 69.6274 208.92 296.995 297.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.001024 1024 70 540 13600 0.765952 0.852736 13.1818 26.2379 41.1206 41.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.000512 4096 135 3440 17760 5.77101 6.60307 280.763 209.268 502.477 502.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 6.4e-05 1024 100 2560 301440 17.5649 13.5148 1049.03 419.308 1499.52 1499.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 0.000128 2048 245 1080 132800 18.1506 14.3686 385.858 419.41 837.89 837.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.000128 512 230 260 115200 7.96256 3.41843 22.4671 105.005 139.038 139.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 6.4e-05 4096 160 4740 158720 135.167 55.6687 4290 1676.84 6157.85 6157.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 0.000512 2048 70 160 38000 3.48429 13.2383 120.988 137.754 137.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 6.4e-05 512 390 240 189440 20.7906 6.72342 36.0402 209.838 273.602 273.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.001024 512 50 40 19040 0.36288 0.444416 17.1008 17.9519 18.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000128 1024 470 500 128000 11.5269 6.85875 95.5924 209.799 323.906 324.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.001024 1024 70 540 13440 0.764608 0.849536 9.12726 26.1269 36.9532 37.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.000512 4096 135 3440 17600 5.75338 6.5928 195.73 208.866 417.014 417.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 6.4e-05 1024 100 2560 301440 17.5343 13.4963 734.803 419.48 1185.41 1185.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 0.000128 2048 245 1080 131840 18.0901 14.3335 268.768 418.056 719.349 719.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.000128 512 230 260 112640 7.8671 3.39251 15.5345 103.356 130.333 130.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 6.4e-05 4096 160 4740 158720 134.923 55.5883 3000.86 1678.02 4869.56 4869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 0.000512 2048 70 160 37920 3.48365 9.41709 123.04 135.983 136.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 1000 6.4e-05 512 390 240 184320 20.5527 6.61437 24.953 206.424 258.758 258.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.001024 512 50 40 18880 0.36288 0.357056 17.8212 18.5811 18.6452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000128 1024 470 500 126720 11.4493 6.81734 66.8268 208.224 293.447 293.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.001024 1024 70 540 13632 0.767168 0.853312 12.2895 26.5345 40.5268 40.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.000512 4096 135 3440 17664 5.75462 6.59661 262.453 210.74 485.617 485.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 6.4e-05 1024 100 2560 301056 17.5411 13.4957 980.751 422.971 1434.87 1434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 0.000128 2048 245 1080 132480 18.1305 14.3516 360.24 422.685 815.512 815.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.000128 512 230 260 113664 7.8104 3.39501 20.6115 104.242 136.237 136.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 6.4e-05 4096 160 4740 158208 135.004 55.5801 4016.64 1689.4 5896.8 5896.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 0.000512 2048 70 160 38016 3.48538 12.4453 121.714 137.686 137.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 6.4e-05 512 390 240 184320 20.5442 6.61642 32.7594 208.267 268.4 268.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.001024 512 50 40 19008 0.365344 0.421984 16.9251 17.7553 17.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000128 1024 470 500 128256 11.4952 6.83213 89.7959 211.379 319.631 319.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.001024 1024 70 540 13440 0.765952 0.848832 8.74058 26.1557 36.5967 36.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.000512 4096 135 3440 17664 5.77789 6.62061 188.613 209.206 410.291 410.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 6.4e-05 1024 100 2560 300288 17.5616 13.4945 699.887 418.475 1149.52 1149.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 0.000128 2048 245 1080 132096 18.1426 14.3355 258.541 418.895 710.021 710.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.000128 512 230 260 110592 8.00634 3.3976 14.7076 103.285 129.586 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 6.4e-05 4096 160 4740 156672 134.824 55.382 2844.86 1665.52 4700.74 4701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 0.000512 2048 70 160 37824 3.46998 9.16931 120.601 133.285 133.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 6.4e-05 512 390 240 184320 20.5714 6.61571 23.8739 206.27 257.544 257.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.001024 512 50 40 18816 0.362272 0.319296 17.7809 18.5045 18.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000128 1024 470 500 127488 11.454 6.83213 64.5196 208.422 291.355 291.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.001024 1024 70 540 13600 0.774816 0.85488 12.6118 26.3184 40.6411 40.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.000512 4096 135 3440 17600 5.78573 6.59008 273.76 208.945 495.156 495.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 6.4e-05 1024 100 2560 301200 17.6564 13.5341 1028.77 419.451 1479.51 1479.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 0.000128 2048 245 1080 132800 18.244 14.3743 378.881 419.16 830.761 830.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.000128 512 230 260 112000 7.93981 3.40125 21.618 103.418 136.56 136.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 6.4e-05 4096 160 4740 158400 135.683 55.7402 4183.88 1675.24 6050.71 6050.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 0.000512 2048 70 160 38000 3.49197 13.0918 122.82 139.447 139.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 6.4e-05 512 390 240 179200 20.9868 6.63347 33.3943 210.527 271.759 271.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.001024 512 50 40 19000 0.362464 0.458464 17.8527 18.7146 18.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000128 1024 470 500 128000 11.5665 6.84778 93.9872 209.61 322.136 322.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.001024 1024 70 540 13200 0.768736 0.852128 8.81421 26.1768 36.6931 36.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.000512 4096 135 3440 17600 5.79914 6.61082 192.915 209.464 414.863 414.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 6.4e-05 1024 100 2560 300800 17.6123 13.5401 724.696 419.001 1174.95 1175.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 0.000128 2048 245 1080 132800 18.2237 14.414 267.66 419.35 719.751 719.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.000128 512 230 260 108800 8.12064 3.40224 14.8291 103.358 129.893 130.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 6.4e-05 4096 160 4740 156800 135.367 55.5418 2916.23 1667.04 4774.34 4774.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 0.000512 2048 70 160 37800 3.46726 9.38803 120.747 133.646 133.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 6.4e-05 512 390 240 179200 21.0183 6.62368 23.8228 206.482 258.163 258.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.001024 512 50 40 18800 0.362752 0.335872 17.7931 18.533 18.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000128 1024 470 500 126400 11.5718 6.84291 65.7311 208.654 292.93 293.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.001024 1024 70 540 13440 0.76352 0.847904 15.5628 26.131 43.389 43.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.000512 4096 135 3440 17472 5.77059 6.57408 347.413 208.607 568.448 568.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 6.4e-05 1024 100 2560 301056 17.5727 13.5162 1308.5 418.971 1758.68 1758.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 0.000128 2048 245 1080 132608 18.144 14.3581 482.269 418.528 933.404 933.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.000128 512 230 260 111104 8.01926 3.39974 27.15 103.583 142.339 142.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 6.4e-05 4096 160 4740 157696 135.254 55.6546 5294.55 1673.07 7158.7 7158.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 0.000512 2048 70 160 37968 3.48093 16.582 122.615 142.721 142.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 6.4e-05 512 390 240 179200 21.0889 6.64102 42.6527 206.905 277.499 277.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.001024 512 50 40 19040 0.364544 0.548864 17.9244 18.8819 18.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000128 1024 470 500 128128 11.5077 6.83405 119.946 209.353 347.775 347.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.001024 1024 70 540 13440 0.76768 0.851776 10.201 26.3061 38.2087 38.2887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.000512 4096 135 3440 17024 5.74074 6.5536 219.466 208.2 440.035 440.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 6.4e-05 1024 100 2560 300160 17.5387 13.5012 852.107 419.015 1302.27 1302.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 0.000128 2048 245 1080 132608 18.123 14.3667 314.771 419.28 766.645 766.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.000128 512 230 260 107520 7.88925 3.36486 17.5523 101.347 130.339 130.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 6.4e-05 4096 160 4740 157696 135.04 55.6012 3495.66 1675.25 5361.72 5361.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 0.000512 2048 70 160 37856 3.47962 10.8626 120.65 135.035 135.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 6.4e-05 512 390 240 172032 20.8087 6.56589 27.3097 202.365 257.256 257.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.001024 512 50 40 18816 0.362496 0.419072 17.4301 18.252 18.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000128 1024 470 500 127232 11.5236 6.86096 78.5808 209.694 306.79 306.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.001024 1024 70 540 13440 0.768992 0.84992 15.1388 26.0529 42.893 42.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.000512 4096 135 3440 17760 5.80198 6.6089 337.154 209.328 558.971 559.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 6.4e-05 1024 100 2560 300960 17.6005 13.5286 1253.44 418.822 1703.5 1703.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 0.000128 2048 245 1080 132480 18.1842 14.3481 461.408 418.849 912.9 913.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.000128 512 230 260 111360 7.96966 3.40179 26.1756 103.249 140.982 141.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 6.4e-05 4096 160 4740 157440 135.5 55.6268 5085.32 1669.56 6946.18 6946.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 0.000512 2048 70 160 37920 3.47738 15.9605 123.176 142.657 142.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 6.4e-05 512 390 240 184320 20.6134 6.62938 42.2876 206.23 275.976 276.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.001024 512 50 40 18960 0.364448 0.550912 17.8489 18.8076 18.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000128 1024 470 500 127680 11.5124 6.84131 114.376 208.844 341.703 341.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.001024 1024 70 540 13440 0.766848 0.85392 10.4567 26.2388 38.3987 38.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.000512 4096 135 3440 17280 5.71802 6.52378 222.77 207.596 442.682 442.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 6.4e-05 1024 100 2560 300480 17.5683 13.8223 848.353 419.203 1299.05 1299.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 0.000128 2048 245 1080 131520 18.1393 14.3667 311.425 418.296 762.331 762.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.000128 512 230 260 107520 8.19293 3.40016 17.4707 103.421 132.662 132.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 6.4e-05 4096 160 4740 157440 135.153 55.5848 3447.92 1671.23 5310.05 5310.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 0.000512 2048 70 160 37680 3.46688 10.9325 120.886 135.329 135.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 6.4e-05 512 390 240 184320 20.5932 6.62323 28.7077 206.506 262.642 262.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.001024 512 50 40 18720 0.362496 0.448512 17.7213 18.5752 18.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000128 1024 470 500 126720 11.5395 6.83818 77.4489 209.207 305.161 305.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.001024 1024 70 540 13568 0.766624 0.849408 15.0414 26.0903 42.8285 42.9056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.000512 4096 135 3440 17664 5.79424 6.62352 325.558 209.744 547.795 547.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 6.4e-05 1024 100 2560 301056 17.5606 13.4999 1214.22 419.479 1664.87 1664.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 0.000128 2048 245 1080 132096 18.1373 14.3315 446.425 418.276 897.276 897.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 0.000128 512 230 260 114688 7.94243 3.40858 26.1533 104.72 142.408 142.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 6.4e-05 4096 160 4740 157696 135.023 55.5356 4964.13 1672.16 6827.02 6827.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 0.000512 2048 70 160 37888 3.46998 15.3301 120.165 139.009 139.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 6.4e-05 512 390 240 188416 20.7413 6.70998 42.1568 209.182 279.005 279.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.001024 512 50 40 18944 0.36464 0.5632 18.0927 19.0643 19.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000128 1024 470 500 128000 11.4918 6.82966 111.655 209.228 339.337 339.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 0.001024 1024 70 540 13312 0.765344 0.8448 10.1356 25.9202 37.746 37.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.000512 4096 135 3440 16896 5.72256 6.54941 211.266 207.687 431.298 431.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 6.4e-05 1024 100 2560 300032 17.5381 13.5866 813.309 418.274 1262.81 1262.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 0.000128 2048 245 1080 132096 18.1391 14.4138 300.703 418.683 752.042 752.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.000128 512 230 260 114688 7.95869 3.41437 17.8694 104.803 134.231 134.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 6.4e-05 4096 160 4740 155648 135.459 55.5479 3290.16 1672.95 5154.28 5154.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 0.000512 2048 70 160 37632 3.46726 10.5638 123.016 137.09 137.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 6.4e-05 512 390 240 180224 21.385 6.70925 27.0722 209.273 264.65 264.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.001024 512 50 40 18688 0.361568 0.44832 19.233 20.0844 20.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000128 1024 470 500 126976 11.5382 7.59632 74.5479 209.402 303.218 303.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.001024 1024 70 540 13440 0.766432 0.850656 13.2843 26.1517 41.1344 41.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.000512 4096 135 3440 17664 5.77629 6.61542 286.988 209.198 508.652 508.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 6.4e-05 1024 100 2560 300288 17.5695 13.4995 1059.08 418.453 1508.71 1508.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 0.000128 2048 245 1080 132096 18.1334 14.3913 389.808 418.78 841.215 841.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.000128 512 230 260 110592 8.00086 3.39955 22.2932 103.289 137.164 137.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 6.4e-05 4096 160 4740 156672 134.813 55.3615 4326.64 1665.19 6182.17 6182.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 0.000512 2048 70 160 37824 3.47341 13.5542 119.56 136.631 136.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 6.4e-05 512 390 240 184320 20.5873 6.61491 36.0896 206.325 269.83 269.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.001024 512 50 40 18816 0.360928 0.446464 17.7669 18.6179 18.6737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000128 1024 470 500 127488 11.4601 6.8273 96.7893 208.417 323.625 323.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 0.001024 1024 70 540 12288 0.754656 0.82944 8.18794 25.403 35.2576 35.3362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.000512 4096 135 3440 16896 5.73818 6.55974 191.385 208.375 412.128 412.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 6.4e-05 1024 100 2560 299520 17.5756 13.5004 744.457 419.132 1194.76 1194.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 0.000128 2048 245 1080 130560 18.137 14.4054 271.824 417.669 722.137 722.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.000128 512 230 260 98304 8.1663 3.34954 14.151 99.3931 125.245 125.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 6.4e-05 4096 160 4740 153600 134.257 54.9537 2947.07 1651.4 4787.84 4787.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 0.000512 2048 70 160 37632 3.47136 9.70342 121.372 134.589 134.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 6.4e-05 512 390 240 172032 20.1423 6.53718 23.8418 198.358 249.098 249.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.001024 512 50 40 18432 0.359392 0.41504 16.9292 17.7464 17.8053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000128 1024 470 500 125952 11.3666 6.80237 67.9907 208.562 294.848 294.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.001024 1024 70 540 13200 0.772096 0.849984 13.3428 26.1951 41.2437 41.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.000512 4096 135 3440 17600 5.79994 6.61491 293.244 209.508 515.242 515.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 6.4e-05 1024 100 2560 300800 17.6052 13.523 1106.51 419.101 1556.85 1556.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 0.000128 2048 245 1080 132800 18.2133 14.3707 406.539 419.495 858.724 858.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.000128 512 230 260 108800 8.1272 3.40173 22.4976 103.384 137.6 137.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 6.4e-05 4096 160 4740 156800 135.321 55.536 4446.39 1667.4 6304.81 6304.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 0.000512 2048 70 160 37800 3.46931 14.1659 121.826 139.504 139.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 6.4e-05 512 390 240 179200 21.0015 6.62797 36.077 206.545 270.462 270.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.001024 512 50 40 18800 0.361216 0.483328 17.792 18.6808 18.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000128 1024 470 500 126400 11.5621 6.84118 99.667 211.587 329.786 329.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 0.001024 1024 70 540 12000 0.752352 0.826752 8.78765 25.357 35.806 35.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.000512 4096 135 3440 16800 5.75568 6.5577 198.843 208.233 419.463 419.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 6.4e-05 1024 100 2560 300800 17.5717 13.5116 791.695 418.948 1241.83 1241.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 0.000128 2048 245 1080 131200 18.1008 14.3442 285.62 417.409 735.576 735.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.000128 512 230 260 102400 8.49696 3.39443 15.5212 103.546 131.143 131.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 6.4e-05 4096 160 4740 153600 134.416 55.0412 3139.12 1649.63 4978.37 4978.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 0.000512 2048 70 160 37600 3.46973 10.266 120.159 133.937 133.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 6.4e-05 512 390 240 179200 20.9941 6.62938 26.0659 206.384 260.281 260.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.001024 512 50 40 18400 0.3584 0.415712 16.5519 17.3673 17.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000128 1024 470 500 124800 11.4453 6.80755 70.6372 206.61 295.628 295.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.001024 1024 70 552 13632 0.765952 0.855904 16.2495 26.2799 44.235 44.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 0.000512 4096 135 3456 17856 5.78365 6.61299 220.074 209.369 441.914 441.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 6.4e-05 1024 100 2568 301568 17.562 13.9127 815.346 419.119 1266.04 1266.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1220 0.000128 2048 245 1080 132992 18.1844 14.3424 574.66 419.112 1026.41 1026.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 950 0.000128 512 230 264 113664 8.00768 3.40992 31.826 104.559 147.987 148.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 6.4e-05 4096 160 4752 159744 135.108 55.6096 3369.94 1675.37 5236.19 5236.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 0.000512 2048 70 168 38016 3.4913 10.5776 122.817 136.93 136.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1000 6.4e-05 512 390 240 176128 21.7136 6.7112 42.2396 208.911 279.79 279.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1610 0.001024 512 50 48 19040 0.362176 0.750016 18.6552 19.8113 19.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1590 0.000128 1024 470 504 128768 11.5204 6.832 141.601 209.588 369.672 369.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.001024 1024 70 552 13600 0.77152 0.856064 10.6962 26.2879 38.6973 38.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 0.000512 4096 135 3456 17840 5.80608 6.60867 233.002 209.476 454.967 455.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 6.4e-05 1024 100 2568 301440 17.6501 13.525 865.014 419.246 1315.54 1315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1220 0.000128 2048 245 1080 132960 18.2525 14.3913 372.02 419.401 824.169 824.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.000128 512 230 264 113920 8.06739 3.42163 20.2533 105.097 137.029 137.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 6.4e-05 4096 160 4752 159360 135.631 55.7056 3540.33 1676.6 5408.42 5408.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 0.000512 2048 70 168 38000 3.4783 11.2441 124.082 138.848 138.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1000 6.4e-05 512 390 240 176640 21.7951 6.73347 28.0131 209.751 266.508 266.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1610 0.001024 512 50 48 19040 0.364416 0.765696 18.261 19.4336 19.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.000128 1024 470 504 128640 11.599 6.84163 128.948 209.741 357.267 357.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.001024 1024 70 552 13536 0.768 0.855424 10.5199 26.2127 38.4407 38.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.000512 4096 135 3456 17856 5.7856 6.612 230.626 209.458 452.554 452.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 6.4e-05 1024 100 2568 301440 17.5964 13.7335 854.632 419.052 1305.12 1305.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 0.000128 2048 245 1080 132864 18.1694 14.4233 314.405 418.996 766.096 766.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.000128 512 230 264 113664 7.95712 3.40947 18.0987 104.222 133.871 134.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 6.4e-05 4096 160 4752 158976 135.357 55.6609 3483.56 1672.7 5347.44 5347.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 0.000512 2048 70 168 38016 3.48547 11.2341 123.558 138.32 138.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1000 6.4e-05 512 390 240 175104 21.6405 6.68387 26.6616 208.312 263.514 263.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.001024 512 50 48 19008 0.364544 0.438272 19.0669 19.9113 19.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.000128 1024 470 504 128256 11.5165 6.83597 77.4867 209.26 305.23 305.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.001024 1024 70 552 13440 0.766496 0.8536 7.10502 26.3058 35.1116 35.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 0.000512 4096 135 3456 17664 5.76355 6.5904 146.817 208.889 368.131 368.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 6.4e-05 1024 100 2568 301056 17.5345 13.6112 549.185 419.256 999.69 999.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1220 0.000128 2048 245 1080 132480 18.1327 14.352 278.603 418.957 730.145 730.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.000128 512 230 264 110592 7.97811 3.39558 14.5129 103.324 129.394 129.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 6.4e-05 4096 160 4752 158208 135.007 55.5971 2233.57 1674.72 4099.05 4099.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 0.000512 2048 70 168 37920 3.4809 7.32842 122.176 133.026 133.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1000 6.4e-05 512 390 240 172032 21.5157 6.61504 19.2386 206.4 253.981 254.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1610 0.001024 512 50 48 18912 0.36416 0.801728 17.8476 19.055 19.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.000128 1024 470 504 128256 11.5309 6.82918 121.904 209.525 349.918 350.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.001024 1024 70 552 13552 0.771392 0.854016 12.1584 26.2031 40.0713 40.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.000512 4096 135 3456 17808 5.80403 6.61059 265.078 209.508 487.074 487.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 6.4e-05 1024 100 2568 301280 17.6233 13.5231 983.665 418.888 1433.8 1433.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 0.000128 2048 245 1080 132832 18.204 14.3732 363.63 419.137 815.446 815.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.000128 512 230 264 112896 8.10093 3.41558 20.9469 104.742 137.393 137.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 6.4e-05 4096 160 4752 158592 135.48 55.7093 4033.31 1672.77 5897.43 5897.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 0.000512 2048 70 168 37968 3.4776 12.9947 123.012 139.526 139.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 1000 6.4e-05 512 390 240 175616 21.8495 6.72973 31.2397 209.347 269.382 269.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.001024 512 50 48 19040 0.362784 0.496224 18.1308 19.0331 19.0894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000128 1024 470 504 128576 11.5125 6.8385 89.8562 209.269 317.608 317.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.001024 1024 70 552 13440 0.763712 0.852512 8.06054 26.1222 35.8798 35.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.000512 4096 135 3456 17472 5.75488 6.56794 164.308 208.55 385.254 385.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 6.4e-05 1024 100 2568 301056 17.5646 13.5148 623.343 418.865 1073.39 1073.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 0.000128 2048 245 1080 132608 18.1367 14.3563 232.49 418.497 683.585 683.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.000128 512 230 264 111104 8.01347 3.39968 13.4022 103.552 128.545 128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 6.4e-05 4096 160 4752 157696 135.309 55.6826 2521.91 1672.63 4385.69 4385.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 0.000512 2048 70 168 37856 3.47197 8.33616 124.984 136.836 136.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1000 6.4e-05 512 390 240 172032 21.6625 6.63638 21.6122 206.854 256.977 257.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.001024 512 50 48 18928 0.363776 0.337152 17.8463 18.589 18.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.000128 1024 470 504 128128 11.52 6.84115 58.0904 209.373 285.953 286.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.001024 1024 70 552 13568 0.770176 0.854016 11.7494 26.3482 39.8049 39.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.000512 4096 135 3456 17792 5.77331 6.60973 255.935 209.399 477.789 477.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 6.4e-05 1024 100 2568 301312 17.5697 13.4981 901.481 419.389 1352.04 1352.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 0.000128 2048 245 1080 132864 18.1404 14.3611 353.297 419.475 805.375 805.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.000128 512 230 264 112640 8.07629 3.40938 20.4434 104.675 136.787 136.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 6.4e-05 4096 160 4752 159744 135.024 55.5946 3875.09 1677.13 5743 5743.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 0.000512 2048 70 168 37952 3.47949 12.8348 122.297 138.654 138.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 6.4e-05 512 390 240 176128 21.6689 6.70515 30.1198 209.128 267.832 267.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.001024 512 50 48 19008 0.362496 0.496832 18.1204 19.0229 19.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000128 1024 470 504 128512 11.5057 6.82835 87.6239 209.825 315.91 316.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.001024 1024 70 552 13312 0.768 0.846528 8.12522 26.09 35.9102 35.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.000512 4096 135 3456 17664 5.79376 6.62323 169.323 209.746 391.557 391.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 6.4e-05 1024 100 2568 301056 17.5525 13.5027 584.935 419.482 1035.57 1035.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 0.000128 2048 245 1080 132096 18.1286 14.3744 236.084 418.339 687.029 687.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.000128 512 230 264 110592 8.20525 3.41232 13.5168 104.717 130.039 130.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 6.4e-05 4096 160 4752 157696 134.999 55.544 2507.46 1672.18 4370.34 4370.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 0.000512 2048 70 168 37888 3.472 8.63846 121.615 133.772 133.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1000 6.4e-05 512 390 240 172032 21.9982 6.7113 20.033 209.175 258.126 258.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.001024 512 50 48 18944 0.362656 0.37888 18.0775 18.8624 18.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000128 1024 470 504 128000 11.4781 6.8343 59.094 210.305 287.836 287.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.001024 1024 70 552 13536 0.774048 0.856064 12.9813 26.3348 41.0279 41.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.000512 4096 135 3456 17712 5.7897 6.60259 280.354 209.228 502.048 502.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 6.4e-05 1024 100 2568 301248 17.6117 13.5225 1044.82 419.138 1495.2 1495.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 0.000128 2048 245 1080 132768 18.1938 14.3849 385.987 419.299 837.972 838.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.000128 512 230 264 112896 7.94413 3.40992 22.2832 103.801 137.618 137.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 6.4e-05 4096 160 4752 158976 135.38 55.726 4276.37 1676.12 6143.76 6143.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 0.000512 2048 70 168 37944 3.4824 13.9472 123.136 140.61 140.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 6.4e-05 512 390 240 175104 21.5208 6.66454 32.8993 207.443 268.738 268.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.001024 512 50 48 19008 0.364928 0.525248 17.9333 18.8685 18.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000128 1024 470 504 128448 11.5487 6.84237 95.5375 209.698 323.755 323.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.001024 1024 70 552 13248 0.765952 0.855264 9.312 26.2347 37.251 37.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.000512 4096 135 3456 17568 5.79248 6.61171 195.561 209.657 417.697 417.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 6.4e-05 1024 100 2568 301248 17.559 13.6447 733.014 419.285 1183.6 1183.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 0.000128 2048 245 1080 132480 18.1512 14.3661 269.866 419.528 722.008 722.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.000128 512 230 264 110592 7.86874 3.38448 15.4553 102.312 129.196 129.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 6.4e-05 4096 160 4752 156672 135.19 55.5686 2956.79 1670.53 4818.23 4818.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 0.000512 2048 70 168 37872 3.47539 9.9369 121.492 134.948 135.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 1000 6.4e-05 512 390 240 165888 21.6701 6.57802 22.1965 204.358 255.012 255.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.001024 512 50 48 18864 0.360768 0.382272 16.5593 17.3444 17.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000128 1024 470 504 127872 11.4732 6.83827 66.9836 209.066 294.49 294.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.001024 1024 70 552 13440 0.768 0.85248 12.4573 26.2153 40.3756 40.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.000512 4096 135 3456 17760 5.76717 6.60746 266.519 209.125 488.095 488.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 6.4e-05 1024 100 2568 301440 17.5742 13.5152 992.68 419.015 1442.89 1442.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 0.000128 2048 245 1080 132800 18.162 14.4282 365.572 419.292 817.557 817.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.000128 512 230 264 112640 8.1233 3.41402 20.9456 104.929 137.596 137.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 6.4e-05 4096 160 4752 158720 135.217 55.6708 4062.18 1675.85 5929.08 5929.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 0.000512 2048 70 168 37920 3.47683 13.1537 124.237 140.91 140.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 6.4e-05 512 390 240 174080 21.9769 6.7239 30.8611 209.718 269.495 269.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.001024 512 50 48 18960 0.363168 0.499712 18.1187 19.0246 19.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000128 1024 470 504 128640 11.5158 6.83872 90.5609 209.656 318.703 318.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.001024 1024 70 552 13120 0.765824 0.85232 8.82925 26.1306 36.6603 36.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.000512 4096 135 3456 17600 5.75283 6.59194 189.753 208.858 411.03 411.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 6.4e-05 1024 100 2568 301440 17.5452 13.501 710.308 419.47 1160.93 1161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 0.000128 2048 245 1080 131840 18.1044 14.3299 260.967 418.027 711.538 711.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.000128 512 230 264 107520 8.17379 3.39757 14.5808 103.352 129.687 129.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 6.4e-05 4096 160 4752 158720 134.897 55.5927 2900.86 1677.66 4769.18 4769.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 0.000512 2048 70 168 37760 3.47341 9.64787 121.901 135.067 135.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 6.4e-05 512 390 240 163840 22.1323 6.6209 21.1259 206.423 256.513 256.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.001024 512 50 48 18880 0.362976 0.406752 16.7733 17.5862 17.6432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000128 1024 470 504 126720 11.4557 6.81984 64.5265 208.21 291.149 291.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.001024 1024 70 552 13440 0.767584 0.854816 15.4028 26.3019 43.4095 43.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.000512 4096 135 3456 17664 5.75654 6.59165 339.929 208.861 561.213 561.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 6.4e-05 1024 100 2568 301056 17.5289 13.4902 1266.71 419.205 1717.05 1717.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 0.000128 2048 245 1080 132480 18.127 14.3585 468.521 418.826 919.938 920.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.000128 512 230 264 110592 7.97437 3.39568 26.671 103.32 141.544 141.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 6.4e-05 4096 160 4752 158208 134.971 55.5959 5150.19 1674.37 7015.31 7015.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 0.000512 2048 70 168 37920 3.47274 16.8407 121.878 142.235 142.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 6.4e-05 512 390 240 172032 21.4987 6.61894 39.3484 206.379 274.057 274.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.001024 512 50 48 18912 0.362496 0.637664 17.8466 18.8914 18.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000128 1024 470 504 128256 11.478 6.83408 116.415 209.505 344.369 344.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.001024 1024 70 552 13056 0.768 0.849312 9.89178 26.1533 37.7452 37.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.000512 4096 135 3456 17664 5.77946 6.6152 216.912 209.237 438.619 438.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 6.4e-05 1024 100 2568 300288 17.5656 13.5009 809.663 418.536 1259.37 1259.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 0.000128 2048 245 1080 132096 18.1346 14.3399 298.285 418.852 749.714 749.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.000128 512 230 264 110592 7.99936 3.39754 17.5629 103.303 132.443 132.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 6.4e-05 4096 160 4752 156672 134.781 55.3939 3315.66 1665.5 5171.5 5171.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 0.000512 2048 70 168 37824 3.4793 10.9655 123.138 137.626 137.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 6.4e-05 512 390 240 172032 21.5218 6.61299 26.0096 206.311 260.668 260.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.001024 512 50 48 18816 0.363744 0.416864 17.7945 18.6175 18.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000128 1024 470 504 127488 11.4623 6.83008 74.7608 208.456 301.64 301.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.001024 1024 70 552 13600 0.7744 0.856064 15.5676 26.3036 43.5811 43.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.000512 4096 135 3456 17600 5.79651 6.58317 333.821 208.792 555.071 555.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 6.4e-05 1024 100 2568 301600 17.6492 13.5557 1253.05 419.146 1703.51 1703.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 0.000128 2048 245 1080 132800 18.2528 14.3688 461.872 418.832 913.852 913.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.000128 512 230 264 112000 7.9359 3.40496 26.777 103.233 141.528 141.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 6.4e-05 4096 160 4752 158400 135.72 55.7406 5095.27 1674.19 6961.09 6961.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 0.000512 2048 70 168 37900 3.47696 16.7055 123.929 144.154 144.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 6.4e-05 512 390 240 172800 21.565 6.63702 39.2815 206.279 273.977 274.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.001024 512 50 48 19000 0.365984 0.65376 18.9645 20.0261 20.0823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000128 1024 470 504 128000 11.5707 6.84906 114.238 209.463 342.247 342.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.001024 1024 70 552 13200 0.771328 0.85248 10.4925 26.154 38.3563 38.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.000512 4096 135 3456 17600 5.80198 6.61552 227.252 209.287 449.032 449.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 6.4e-05 1024 100 2568 300800 17.6039 13.5229 846.417 418.65 1296.3 1296.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 0.000128 2048 245 1080 132800 18.2125 14.3805 313.905 419.192 765.804 765.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.000128 512 230 264 108800 8.12602 3.40582 17.5408 103.269 132.527 132.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 6.4e-05 4096 160 4752 156800 135.317 55.5459 3423.94 1665.64 5280.6 5280.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 0.000512 2048 70 168 37800 3.47546 11.4824 120.027 135.025 135.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 6.4e-05 512 390 240 166400 22.0295 6.62733 25.7287 206.232 260.827 260.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.001024 512 50 48 18800 0.362496 0.45056 16.728 17.5824 17.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000128 1024 470 504 126400 11.5652 6.84218 76.8672 208.479 303.88 303.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.001024 1024 70 552 13440 0.768288 0.849792 14.8218 26.1284 42.656 42.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.000512 4096 135 3456 17472 5.76029 6.57222 326.761 208.593 547.76 547.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 6.4e-05 1024 100 2568 301056 17.5744 13.6883 1218.57 418.933 1668.88 1668.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 0.000128 2048 245 1080 132608 18.1559 14.4433 452.379 418.552 903.636 903.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.000128 512 230 264 111104 8.01827 3.40378 25.8288 103.57 141.008 141.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 6.4e-05 4096 160 4752 157696 135.233 55.6585 4984.12 1673.28 6848.46 6848.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 0.000512 2048 70 168 37856 3.47456 16.1965 122.708 142.421 142.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 6.4e-05 512 390 240 172032 21.658 6.63962 38.2533 206.961 273.726 273.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.001024 512 50 48 18928 0.3632 0.606208 17.9084 18.9218 18.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000128 1024 470 504 128128 11.5105 6.83418 112.317 209.341 340.132 340.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 0.001024 1024 70 552 13440 0.7688 0.851616 10.279 26.3077 38.2893 38.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.000512 4096 135 3456 17024 5.7385 6.55552 211.375 208.203 431.949 432.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 6.4e-05 1024 100 2568 300160 17.5374 13.5006 808.85 418.911 1258.9 1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 0.000128 2048 245 1080 132608 18.1225 14.3299 299.838 419.216 751.608 751.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.000128 512 230 264 107520 7.88582 3.36806 16.7582 101.351 129.544 129.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 6.4e-05 4096 160 4752 157696 135.028 55.6016 3286.52 1675.24 5152.56 5152.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 0.000512 2048 70 168 37632 3.45837 10.95 122.555 137.005 137.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 6.4e-05 512 390 240 157696 21.9534 6.57059 23.3409 202.433 254.516 254.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.001024 512 50 48 18816 0.364768 0.470848 17.4797 18.3579 18.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000128 1024 470 504 127232 11.5361 6.83078 74.0241 209.697 302.215 302.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.001024 1024 70 552 13200 0.7664 0.850272 13.6988 26.0811 41.4793 41.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.000512 4096 135 3456 17760 5.80198 6.60931 319.376 209.535 541.396 541.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 6.4e-05 1024 100 2568 300960 17.5952 13.5404 1194.77 419.04 1645.06 1645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 0.000128 2048 245 1080 132480 18.1926 14.3585 438.982 419.198 890.836 890.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.000128 512 230 264 111360 7.96752 3.40694 25.2838 103.344 140.191 140.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 6.4e-05 4096 160 4752 157440 135.504 55.6182 4796.58 1671.03 6658.91 6659.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 0.000512 2048 70 168 37920 3.48218 15.843 121.567 140.933 140.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 6.4e-05 512 390 240 168960 21.8014 6.63722 36.4439 206.432 271.529 271.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.001024 512 50 48 18960 0.365568 0.620288 18.905 19.9316 19.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000128 1024 470 504 127680 11.5264 6.83661 108.676 209.105 336.278 336.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.001024 1024 70 552 12960 0.76832 0.851872 9.52147 26.2141 37.4385 37.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.000512 4096 135 3456 17280 5.71802 6.53578 202.434 207.402 422.163 422.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 6.4e-05 1024 100 2568 300480 17.5628 13.6849 770.145 418.785 1220.28 1220.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 0.000128 2048 245 1080 131520 18.1491 14.3589 281.695 417.913 732.223 732.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.000128 512 230 264 107520 8.1872 3.40173 16.2031 103.449 131.425 131.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 6.4e-05 4096 160 4752 157440 135.203 55.6148 3093.98 1670.18 4955.15 4955.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 0.000512 2048 70 168 37680 3.46736 10.4964 121.189 135.197 135.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 6.4e-05 512 390 240 168960 21.7919 6.62986 23.8152 206.309 258.762 258.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.001024 512 50 48 18720 0.362496 0.467968 17.7588 18.6324 18.6894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000128 1024 470 504 126720 11.5313 6.84237 69.9736 208.999 297.477 297.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.001024 1024 70 552 13312 0.768736 0.847872 13.6122 26.0728 41.3911 41.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.000512 4096 135 3456 17664 5.79597 6.62512 304.89 209.581 526.966 527.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 6.4e-05 1024 100 2568 301056 17.5693 13.4978 1142.14 419.144 1592.45 1592.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 0.000128 2048 245 1080 132096 18.1316 14.4238 418.093 418.038 868.792 868.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.000128 512 230 264 110592 8.21232 3.40506 23.9156 104.634 140.349 140.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 6.4e-05 4096 160 4752 157696 135.048 55.5422 4594.95 1671.33 6457.04 6457.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 0.000512 2048 70 168 37888 3.48358 15.2055 124.201 142.936 142.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 6.4e-05 512 390 240 172032 22.0021 6.70944 35.3034 209.08 273.309 273.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.001024 512 50 48 18944 0.36432 0.628736 18.1187 19.1564 19.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000128 1024 470 504 128000 11.4803 6.8279 103.825 209.056 331.32 331.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 0.001024 1024 70 552 12800 0.763904 0.84512 9.05302 25.8924 36.6392 36.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.000512 4096 135 3456 16896 5.72365 6.54317 200.314 207.478 420.13 420.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 6.4e-05 1024 100 2568 300032 17.5231 13.4873 766.226 417.859 1215.2 1215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 0.000128 2048 245 1080 132096 18.1371 14.3368 282.727 418.277 733.579 733.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.000128 512 230 264 106496 8.43827 3.41101 15.9741 104.992 132.999 133.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 6.4e-05 4096 160 4752 155648 135.458 55.5552 3086.13 1670.99 4948.3 4948.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 0.000512 2048 70 168 37632 3.46845 10.4272 121.208 135.145 135.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 6.4e-05 512 390 240 163840 22.6072 6.7113 23.1757 209.05 261.752 261.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.001024 512 50 48 18688 0.362624 0.514048 17.9796 18.8996 18.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000128 1024 470 504 126976 11.5297 6.83427 70.2405 209.187 297.916 298.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.001024 1024 70 550 13888 0.76848 0.853632 18.613 26.2823 46.6023 46.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 0.000512 4096 135 3450 17920 5.78419 6.6247 248.814 209.382 470.684 470.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 6.4e-05 1024 100 2575 301568 17.5679 13.4988 929.63 419.13 1379.93 1380.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1220 0.000128 2048 245 1075 132864 18.1749 14.3479 640.388 419.12 1092.13 1092.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 950 0.000128 512 230 250 113664 8.01818 3.40787 34.3598 104.561 150.528 150.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 6.4e-05 4096 160 4750 159232 134.972 55.5954 3789.29 1675.98 5656 5656.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 0.000512 2048 70 175 37984 3.48742 12.5291 123.846 139.905 139.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1000 6.4e-05 512 390 250 172032 21.9734 6.70854 48.0581 208.918 285.872 286.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1610 0.001024 512 50 50 19040 0.364224 0.861408 13.2151 14.4848 14.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1590 0.000128 1024 470 500 128512 11.5243 6.83062 158.541 209.589 386.619 386.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.001024 1024 70 550 13840 0.772448 0.855424 10.336 26.3011 38.3489 38.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 0.000512 4096 135 3450 17920 5.81018 6.61504 224.602 209.539 446.637 446.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 6.4e-05 1024 100 2575 301440 17.6434 13.5311 836.827 419.359 1287.47 1287.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1220 0.000128 2048 245 1075 132800 18.2914 14.3831 355.561 419.539 807.878 807.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.000128 512 230 250 113920 8.06547 3.42224 18.4101 105.002 135.082 135.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 6.4e-05 4096 160 4750 158720 135.659 55.7283 3393.79 1677.03 5262.37 5262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 0.000512 2048 70 175 37960 3.48198 11.2891 122.037 136.851 136.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1000 6.4e-05 512 390 250 171520 22.25 6.72973 27.0819 209.809 266.086 266.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1610 0.001024 512 50 50 19040 0.365056 0.768 18.1327 19.3085 19.3618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.000128 1024 470 500 128640 11.5597 6.84253 75.4767 209.803 303.813 303.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.001024 1024 70 550 13760 0.765952 0.860032 6.80493 26.2434 34.757 34.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 0.000512 4096 135 3450 17760 5.77472 6.60275 144.629 209.269 366.345 366.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 6.4e-05 1024 100 2575 301440 17.5752 13.5112 540.858 419.307 991.355 991.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1220 0.000128 2048 245 1075 132800 18.2456 14.3708 560.639 419.494 1012.86 1012.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 950 0.000128 512 230 250 112640 8.1329 3.41914 29.7594 105.006 146.497 146.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 6.4e-05 4096 160 4750 158720 135.23 55.6626 2186.38 1677.35 4054.79 4054.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 0.000512 2048 70 175 37920 3.47827 7.40877 124.415 135.347 135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1000 6.4e-05 512 390 250 168960 22.4127 6.72394 39.6943 209.779 278.826 278.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1610 0.001024 512 50 50 18960 0.366592 0.754208 18.7192 19.8821 19.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1590 0.000128 1024 470 500 128640 11.5713 6.8351 137.937 209.797 366.27 366.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.001024 1024 70 550 13824 0.766368 0.855712 10.9684 26.2227 38.8985 38.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.000512 4096 135 3450 17952 5.78704 6.61338 239.633 209.494 461.599 461.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 6.4e-05 1024 100 2575 301440 17.588 13.5114 889.655 419.114 1339.97 1340.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 0.000128 2048 245 1075 132672 18.1492 14.4466 323.256 419.045 775.001 775.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.000128 512 230 250 112128 8.04144 3.40954 17.6 104.234 133.473 133.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 6.4e-05 4096 160 4750 158208 135.363 55.6605 3602.41 1673.11 5466.71 5466.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 0.000512 2048 70 175 37968 3.48819 12.0668 125.238 140.837 140.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1000 6.4e-05 512 390 250 168960 22.193 6.69008 27.7263 208.333 265.159 265.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.001024 512 50 50 19008 0.363552 0.473088 18.125 19.0037 19.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.000128 1024 470 500 128256 11.5136 6.8336 80.0067 209.294 307.777 307.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.001024 1024 70 550 13824 0.76704 0.856608 7.44778 26.2752 35.4281 35.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 0.000512 4096 135 3450 17664 5.75283 6.59251 152.095 208.647 373.161 373.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 6.4e-05 1024 100 2575 301056 17.5458 13.7969 572.859 418.775 1023.08 1023.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1220 0.000128 2048 245 1075 132480 18.1495 14.3741 283.382 418.45 734.459 734.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.000128 512 230 250 110592 7.98016 3.39456 14.0105 103.207 128.774 128.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 6.4e-05 4096 160 4750 158208 135.067 55.5995 2322.69 1672.81 4186.32 4186.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 0.000512 2048 70 175 37920 3.48624 7.8889 120.94 132.358 132.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1000 6.4e-05 512 390 250 165888 22.0185 6.62118 19.8027 206.164 254.816 254.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1610 0.001024 512 50 50 18912 0.362496 0.804864 17.7973 19.0069 19.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.000128 1024 470 500 128256 11.5267 6.86237 121.29 209.288 349.097 349.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.001024 1024 70 550 13776 0.770048 0.853728 11.7184 26.2014 39.6249 39.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.000512 4096 135 3450 17920 5.79994 6.61299 256.153 209.501 478.138 478.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 6.4e-05 1024 100 2575 301280 17.6185 14.2971 948.091 418.885 1399 1399.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 0.000128 2048 245 1075 132832 18.2026 14.3684 348.016 419.087 799.775 799.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.000128 512 230 250 112896 8.10253 3.4199 19.384 104.742 135.833 135.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 6.4e-05 4096 160 4750 158592 135.511 55.7315 3873.16 1673.31 5737.87 5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 0.000512 2048 70 175 37968 3.4824 13.1182 122.959 139.602 139.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 1000 6.4e-05 512 390 250 172032 22.1451 6.72973 30.5988 209.268 268.953 269.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.001024 512 50 50 18984 0.364544 0.493568 18.0884 18.9891 19.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000128 1024 470 500 128128 11.5473 6.84403 85.9261 210.672 315.118 315.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.001024 1024 70 550 13664 0.761856 0.84992 7.73971 26.1554 35.5902 35.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.000512 4096 135 3450 17696 5.76112 6.57613 159.665 208.802 380.875 380.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 6.4e-05 1024 100 2575 301056 17.5769 13.5144 602.627 419.372 1053.2 1053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 0.000128 2048 245 1075 132608 18.1474 14.3974 223.455 418.972 675.072 675.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.000128 512 230 250 111104 8.01587 3.40358 12.3604 103.678 127.641 127.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 6.4e-05 4096 160 4750 157696 135.255 55.6598 2423.41 1674.65 4289.14 4289.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 0.000512 2048 70 175 37856 3.47123 8.36608 122.965 134.844 134.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1000 6.4e-05 512 390 250 164864 22.202 6.63654 20.8311 207.166 257.056 257.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.001024 512 50 50 18928 0.363648 0.338304 17.8798 18.6228 18.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.000128 1024 470 500 128128 11.5102 6.83533 55.6493 209.549 283.676 283.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.001024 1024 70 550 13824 0.772096 0.852576 12.2314 26.3484 40.2867 40.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.000512 4096 135 3450 17792 5.78573 6.61565 264.235 209.406 486.117 486.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 6.4e-05 1024 100 2575 301312 17.5609 13.5004 949.774 419.393 1400.34 1400.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 0.000128 2048 245 1075 132864 18.1566 14.3421 363.355 419.588 815.547 815.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.000128 512 230 250 112640 8.07757 3.41168 20.0329 104.679 136.38 136.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 6.4e-05 4096 160 4750 158720 135.124 55.5862 3990.23 1678.08 5859.19 5859.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 0.000512 2048 70 175 37952 3.48774 13.7298 123.344 140.604 140.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 6.4e-05 512 390 250 172032 21.9804 6.7072 31.6999 209.138 269.734 269.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.001024 512 50 50 19008 0.364928 0.527552 18.1146 19.0492 19.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000128 1024 470 500 128512 11.4997 6.83427 89.9929 209.828 318.283 318.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.001024 1024 70 550 13568 0.76768 0.847552 8.27837 26.0647 36.0403 36.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.000512 4096 135 3450 17664 5.79802 6.62701 174.366 209.536 396.403 396.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 6.4e-05 1024 100 2575 301056 17.5567 13.5047 611.549 419.061 1061.78 1061.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 0.000128 2048 245 1075 132096 18.133 14.3983 241.612 417.942 692.189 692.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 0.000128 512 230 250 110592 8.21152 3.40582 13.3951 104.617 129.815 129.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 6.4e-05 4096 160 4750 157696 135.024 55.5483 2601.75 1670.5 4462.98 4463.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 0.000512 2048 70 175 37888 3.48246 9.25894 123.805 136.591 136.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1000 6.4e-05 512 390 250 172032 22.0035 6.7111 21.5581 208.975 259.464 259.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.001024 512 50 50 18944 0.363968 0.405568 18.0756 18.8862 18.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000128 1024 470 500 128000 11.4889 6.83254 60.3911 209.017 287.86 287.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.001024 1024 70 550 13824 0.77408 0.85552 13.3958 26.3151 41.4249 41.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.000512 4096 135 3450 17856 5.78694 6.59661 280.255 209.074 501.785 501.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 6.4e-05 1024 100 2575 301248 17.6235 13.5305 1050 418.822 1500.08 1500.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 0.000128 2048 245 1075 132768 18.2019 14.3579 382.134 419.296 834.095 834.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.000128 512 230 250 110592 8.08611 3.41165 20.8872 103.725 136.297 136.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 6.4e-05 4096 160 4750 158976 135.356 55.7179 4277.59 1674.9 6143.74 6143.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 0.000512 2048 70 175 37944 3.49104 14.4732 122.138 140.145 140.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 6.4e-05 512 390 250 165888 22.2449 6.66381 32.4697 207.3 268.89 269.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.001024 512 50 50 19008 0.36512 0.55296 17.9118 18.8738 18.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000128 1024 470 500 128448 11.5452 6.84237 94.9554 209.553 323.029 323.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.001024 1024 70 550 13536 0.766176 0.8544 9.47235 26.2154 37.3913 37.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.000512 4096 135 3450 17856 5.7865 6.61722 202.294 209.462 424.236 424.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 6.4e-05 1024 100 2575 301248 17.5503 13.5066 754.342 418.931 1204.44 1204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 0.000128 2048 245 1075 132480 18.1452 14.3503 275.174 419.175 726.945 727.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.000128 512 230 250 105984 8.14691 3.38538 14.5539 102.355 128.626 128.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 6.4e-05 4096 160 4750 156672 135.216 55.5648 3029.07 1669.1 4889.11 4889.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 0.000512 2048 70 175 37872 3.48934 10.569 122.736 136.837 136.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 1000 6.4e-05 512 390 250 156672 22.3667 6.58022 22.2817 204.246 255.69 255.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.001024 512 50 50 18864 0.364544 0.40688 17.6089 18.4203 18.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000128 1024 470 500 127872 11.4708 6.83418 68.5372 208.887 295.858 295.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.001024 1024 70 550 13760 0.763904 0.851968 12.6464 26.2404 40.5873 40.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.000512 4096 135 3450 17760 5.7743 6.60928 272.203 209.32 493.982 494.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 6.4e-05 1024 100 2575 301440 17.5777 13.5127 1019.36 419.572 1470.12 1470.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 0.000128 2048 245 1075 132800 18.1509 14.3983 372.726 419.636 825.017 825.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.000128 512 230 250 112640 8.12979 3.4143 20.7941 105.147 137.667 137.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 6.4e-05 4096 160 4750 158720 135.185 55.6708 4143.75 1677.85 6012.62 6012.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 0.000512 2048 70 175 37920 3.4816 14.1002 123.29 140.913 140.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 6.4e-05 512 390 250 168960 22.3592 6.72128 32.0033 209.832 271.131 271.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.001024 512 50 50 18960 0.366592 0.530272 18.1368 19.0734 19.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000128 1024 470 500 128640 11.5093 6.84205 92.6479 209.847 320.977 321.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.001024 1024 70 550 13440 0.764096 0.84992 8.92966 26.1254 36.7514 36.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.000512 4096 135 3450 17600 5.74704 6.58845 190.781 208.845 412.036 412.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 6.4e-05 1024 100 2575 301440 17.5454 13.5823 717.619 419.433 1168.28 1168.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 0.000128 2048 245 1075 131840 18.0906 14.3348 261.19 417.987 711.706 711.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.000128 512 230 250 107520 8.16477 3.39603 13.9931 103.351 129.089 129.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 6.4e-05 4096 160 4750 158720 134.891 55.5903 2910.35 1677.3 4778.3 4778.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 0.000512 2048 70 175 37760 3.47136 10.0469 123.009 136.568 136.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 6.4e-05 512 390 250 163840 22.1356 6.62118 22.1641 214.277 265.407 265.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.001024 512 50 50 18880 0.365248 0.410912 17.8725 18.6927 18.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000128 1024 470 500 126720 11.4479 6.84032 64.6897 208.193 291.297 291.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.001024 1024 70 550 13824 0.766144 0.854016 15.3807 26.2791 43.3652 43.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.000512 4096 135 3450 17664 5.75418 6.59046 330.114 208.688 551.222 551.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 6.4e-05 1024 100 2575 301056 17.5258 13.6278 1240.23 418.859 1690.35 1690.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 0.000128 2048 245 1075 132480 27.2945 14.4237 453.251 423.134 918.206 918.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.000128 512 230 250 110592 7.97568 3.3967 24.8941 103.233 139.684 139.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 6.4e-05 4096 160 4750 158208 134.99 55.6103 5018.99 1673.28 6883.04 6883.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 0.000512 2048 70 175 37920 3.48995 17.0513 122.876 143.46 143.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 6.4e-05 512 390 250 165888 22.0337 6.61914 38.7435 214.913 282.52 282.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.001024 512 50 50 18912 0.363744 0.65184 16.7485 17.8057 17.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000128 1024 470 500 128256 11.4947 6.83008 112.946 209.323 340.729 340.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.001024 1024 70 550 13440 0.767744 0.850656 10.1978 26.1535 38.0521 38.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.000512 4096 135 3450 17664 5.77581 6.61952 221.649 209.235 443.352 443.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 6.4e-05 1024 100 2575 300288 17.5741 13.4967 827.108 418.539 1276.82 1276.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 0.000128 2048 245 1075 132096 18.1477 14.3418 303.353 418.855 754.8 754.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.000128 512 230 250 110592 7.9912 3.39958 16.9047 103.303 131.779 131.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 6.4e-05 4096 160 4750 156672 134.777 55.3635 3354.27 1665.92 5210.49 5210.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 0.000512 2048 70 175 37824 3.49389 11.7167 121.097 136.349 136.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 6.4e-05 512 390 250 159744 22.4453 6.61347 25.4238 206.365 261.058 261.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.001024 512 50 50 18816 0.362496 0.446944 17.8438 18.6959 18.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000128 1024 470 500 127488 11.4587 6.82787 75.601 208.455 302.473 302.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.001024 1024 70 550 13800 0.7784 0.855872 15.659 26.3243 43.7089 43.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.000512 4096 135 3450 17600 5.79379 6.58989 332.246 208.989 553.692 553.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 6.4e-05 1024 100 2575 301200 17.664 13.534 1239.61 419.545 1690.46 1690.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 0.000128 2048 245 1075 132400 18.2558 14.4148 452.946 419.201 904.92 905.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.000128 512 230 250 108800 8.1191 3.40771 24.401 103.332 139.446 139.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 6.4e-05 4096 160 4750 158400 135.741 55.7466 5061.77 1675.61 6929.04 6929.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 0.000512 2048 70 175 37900 3.48518 17.2119 121.997 142.736 142.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 6.4e-05 512 390 250 166400 22.0502 6.63536 39.2836 206.488 274.671 274.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.001024 512 50 50 18900 0.363968 0.679872 16.805 17.8904 17.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000128 1024 470 500 128000 11.5782 6.84208 112.597 209.659 340.81 340.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.001024 1024 70 550 13600 0.77152 0.851968 10.3649 26.1628 38.2332 38.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.000512 4096 135 3450 17600 5.80336 6.61299 224.347 209.335 446.171 446.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 6.4e-05 1024 100 2575 300800 17.6047 13.5955 829.94 418.75 1279.99 1280.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 0.000128 2048 245 1075 132000 18.2215 14.3645 304.692 419.086 756.469 756.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.000128 512 230 250 108800 8.12909 3.40275 16.5697 103.294 131.577 131.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 6.4e-05 4096 160 4750 156800 135.327 55.5295 3364.61 1666.01 5221.64 5221.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 0.000512 2048 70 175 37800 3.48365 11.6634 121.352 136.543 136.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 6.4e-05 512 390 250 166400 22.0382 6.62685 26.3465 206.28 261.502 261.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.001024 512 50 50 18800 0.362496 0.470656 17.7971 18.6724 18.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000128 1024 470 500 126400 11.5568 6.87219 74.9779 208.525 302.057 302.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.001024 1024 70 550 13664 0.761856 0.849152 14.27 26.1298 42.0952 42.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.000512 4096 135 3450 17696 5.75318 6.5761 320.503 208.605 541.511 541.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 6.4e-05 1024 100 2575 301056 17.5812 13.5124 1210.68 418.97 1660.85 1660.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 0.000128 2048 245 1075 132608 18.1419 14.3647 440.57 418.524 891.706 891.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.000128 512 230 250 111104 8.00454 3.40371 24.1899 103.58 139.363 139.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 6.4e-05 4096 160 4750 157696 135.284 55.6564 4856.41 1673.36 6720.88 6721.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 0.000512 2048 70 175 37856 3.47981 16.5282 120.654 140.706 140.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 6.4e-05 512 390 250 164864 22.2109 6.64208 37.6087 206.969 273.647 273.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.001024 512 50 50 18928 0.364544 0.616256 16.8631 17.8884 17.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000128 1024 470 500 128128 11.5069 6.83965 109.548 209.35 337.373 337.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.001024 1024 70 550 13440 0.768 0.851904 9.62147 26.3095 37.6333 37.7102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.000512 4096 135 3450 17472 5.73763 6.56323 209.328 208.182 429.883 429.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 6.4e-05 1024 100 2575 300160 17.5436 14.874 791.336 418.87 1242.73 1242.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 0.000128 2048 245 1075 132608 18.1207 14.3316 289.708 419.232 741.493 741.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.000128 512 230 250 107520 7.88851 3.36941 15.69 101.339 128.466 128.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 6.4e-05 4096 160 4750 157696 135.037 55.6063 3175.3 1675.08 5041.19 5041.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 0.000512 2048 70 175 37632 3.4575 11.1391 122.575 137.214 137.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1000 6.4e-05 512 390 250 157696 21.947 6.56208 23.5396 202.41 254.669 254.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.001024 512 50 50 18816 0.36272 0.479232 17.4893 18.3735 18.4361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000128 1024 470 500 127232 11.5368 6.83466 71.4979 209.674 299.673 299.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.001024 1024 70 550 13440 0.768 0.846336 13.5364 26.0739 41.3108 41.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.000512 4096 135 3450 17760 5.80048 6.60554 311.582 209.691 533.753 533.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 6.4e-05 1024 100 2575 300960 17.6088 13.5237 1172.49 418.984 1622.71 1622.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 0.000128 2048 245 1075 132480 18.2038 14.3555 426.778 419.148 878.593 878.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.000128 512 230 250 111360 7.97274 3.39968 23.5163 103.326 138.398 138.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 6.4e-05 4096 160 4750 157440 135.482 55.6216 4686.79 1670.69 6548.75 6548.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 0.000512 2048 70 175 37800 3.47088 16.1063 121.144 140.765 140.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 6.4e-05 512 390 250 161280 22.3837 6.63549 35.4168 206.464 271.114 271.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.001024 512 50 50 18960 0.364096 0.630656 17.9119 18.9505 19.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000128 1024 470 500 127680 11.5156 6.84163 105.516 209.016 333.02 333.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.001024 1024 70 550 13440 0.765856 0.851968 9.79962 26.2146 37.7169 37.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.000512 4096 135 3450 17280 5.72301 6.52096 200.594 207.402 420.314 420.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 6.4e-05 1024 100 2575 300480 17.5613 13.545 774.418 418.8 1224.43 1224.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 0.000128 2048 245 1075 131520 18.1515 14.3606 281.449 417.923 731.983 732.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.000128 512 230 250 107520 8.19555 3.39898 15.5092 103.446 130.729 130.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 6.4e-05 4096 160 4750 157440 135.15 55.5963 3124.75 1669.63 4985.29 4985.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 0.000512 2048 70 175 37680 3.47008 11.0394 121.258 135.812 135.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 6.4e-05 512 390 250 153600 22.8982 6.62323 22.7871 206.308 258.827 258.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.001024 512 50 50 18720 0.368864 0.501312 16.7158 17.6293 17.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000128 1024 470 500 126720 11.5294 6.84032 70.2055 209 297.705 297.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.001024 1024 70 550 13568 0.767968 0.849888 13.8255 26.0749 41.5991 41.6776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.000512 4096 135 3450 17664 5.78902 6.62973 297.605 209.579 519.674 519.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 6.4e-05 1024 100 2575 301056 17.5643 13.5013 1118.08 419.134 1568.38 1568.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 0.000128 2048 245 1075 132096 18.1486 14.369 406.737 418.033 857.387 857.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 0.000128 512 230 250 110592 8.21075 3.41046 22.5013 104.638 138.944 139.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 6.4e-05 4096 160 4750 157696 135.056 55.5407 4503.12 1670.98 6364.85 6364.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 0.000512 2048 70 175 37888 3.48979 15.3808 121.603 140.517 140.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 6.4e-05 512 390 250 172032 22.0135 6.7063 36.2226 209.004 274.156 274.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.001024 512 50 50 18944 0.366304 0.643648 19.2023 20.2556 20.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000128 1024 470 500 128000 11.49 6.86179 101.09 209.059 328.628 328.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 0.001024 1024 70 550 13312 0.766144 0.846528 9.52909 25.9122 37.1357 37.2117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.000512 4096 135 3450 16896 5.71965 6.53517 200.312 207.636 420.272 420.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 6.4e-05 1024 100 2575 300032 17.5402 13.4835 785.816 418.17 1235.11 1235.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 0.000128 2048 245 1075 132096 18.1405 14.5017 287.399 418.596 738.741 738.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.000128 512 230 250 106496 8.43795 3.41206 15.7222 104.897 132.654 132.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 6.4e-05 4096 160 4750 155648 135.453 55.5485 3176.42 1672.46 5040.04 5040.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 0.000512 2048 70 175 37632 3.4641 11.1063 123.472 138.084 138.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1000 6.4e-05 512 390 250 163840 22.6196 6.70813 24.6431 209.212 263.395 263.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.001024 512 50 50 18688 0.362624 0.54272 17.9976 18.9441 19.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000128 1024 470 500 126976 11.5348 6.82877 71.3924 209.343 299.228 299.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.001024 1024 70 544 13760 0.769632 0.8544 10.073 26.284 38.0599 38.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 0.000512 4096 135 3456 17920 5.79059 6.61882 218.965 209.369 440.815 440.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 6.4e-05 1024 100 2560 301568 17.5705 13.5073 812.366 419.124 1262.67 1262.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1220 0.000128 2048 245 1088 132864 18.1466 14.3624 347.876 419.075 799.56 799.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 950 0.000128 512 230 256 117760 7.77558 3.41152 30.6247 104.554 146.554 146.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 6.4e-05 4096 160 4736 157184 135.315 55.6052 3277.4 1675.37 5143.85 5143.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 0.000512 2048 70 160 38080 3.49661 10.1039 121.247 134.891 134.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1000 6.4e-05 512 390 256 176128 21.7244 6.70749 42.7713 208.982 280.403 280.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1610 0.001024 512 50 64 18912 0.364544 0.925696 17.6821 19.0141 19.0698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1590 0.000128 1024 470 512 128768 11.5269 6.83213 134.31 209.588 362.388 362.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.001024 1024 70 544 13696 0.772096 0.856064 14.946 26.3441 43.0006 43.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 470 0.000512 4096 135 3456 17792 5.78355 6.62138 140.038 209.378 361.892 361.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 6.4e-05 1024 100 2560 301312 17.5645 13.7092 522.689 419.34 973.399 973.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1220 0.000128 2048 245 1088 132864 18.258 14.3606 540.216 419.505 992.447 992.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 950 0.000128 512 230 256 116736 7.83235 3.41402 29.8402 104.664 145.933 146.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 6.4e-05 4096 160 4736 156672 135.567 55.5912 2099.32 1676.92 3967.56 3967.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1640 0.000512 2048 70 160 38016 3.48086 6.67994 123.038 133.24 133.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1000 6.4e-05 512 390 256 176128 21.7635 6.70698 47.2831 209.11 285.075 285.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1610 0.001024 512 50 64 18880 0.36704 0.93184 19.1058 20.447 20.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.000128 1024 470 512 128512 11.5649 6.82912 134.239 209.802 362.561 362.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.001024 1024 70 544 13760 0.772096 0.857056 10.2686 26.29 38.2671 38.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 0.000512 4096 135 3456 17920 5.80467 6.61504 224.031 209.487 446.012 446.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 6.4e-05 1024 100 2560 301440 17.6262 14.4132 830.189 419.266 1281.6 1281.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 0.000128 2048 245 1088 132960 18.2388 14.3909 305.865 419.449 758.043 758.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.000128 512 230 256 117760 7.82998 3.42307 19.8412 104.982 136.261 136.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 6.4e-05 4096 160 4736 157440 135.831 55.7121 3355.59 1677.22 5224.52 5224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 0.000512 2048 70 160 38040 3.4775 10.3035 124.164 137.989 138.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1000 6.4e-05 512 390 256 176640 21.7939 6.73248 28.438 209.761 266.934 267.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.001024 512 50 64 18920 0.364544 0.551104 18.1336 19.0926 19.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.000128 1024 470 512 128640 11.5596 6.84442 76.2068 209.748 304.487 304.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.001024 1024 70 544 13600 0.766784 0.85296 6.89158 26.2159 34.813 34.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 0.000512 4096 135 3456 17760 5.77536 6.60685 142.664 209.12 364.238 364.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 6.4e-05 1024 100 2560 301440 17.5726 14.2766 533.487 419.006 984.445 984.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1220 0.000128 2048 245 1088 132800 18.1658 14.3581 266.672 419.201 718.501 718.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.000128 512 230 256 117760 7.83078 3.41843 14.7005 104.927 131.058 131.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 6.4e-05 4096 160 4736 157440 135.409 55.6637 2155.56 1675.6 4022.39 4022.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 0.000512 2048 70 160 38000 3.47622 6.72541 123.968 134.212 134.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1000 6.4e-05 512 390 256 174080 22.0427 6.72563 41.7546 211.003 281.74 281.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1610 0.001024 512 50 64 18880 0.364992 0.970752 17.5865 18.9656 19.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 0.000128 1024 470 512 128640 11.5555 6.83856 117.692 209.648 345.862 345.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.001024 1024 70 544 13728 0.765952 0.853184 11.2856 26.213 39.2011 39.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.000512 4096 135 3456 17856 5.77526 6.6089 242.042 209.442 463.938 464.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 6.4e-05 1024 100 2560 301440 17.5944 13.5402 894.665 419.215 1345.11 1345.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 0.000128 2048 245 1088 132864 18.1476 14.3585 331.545 418.946 783.101 783.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.000128 512 230 256 116736 7.77798 3.4088 19.3483 104.205 134.925 135.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 6.4e-05 4096 160 4736 156672 135.466 55.6523 3615.05 1672.55 5478.87 5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 0.000512 2048 70 160 38064 3.48704 11.3705 123.816 138.716 138.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1000 6.4e-05 512 390 256 175104 21.6489 6.68467 29.6589 208.292 266.499 266.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.001024 512 50 64 18912 0.365088 0.602848 18.0449 19.0587 19.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.000128 1024 470 512 128256 11.5046 6.84227 81.9177 209.24 309.634 309.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.001024 1024 70 544 13632 0.76784 0.85232 7.24522 26.303 35.2488 35.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.000512 4096 135 3456 17664 5.77059 6.58912 153.323 208.868 374.628 374.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 6.4e-05 1024 100 2560 301056 17.5308 13.5004 576.358 419.219 1026.72 1026.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 0.000128 2048 245 1088 132480 18.1268 14.3518 212.602 428.261 678.915 679.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.000128 512 230 256 113664 7.81706 3.39891 15.69 103.311 130.398 130.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 6.4e-05 4096 160 4736 156672 135.154 55.5963 2303.77 1674.38 4169.06 4169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 0.000512 2048 70 160 38016 3.4856 7.52026 120.627 131.675 131.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1000 6.4e-05 512 390 256 172032 21.475 6.61504 20.8375 206.38 255.516 255.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.001024 512 50 64 18816 0.363616 0.397312 17.8339 18.6347 18.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.000128 1024 470 512 128256 11.4839 6.83021 53.4483 209.503 281.399 281.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.001024 1024 70 544 13664 0.769696 0.852 10.7639 26.2204 38.69 38.7664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.000512 4096 135 3456 17920 5.79994 6.6079 238.789 209.664 460.93 461.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 6.4e-05 1024 100 2560 301280 17.6328 13.521 886.628 419.216 1337.1 1337.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 0.000128 2048 245 1088 132832 18.1947 14.3708 327.55 419.381 779.595 779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.000128 512 230 256 116480 7.88518 3.41734 18.9219 104.819 135.221 135.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 6.4e-05 4096 160 4736 156800 135.713 55.7124 3543.91 1674.03 5409.53 5409.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 0.000512 2048 70 160 38024 3.47341 11.1022 124.076 138.692 138.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 1000 6.4e-05 512 390 256 175616 21.8428 6.72768 29.4537 209.433 267.662 267.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.001024 512 50 64 18872 0.364736 0.579904 18.1111 19.0985 19.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000128 1024 470 512 128128 11.5594 6.84646 81.4309 209.433 309.393 309.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.001024 1024 70 544 13440 0.765504 0.847936 7.12938 26.1509 34.9797 35.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.000512 4096 135 3456 17696 5.75693 6.57187 150.805 208.785 371.994 372.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 6.4e-05 1024 100 2560 301056 17.5677 13.5169 565.63 419.332 1016.15 1016.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 0.000128 2048 245 1088 132608 18.147 14.359 211.236 418.962 662.81 662.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.000128 512 230 256 114688 7.81888 3.40173 12.3701 103.663 127.44 127.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 6.4e-05 4096 160 4736 155904 135.715 55.6644 2257.91 1674.49 4123.95 4124.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 0.000512 2048 70 160 37968 3.47712 7.2745 122.782 133.576 133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1000 6.4e-05 512 390 256 172032 21.6742 6.64627 19.0142 207.088 254.64 254.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.001024 512 50 64 18816 0.364576 0.397312 18.9389 19.7443 19.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.000128 1024 470 512 128128 11.515 6.83418 52.9956 209.532 281.004 281.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.001024 1024 70 544 13440 0.772096 0.848416 6.02762 26.0756 33.8046 33.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 0.000512 4096 135 3456 17472 5.76925 6.55363 122.105 208.48 342.977 343.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 6.4e-05 1024 100 2560 300384 17.6335 13.8076 463.498 418.788 913.828 913.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 0.000128 2048 245 1088 132384 18.1941 14.3787 175.486 419.079 627.237 627.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.000128 512 230 256 112896 8.11562 3.41757 13.3196 104.903 129.933 130.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 6.4e-05 4096 160 4736 155904 136.055 55.722 1858.55 1674.94 3725.43 3725.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 0.000512 2048 70 160 37800 3.4679 6.11341 124.428 134.052 134.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1000 6.4e-05 512 390 256 172032 22.1592 6.72822 17.5058 209.601 256.208 256.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.001024 512 50 64 18648 0.36224 0.387072 19.0931 19.8843 19.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.000128 1024 470 512 127680 11.5484 6.83418 44.0823 209.596 272.189 272.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.001024 1024 70 544 13696 0.772096 0.853024 11.2674 26.3253 39.2997 39.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.000512 4096 135 3456 17792 5.78176 6.61709 240.177 209.208 461.86 461.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 6.4e-05 1024 100 2560 301312 17.5747 13.4961 862.66 418.992 1312.83 1312.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 0.000128 2048 245 1088 132864 18.1498 14.388 333.505 419.138 785.288 785.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.000128 512 230 256 116736 7.82752 3.41133 19.4603 104.575 135.454 135.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 6.4e-05 4096 160 4736 156672 135.584 55.6132 3564.59 1675.55 5431.5 5431.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 0.000512 2048 70 160 38016 3.4775 11.4183 123.328 138.268 138.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 6.4e-05 512 390 256 176128 21.6815 6.70931 29.966 208.934 267.504 267.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.001024 512 50 64 18880 0.364544 0.6144 18.135 19.1566 19.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000128 1024 470 512 128512 11.4967 6.83258 83.4706 209.624 311.558 311.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.001024 1024 70 544 13312 0.770048 0.84832 7.58579 26.0873 35.3755 35.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.000512 4096 135 3456 17664 5.79424 6.6311 161.746 209.747 383.991 384.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 6.4e-05 1024 100 2560 301056 17.566 13.4994 553.405 419.474 1004.05 1004.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 0.000128 2048 245 1088 132096 18.1415 14.3383 224.778 418.35 675.714 675.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.000128 512 230 256 114688 7.94787 3.4081 13.2292 104.717 129.485 129.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 6.4e-05 4096 160 4736 155648 135.394 55.5326 2370.97 1671.98 4234.04 4234.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 0.000512 2048 70 160 37888 3.47498 7.77072 123.242 134.53 134.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 1000 6.4e-05 512 390 256 172032 22.0036 6.7072 20.1805 209.175 258.281 258.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.001024 512 50 64 18816 0.366176 0.46096 18.0877 18.9555 19.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000128 1024 470 512 128000 11.4835 6.82682 56.5761 209.228 284.247 284.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.001024 1024 70 544 13440 0.770048 0.849536 6.65194 26.1524 34.5082 34.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.000512 4096 135 3456 17664 5.77098 6.6128 134.053 209.194 355.704 355.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 6.4e-05 1024 100 2560 300288 17.5634 13.5146 463.495 418.458 913.131 913.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 0.000128 2048 245 1088 132096 18.1369 14.3462 187.307 418.79 638.68 638.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.000128 512 230 256 110592 8.00093 3.39098 10.7927 103.286 125.654 125.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 6.4e-05 4096 160 4736 153600 135.6 55.372 1933.63 1665.61 3790.38 3790.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 0.000512 2048 70 160 37824 3.47526 6.64986 120.525 130.692 130.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1000 6.4e-05 512 390 256 172032 21.5286 6.61315 17.0625 206.27 251.687 251.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.001024 512 50 64 18624 0.362496 0.368608 17.7541 18.5268 18.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.000128 1024 470 512 127488 11.4722 6.82749 47.4126 208.415 274.254 274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.001024 1024 70 544 13680 0.774144 0.85536 15.163 26.316 43.1929 43.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.000512 4096 135 3456 17712 5.79379 6.60672 341.856 209.104 563.437 563.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 6.4e-05 1024 100 2560 301248 17.6103 13.5251 1275.73 418.897 1725.87 1725.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 0.000128 2048 245 1088 132768 18.186 14.3712 471.841 418.996 923.495 923.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.000128 512 230 256 115200 7.81718 3.41018 27.1508 103.744 142.307 142.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 6.4e-05 4096 160 4736 156672 135.853 55.7056 5104.46 1675.34 6971.52 6971.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 0.000512 2048 70 160 38016 3.48157 16.0299 122.691 142.245 142.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 6.4e-05 512 390 256 170496 21.8771 6.66442 41.1269 207.312 277.192 277.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.001024 512 50 64 18864 0.363328 0.845824 17.9406 19.1922 19.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000128 1024 470 512 128448 11.5418 6.84365 117.176 209.584 345.276 345.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.001024 1024 70 544 13536 0.765952 0.854304 10.0393 26.2182 37.9597 38.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.000512 4096 135 3456 17568 5.79776 6.61299 212.82 209.465 434.772 434.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 6.4e-05 1024 100 2560 301248 17.5535 13.592 808.46 418.931 1258.64 1258.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 0.000128 2048 245 1088 132480 18.1613 14.3869 295.934 419.181 747.769 747.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.000128 512 230 256 110592 7.87357 3.38227 17.2337 102.225 130.893 131.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 6.4e-05 4096 160 4736 154368 135.822 55.5689 3252.94 1669.52 5114.03 5114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 0.000512 2048 70 160 37872 3.47136 10.39 121.94 135.847 135.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 6.4e-05 512 390 256 165888 21.6841 6.57738 26.4796 205.81 260.764 260.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.001024 512 50 64 18720 0.362496 0.550304 17.6026 18.5558 18.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000128 1024 470 512 127872 11.4779 6.83622 74.9179 208.873 302.236 302.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 0.001024 1024 70 544 12960 0.766688 0.843776 8.31693 25.9499 35.9606 36.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.000512 4096 135 3456 17280 5.73226 6.5287 174.826 207.733 394.888 394.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 6.4e-05 1024 100 2560 300672 17.6258 13.527 669.177 419.041 1119.47 1119.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 0.000128 2048 245 1088 132192 18.176 14.3923 244.569 418.229 695.466 695.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.000128 512 230 256 110592 7.90282 3.38944 14.3614 102.375 128.207 128.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 6.4e-05 4096 160 4736 155520 135.723 55.6271 2667.42 1671.09 4530.02 4530.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 0.000512 2048 70 160 37800 3.4703 8.52378 123.124 135.16 135.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 1000 6.4e-05 512 390 256 165888 21.7271 6.58186 22.2374 204.428 255.19 255.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.001024 512 50 64 18576 0.362144 0.518144 17.5579 18.4793 18.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000128 1024 470 512 127872 11.5276 6.84442 62.503 209.177 290.177 290.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.001024 1024 70 544 13600 0.76592 0.853568 14.7438 26.2144 42.6608 42.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.000512 4096 135 3456 17760 5.76922 6.6048 318.089 209.119 539.657 539.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 6.4e-05 1024 100 2560 301440 17.5712 13.5148 1185.68 419.012 1635.87 1635.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 0.000128 2048 245 1088 132800 18.1518 14.3732 438.772 419.13 890.536 890.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.000128 512 230 256 117760 7.8169 3.41792 26.2095 104.933 142.56 142.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 6.4e-05 4096 160 4736 157440 135.369 55.6771 4814.18 1675.81 6681.2 6681.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 0.000512 2048 70 160 38000 3.4783 15.1913 124.828 143.541 143.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 6.4e-05 512 390 256 174080 21.9871 6.71971 39.6237 209.633 278.176 278.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.001024 512 50 64 18880 0.364608 0.78848 18.1773 19.3702 19.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000128 1024 470 512 128640 11.508 6.84362 109.662 209.643 337.782 337.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.001024 1024 70 544 13440 0.765856 0.84992 10.2421 26.1381 38.0808 38.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.000512 4096 135 3456 17600 5.75251 6.59472 215.347 208.892 436.66 436.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 6.4e-05 1024 100 2560 301440 17.5372 15.1521 795.636 419.516 1247.94 1248.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 0.000128 2048 245 1088 131840 18.0945 14.4161 294.096 418.079 744.786 744.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.000128 512 230 256 112640 7.8695 3.39949 16.9755 103.367 131.791 131.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 6.4e-05 4096 160 4736 156160 135.629 55.6028 3220.81 1677.66 5089.86 5090
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 0.000512 2048 70 160 37920 3.48365 10.3424 121.815 135.684 135.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 6.4e-05 512 390 256 163840 22.1217 6.61971 25.1565 206.457 260.566 260.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.001024 512 50 64 18720 0.362528 0.605344 18.8598 19.8692 19.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000128 1024 470 512 126720 11.4453 6.81779 72.8108 208.243 299.446 299.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.001024 1024 70 544 13440 0.767456 0.85104 8.49741 26.2333 36.4345 36.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.000512 4096 135 3456 17280 5.72045 6.52493 178.947 207.579 398.844 398.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 6.4e-05 1024 100 2560 300480 17.5761 13.5112 665.938 419.152 1116.28 1116.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 0.000128 2048 245 1088 131520 18.1315 14.3967 245.734 418.249 696.614 696.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.000128 512 230 256 115200 7.75082 3.39968 14.864 103.412 129.607 129.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 6.4e-05 4096 160 4736 153600 136.274 55.5918 2668.37 1671.03 4531.43 4531.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 0.000512 2048 70 160 37680 3.46406 8.64688 122.858 135.013 135.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 6.4e-05 512 390 256 168960 21.7927 6.62221 21.9716 206.478 257.075 257.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.001024 512 50 64 18720 0.364608 0.569344 17.8648 18.8414 18.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000128 1024 470 512 126720 11.5258 6.84237 61.2485 209.18 288.924 289.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.001024 1024 70 544 13632 0.769344 0.855328 13.3005 26.2812 41.2886 41.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.000512 4096 135 3456 17664 5.75085 6.59178 300.78 208.689 521.885 521.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 6.4e-05 1024 100 2560 301056 17.5191 13.5639 1132.09 418.859 1582.14 1582.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 0.000128 2048 245 1088 132480 18.1168 14.3441 416.158 418.575 867.296 867.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.000128 512 230 256 113664 7.81696 3.39354 24.1152 103.224 138.73 138.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 6.4e-05 4096 160 4736 156672 135.18 55.5889 4524.75 1672.96 6388.64 6388.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 0.000512 2048 70 160 38016 3.4857 14.5411 123.638 141.706 141.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 6.4e-05 512 390 256 172032 21.5097 6.61914 37.1475 206.267 271.758 271.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.001024 512 50 64 18816 0.363072 0.753568 18.9338 20.094 20.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000128 1024 470 512 128256 11.4948 6.8361 104.058 209.321 331.841 331.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.001024 1024 70 544 13440 0.767936 0.84992 9.33101 26.1516 37.1827 37.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.000512 4096 135 3456 17664 5.7727 6.60976 195.817 209.202 417.473 417.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 6.4e-05 1024 100 2560 300288 17.5531 13.5077 730.398 418.466 1180.03 1180.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 0.000128 2048 245 1088 132096 18.1351 14.3442 269.867 418.823 721.273 721.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.000128 512 230 256 110592 7.9992 3.39626 15.5203 103.288 130.388 130.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 6.4e-05 4096 160 4736 153600 135.572 55.3508 2892.67 1665.62 4749.38 4749.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 0.000512 2048 70 160 37824 3.47648 9.52925 122.635 135.684 135.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 6.4e-05 512 390 256 172032 21.5158 6.6136 24.6965 206.273 259.314 259.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.001024 512 50 64 18624 0.36064 0.496096 17.7557 18.6562 18.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000128 1024 470 512 127488 11.4631 6.82394 68.0041 208.422 294.839 294.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 0.001024 1024 70 544 13248 0.763168 0.847488 8.31802 26.0146 36.024 36.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.000512 4096 135 3456 17280 5.75437 6.59213 168.82 208.64 389.883 389.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 6.4e-05 1024 100 2560 300672 17.5519 13.5542 638.455 419.028 1088.69 1088.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 0.000128 2048 245 1088 131328 18.1428 14.4309 233.8 417.935 684.408 684.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.000128 512 230 256 101376 7.98333 3.34979 12.4567 99.2148 123.187 123.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 6.4e-05 4096 160 4736 152064 135.122 55.1858 2477.41 1657.17 4325.05 4325.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 0.000512 2048 70 160 37728 3.47389 8.28381 121.914 133.714 133.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 6.4e-05 512 390 256 147456 21.9592 6.53741 18.4157 198.06 245.184 245.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.001024 512 50 64 18432 0.360448 0.425696 16.9941 17.8212 17.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000128 1024 470 512 126720 11.3966 6.8057 58.5429 207.48 284.352 284.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.001024 1024 70 544 13600 0.776544 0.854016 13.8404 26.3014 41.8542 41.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.000512 4096 135 3456 17600 5.7871 6.58381 297.011 208.828 518.28 518.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 6.4e-05 1024 100 2560 301200 17.6534 13.5311 1113.25 419.206 1563.74 1563.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 0.000128 2048 245 1088 132800 18.2556 14.3669 410.775 418.906 862.402 862.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.000128 512 230 256 115200 7.75885 3.40227 24.0071 103.24 138.588 138.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 6.4e-05 4096 160 4736 156800 135.803 55.7434 4461.08 1674.28 6327.06 6327.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 0.000512 2048 70 160 38000 3.4888 13.9899 123.732 141.254 141.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 6.4e-05 512 390 256 172800 21.5609 6.63552 36.8242 206.328 271.558 271.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.001024 512 50 64 18800 0.364864 0.776192 17.8718 19.0557 19.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000128 1024 470 512 128000 11.5678 6.84646 101.937 209.501 329.979 330.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.001024 1024 70 544 13200 0.768 0.851968 9.50029 26.1861 37.3896 37.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.000512 4096 135 3456 17600 5.79174 6.61107 206.459 209.486 428.422 428.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 6.4e-05 1024 100 2560 300800 17.5991 13.5213 771.279 419.041 1221.55 1221.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 0.000128 2048 245 1088 132800 18.2045 14.3748 285.962 419.396 738.037 738.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.000128 512 230 256 115200 7.75283 3.40326 17.1076 103.484 131.93 132.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 6.4e-05 4096 160 4736 153600 136.132 55.5377 3084.27 1667.18 4943.29 4943.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 0.000512 2048 70 160 37800 3.46931 9.72512 120.636 133.873 133.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 6.4e-05 512 390 256 166400 22.0558 6.62733 25.2366 206.426 260.552 260.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.001024 512 50 64 18600 0.361056 0.537984 17.7563 18.6983 18.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000128 1024 470 512 126400 11.5588 6.84486 70.821 208.725 298.08 298.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 0.001024 1024 70 544 13200 0.77616 0.858112 8.13702 26.3199 36.1741 36.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.000512 4096 135 3456 16800 5.75014 6.53725 163.525 207.903 383.791 383.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 6.4e-05 1024 100 2560 300000 17.6751 14.5111 641.214 419.227 1092.73 1092.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 0.000128 2048 245 1088 130800 18.1859 14.4322 234.832 416.471 684.026 684.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.000128 512 230 256 115200 7.78531 3.40198 14.5431 103.451 129.368 129.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 6.4e-05 4096 160 4736 153600 136.929 55.7543 2541.69 1676.5 4411.05 4411.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 0.000512 2048 70 160 37800 3.48979 8.6569 121.784 133.973 134.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 6.4e-05 512 390 256 172800 21.5649 6.6423 21.7822 206.521 256.724 256.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.001024 512 50 64 18600 0.363968 0.45056 18.8761 19.7329 19.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000128 1024 470 512 124800 11.474 6.8207 58.4509 206.688 283.569 283.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.001024 1024 70 544 13440 0.763936 0.848576 13.1319 26.1552 40.9844 41.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.000512 4096 135 3456 17696 5.74714 6.56998 287.818 208.781 508.988 509.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 6.4e-05 1024 100 2560 301056 17.566 13.519 1080.56 419.325 1531.08 1531.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 0.000128 2048 245 1088 132608 18.1443 14.352 400.182 418.946 851.721 851.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.000128 512 230 256 114688 7.80765 3.40195 23.2748 103.667 138.332 138.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 6.4e-05 4096 160 4736 155904 135.719 55.6661 4346.46 1674.67 6212.67 6212.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 0.000512 2048 70 160 37968 3.48112 13.6333 122.584 139.74 139.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 6.4e-05 512 390 256 172032 21.6751 6.64371 35.8685 207.08 271.478 271.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.001024 512 50 64 18816 0.36144 0.71264 17.9436 19.0588 19.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000128 1024 470 512 128128 11.506 6.83213 99.7963 209.529 327.793 327.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 0.001024 1024 70 544 13440 0.769568 0.851968 9.39206 26.2824 37.3765 37.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.000512 4096 135 3456 17472 5.73645 6.55658 200.995 207.999 421.359 421.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 6.4e-05 1024 100 2560 300160 17.5436 13.4943 749.271 418.514 1198.93 1199.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 0.000128 2048 245 1088 132608 18.1201 14.37 279.49 418.896 730.977 731.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.000128 512 230 256 107520 7.89584 3.37101 15.4755 101.251 128.171 128.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 6.4e-05 4096 160 4736 154112 136.031 55.6022 3004.2 1673.62 4869.62 4869.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 0.000512 2048 70 160 37856 3.48301 9.85626 122.533 135.915 135.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 6.4e-05 512 390 256 157696 21.9685 6.56458 23.1231 202.173 254.035 254.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.001024 512 50 64 18592 0.362976 0.581632 17.4124 18.4005 18.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000128 1024 470 512 127232 11.5326 6.8359 69.8414 209.499 297.836 297.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 0.001024 1024 70 544 12768 0.758144 0.839584 7.96262 25.8506 35.4936 35.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 0.000512 4096 135 3456 16800 5.72058 6.52902 158.912 207.578 378.813 378.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 6.4e-05 1024 100 2560 299712 17.5767 13.5103 617.979 419.021 1068.19 1068.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 0.000128 2048 245 1088 131712 18.1839 14.3674 229.112 419.535 681.298 681.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.000128 512 230 256 107520 7.91722 3.37741 12.9195 101.41 125.814 125.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 6.4e-05 4096 160 4736 155904 135.772 55.6498 2484.49 1675.67 4351.75 4351.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 0.000512 2048 70 160 37632 3.47085 8.50038 122.404 134.417 134.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 6.4e-05 512 390 256 150528 22.4874 6.57379 18.5486 202.421 250.245 250.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.001024 512 50 64 18480 0.360672 0.482272 18.4717 19.3585 19.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000128 1024 470 512 126336 11.6018 6.84301 56.7253 209.824 285.123 285.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.001024 1024 70 544 13440 0.770368 0.847616 13.4335 26.0584 41.1941 41.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.000512 4096 135 3456 17760 5.7959 6.60816 287.47 209.368 509.315 509.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 6.4e-05 1024 100 2560 300960 17.6128 13.527 1050.17 418.695 1500.11 1500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 0.000128 2048 245 1088 132480 18.2001 14.3544 389.318 418.919 840.899 841.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.000128 512 230 256 115200 7.76355 3.39795 23.2003 103.259 137.802 137.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 6.4e-05 4096 160 4736 155520 135.697 55.6234 4287.93 1669.5 6148.91 6149.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 0.000512 2048 70 160 37920 3.48656 13.4783 120.965 137.974 138.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 6.4e-05 512 390 256 168960 21.8243 6.6295 34.2519 206.343 269.26 269.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.001024 512 50 64 18840 0.364576 0.741952 17.8828 19.0315 19.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000128 1024 470 512 127680 11.5178 6.83827 96.6363 208.875 323.997 324.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.001024 1024 70 544 13440 0.769376 0.850528 9.75853 26.2396 37.7004 37.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.000512 4096 135 3456 17280 5.71859 6.53136 199.331 207.606 419.262 419.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 6.4e-05 1024 100 2560 300480 17.5402 13.5105 757.888 419.197 1208.24 1208.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 0.000128 2048 245 1088 131520 18.1466 14.3524 279.262 418.314 730.177 730.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.000128 512 230 256 115200 7.74838 3.40173 16.7108 103.427 131.466 131.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 6.4e-05 4096 160 4736 153600 136.225 55.6048 2983.94 1671.24 4847.18 4847.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 0.000512 2048 70 160 37680 3.46352 9.82429 118.66 131.989 132.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 6.4e-05 512 390 256 168960 21.7789 6.62422 24.6795 206.508 259.802 259.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.001024 512 50 64 18720 0.365536 0.591168 17.8668 18.8671 18.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000128 1024 470 512 126720 11.5269 6.83827 69.6812 209.214 297.389 297.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 0.001024 1024 70 544 12960 0.768224 0.839072 8.05101 25.757 35.4984 35.5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.000512 4096 135 3456 16560 5.7303 6.51059 157.399 206.958 376.669 376.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 6.4e-05 1024 100 2560 299520 17.6071 14.735 624.255 418.066 1074.76 1074.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 0.000128 2048 245 1088 131040 18.2554 14.381 229.924 418.611 681.272 681.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.000128 512 230 256 103680 8.06979 3.37062 12.7841 100.94 125.368 125.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 6.4e-05 4096 160 4736 155520 135.886 55.6722 2521.52 1672.05 4385.29 4385.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 0.000512 2048 70 160 37440 3.44474 8.14438 119.474 131.103 131.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 6.4e-05 512 390 256 161280 21.5683 6.56589 20.0462 201.429 249.819 249.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.001024 512 50 64 18360 0.35936 0.535136 18.2906 19.2281 19.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000128 1024 470 512 126720 11.5858 6.84605 57.9692 210.633 287.161 287.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.001024 1024 70 544 13312 0.768 0.84992 12.7598 26.0658 40.5268 40.6089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.000512 4096 135 3456 17664 5.78813 6.62938 284.476 209.551 506.515 506.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 6.4e-05 1024 100 2560 301056 17.5718 13.5045 1070.39 419.081 1520.66 1520.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 0.000128 2048 245 1088 132096 18.1347 14.3772 392.86 417.902 843.377 843.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.000128 512 230 256 114688 7.95014 3.40861 22.8932 104.618 139.05 139.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 6.4e-05 4096 160 4736 155648 135.393 55.5356 4252.59 1670.41 6114.09 6114.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 0.000512 2048 70 160 37888 3.47402 13.5298 128.088 145.138 145.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 6.4e-05 512 390 256 172032 22.0039 6.70554 34.8576 208.974 272.753 272.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.001024 512 50 64 18816 0.362656 0.76944 19.1769 20.3517 20.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000128 1024 470 512 128000 11.4758 6.82803 98.244 209.027 325.706 325.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 0.001024 1024 70 544 12800 0.76496 0.843776 9.17968 25.9043 36.779 36.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 0.000512 4096 135 3456 16896 5.72442 6.53565 187.168 207.517 407.021 407.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 6.4e-05 1024 100 2560 300032 17.5329 13.4888 723.073 417.93 1172.13 1172.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 0.000128 2048 245 1088 132096 18.1549 14.3865 266.873 418.269 717.788 717.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.000128 512 230 256 114688 7.95562 3.41197 15.8166 104.723 132.089 132.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 6.4e-05 4096 160 4736 155648 135.487 55.5848 2884.47 1671.5 4747.21 4747.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 0.000512 2048 70 160 37632 3.46317 9.14496 118.657 131.308 131.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 6.4e-05 512 390 256 163840 22.6125 6.70563 22.9575 209.088 261.578 261.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.001024 512 50 64 18688 0.362752 0.632832 18.08 19.1193 19.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000128 1024 470 512 126976 11.5331 6.83245 66.311 210.886 295.695 295.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 0.001024 1024 70 544 12288 0.755712 0.8272 7.71277 25.3789 34.7572 34.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.000512 4096 135 3456 16896 5.74451 6.56179 168.77 208.182 389.334 389.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 6.4e-05 1024 100 2560 299520 17.5758 13.5759 646.217 418.73 1096.2 1096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 0.000128 2048 245 1088 130560 18.1355 14.3459 238.382 417.252 688.222 688.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.000128 512 230 256 98304 8.17261 3.34672 12.6046 99.3042 123.612 123.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 6.4e-05 4096 160 4736 147456 135.706 54.9602 2501.99 1650 4342.83 4342.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 0.000512 2048 70 160 37632 3.47434 8.96819 121.202 133.689 133.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 6.4e-05 512 390 256 147456 22.0102 6.53568 19.2331 198.17 246.165 246.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.001024 512 50 64 18432 0.361376 0.568832 17.0603 18.0346 18.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000128 1024 470 512 125952 11.363 6.80541 59.9379 206.619 284.857 284.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.001024 1024 70 560 13696 0.769408 0.857536 10.5635 26.2831 38.5589 38.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 0.000512 4096 135 3440 17664 5.78131 6.6143 219.523 209.408 441.398 441.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 6.4e-05 1024 100 2560 301312 17.5596 13.5183 827.304 419.182 1277.67 1277.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1220 0.000128 2048 245 1080 131968 18.176 14.3465 357.517 419.171 809.321 809.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.000128 512 230 280 109568 8.26202 3.41245 32.0763 104.575 148.513 148.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 6.4e-05 4096 160 4760 159232 135.036 55.6064 3378.09 1676.07 5244.98 5245.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 0.000512 2048 70 160 38080 3.4959 10.3055 122.717 136.563 136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1000 6.4e-05 512 390 240 180224 21.4244 6.7072 43.4871 208.943 280.778 280.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1610 0.001024 512 50 40 19136 0.366656 0.623328 17.664 18.6965 18.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1590 0.000128 1024 470 520 126976 11.5795 6.83338 138.021 209.613 366.178 366.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.001024 1024 70 560 13696 0.772096 0.85648 15.7755 26.325 43.8109 43.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 0.000512 4096 135 3440 17536 5.78765 6.61709 139.368 209.204 361.049 361.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 6.4e-05 1024 100 2560 301056 17.5665 13.5065 530.812 418.992 980.982 981.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1220 0.000128 2048 245 1080 131840 18.2638 14.3352 547.871 419.168 999.745 999.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 950 0.000128 512 230 280 108544 8.32842 3.41402 31.6953 104.581 148.203 148.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 6.4e-05 4096 160 4760 158720 135.108 55.5996 2160.35 1675.56 4026.78 4026.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1640 0.000512 2048 70 160 38016 3.48208 6.75098 123.514 133.792 133.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1000 6.4e-05 512 390 240 180224 21.4517 6.70925 48.7878 208.934 286.099 286.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1610 0.001024 512 50 40 19072 0.368288 0.626944 18.9809 20.0166 20.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.000128 1024 470 520 126976 11.6216 6.83014 137.81 209.63 366.024 366.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.001024 1024 70 560 13680 0.774016 0.855872 11.5959 26.297 39.606 39.6837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 0.000512 4096 135 3440 17680 5.79818 6.61434 249.506 209.532 471.524 471.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 6.4e-05 1024 100 2560 301280 17.6303 13.5291 927.755 419.359 1378.38 1378.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 0.000128 2048 245 1080 132000 18.2231 14.4143 347.73 419.591 800.062 800.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.000128 512 230 280 110080 8.29242 3.74771 23.4028 105.006 140.637 140.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 6.4e-05 4096 160 4760 159360 135.508 55.7147 3865.8 1677.01 5734.21 5734.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 0.000512 2048 70 160 38040 3.4785 11.829 121.446 136.797 136.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1000 6.4e-05 512 390 240 181760 21.416 6.72768 32.9802 209.859 271.196 271.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.001024 512 50 40 19120 0.36656 0.424352 19.2276 20.0599 20.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.000128 1024 470 520 127040 11.6032 6.84451 88.008 209.969 316.556 316.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.001024 1024 70 560 13600 0.765632 0.850368 7.7417 26.2098 35.6528 35.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 0.000512 4096 135 3440 17600 5.77126 6.60618 158.373 209.071 379.894 379.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 6.4e-05 1024 100 2560 301120 17.5749 13.5127 598.667 418.919 1048.78 1048.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1220 0.000128 2048 245 1080 131840 18.1901 14.3543 305.567 419.276 757.493 757.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.000128 512 230 280 110080 8.27389 3.41971 16.946 104.993 133.814 133.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 6.4e-05 4096 160 4760 158720 135.184 55.6708 2430.44 1675.53 4296.99 4297.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 0.000512 2048 70 160 38000 3.47955 7.60352 121.347 132.475 132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1000 6.4e-05 512 390 240 179200 21.5824 6.7193 22.9634 209.587 261.066 261.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1610 0.001024 512 50 40 19040 0.362528 0.700032 18.1304 19.2339 19.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.000128 1024 470 520 126720 11.6044 6.83622 130.825 209.604 359.002 359.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.001024 1024 70 560 13440 0.770848 0.847872 6.6392 26.0776 34.4181 34.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 0.000512 4096 135 3440 17520 5.79501 6.6121 129.238 209.532 351.247 351.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 6.4e-05 1024 100 2560 300960 17.6111 14.5162 491.153 419.035 942.419 942.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1220 0.000128 2048 245 1080 131520 18.2618 14.3727 271.31 419.25 723.299 723.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 950 0.000128 512 230 280 107520 8.2096 3.4017 35.9373 103.35 151.081 151.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 6.4e-05 4096 160 4760 157440 135.535 55.6238 1972.1 1670.55 3833.98 3834.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 0.000512 2048 70 160 37920 3.48128 6.36723 122.689 132.58 132.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1000 6.4e-05 512 390 240 176640 21.2561 6.63334 45.0022 206.421 279.528 279.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1610 0.001024 512 50 40 18960 0.363168 0.678656 17.0011 18.0861 18.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1590 0.000128 1024 470 520 125760 11.6102 6.84067 155.232 209.038 382.854 382.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.001024 1024 70 560 13632 0.768032 0.854016 10.9669 26.241 38.911 38.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.000512 4096 135 3440 17664 5.78794 6.61472 229.922 209.657 452.055 452.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 6.4e-05 1024 100 2560 301248 17.5918 13.5107 868.319 419.446 1318.98 1319.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 0.000128 2048 245 1080 131904 18.1815 14.4338 318.484 419.379 770.584 770.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.000128 512 230 280 109056 8.23126 3.40909 19.1578 104.318 135.302 135.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 6.4e-05 4096 160 4760 158976 135.265 55.6794 3530.86 1674.29 5396.26 5396.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 0.000512 2048 70 160 38064 3.4857 10.888 119.382 133.798 133.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1000 6.4e-05 512 390 240 178176 21.4491 6.68998 28.5225 208.433 265.304 265.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.001024 512 50 40 19104 0.362528 0.366784 18.0387 18.8093 18.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000128 1024 470 520 126720 11.5593 6.83622 80.2148 209.464 308.2 308.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.001024 1024 70 560 13632 0.770048 0.853408 7.38758 26.2842 35.379 35.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.000512 4096 135 3440 17472 5.75795 6.59056 150.009 208.662 371.091 371.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 6.4e-05 1024 100 2560 301056 17.5144 13.6456 565.689 418.802 1015.76 1015.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 0.000128 2048 245 1080 131712 18.1412 14.7044 208.744 418.51 660.21 660.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.000128 512 230 280 107520 8.16957 3.39347 12.7286 103.211 127.686 127.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 6.4e-05 4096 160 4760 158208 134.985 55.5887 2292.94 1672.93 4156.61 4156.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 0.000512 2048 70 160 38016 3.48774 7.37894 121.096 132.005 132.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1000 6.4e-05 512 390 240 172032 21.5183 6.61206 19.5699 206.182 254.093 254.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1610 0.001024 512 50 40 19008 0.363552 0.263104 17.8101 18.4791 18.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.000128 1024 470 520 126720 11.5463 6.82762 53.0045 209.297 280.808 280.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.001024 1024 70 560 13536 0.76544 0.854432 6.12518 26.2375 34.0673 34.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 0.000512 4096 135 3440 17568 5.7887 6.61645 122.668 209.649 344.794 344.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 6.4e-05 1024 100 2560 300672 17.5678 13.5147 466.983 419.312 917.48 917.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1220 0.000128 2048 245 1080 131904 18.1945 14.371 252.261 419.563 704.496 704.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.000128 512 230 280 105984 8.14368 3.38323 13.3428 102.395 127.444 127.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 6.4e-05 4096 160 4760 156672 135.13 55.5643 1869.9 1670.61 3731.37 3731.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 0.000512 2048 70 160 37872 3.46931 6.09174 121.56 131.165 131.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1000 6.4e-05 512 390 240 165888 21.6816 6.58013 16.2315 204.363 249.07 249.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1610 0.001024 512 50 40 19008 0.362688 0.618976 18.7116 19.7352 19.7897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.000128 1024 470 520 125568 11.5912 6.83328 113.806 209.065 341.426 341.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.001024 1024 70 560 13552 0.77168 0.851968 14.6725 26.2014 42.5841 42.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.000512 4096 135 3440 17696 5.81997 6.60995 325.74 209.501 547.741 547.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 6.4e-05 1024 100 2560 301056 17.6127 13.5201 1252.74 418.886 1702.87 1702.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 0.000128 2048 245 1080 131936 18.2057 14.3666 457.304 418.969 908.953 909.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.000128 512 230 280 109312 8.31872 3.41846 27.5053 104.748 144.176 144.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 6.4e-05 4096 160 4760 158592 135.484 55.7163 5001.36 1672.83 6865.56 6865.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 0.000512 2048 70 160 38024 3.47674 15.5243 120.944 139.987 140.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 6.4e-05 512 390 240 179200 21.5788 6.73382 41.2421 209.262 279.028 279.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.001024 512 50 40 19096 0.362496 0.594016 18.1273 19.1252 19.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000128 1024 470 520 126784 11.5994 6.85056 117.122 209.271 344.974 345.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.001024 1024 70 560 13440 0.767616 0.84992 9.41715 26.133 37.2509 37.3304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.000512 4096 135 3440 17472 5.75366 6.57104 206.928 208.634 427.96 428.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 6.4e-05 1024 100 2560 301056 17.5776 13.5127 784.263 419.035 1234.49 1234.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 0.000128 2048 245 1080 131712 18.1613 14.3549 288.199 418.648 739.465 739.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.000128 512 230 280 107520 8.22688 3.40582 17.6368 103.596 133.051 133.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 6.4e-05 4096 160 4760 157696 135.27 55.6583 3141.86 1673.33 5006.28 5006.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 0.000512 2048 70 160 37968 3.48096 9.80218 122.006 135.33 135.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 1000 6.4e-05 512 390 240 172032 21.6656 6.63917 25.6384 206.938 261.093 261.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.001024 512 50 40 19040 0.362496 0.381248 15.78 16.5656 16.6221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000128 1024 470 520 126336 11.5655 6.83629 72.9722 209.376 300.878 300.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.001024 1024 70 560 13104 0.770688 0.848416 8.21805 26.0555 35.9717 36.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.000512 4096 135 3440 17136 5.75898 6.55382 162.574 208.308 383.266 383.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 6.4e-05 1024 100 2560 300384 17.6249 13.5291 636.782 418.447 1086.48 1086.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 0.000128 2048 245 1080 131712 18.1985 14.4202 235.748 418.731 687.199 687.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.000128 512 230 280 107520 8.42582 3.41382 14.6521 104.819 131.494 131.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 6.4e-05 4096 160 4760 158592 135.476 55.724 2565.4 1673.34 4430.1 4430.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 0.000512 2048 70 160 37800 3.47136 8.38739 123.836 135.739 135.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1000 6.4e-05 512 390 240 172032 22.1809 6.73021 23.4939 209.347 261.962 262.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.001024 512 50 40 18984 0.36352 0.317248 18.074 18.7944 18.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.000128 1024 470 520 126336 11.6104 6.84032 60.0736 209.424 288.08 288.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.001024 1024 70 560 13696 0.77248 0.854016 14.4467 26.3173 42.4788 42.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.000512 4096 135 3440 17536 5.78698 6.61549 304.051 209.153 525.687 525.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 6.4e-05 1024 100 2560 301056 17.5614 13.5018 1149.57 419.028 1599.77 1599.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 0.000128 2048 245 1080 131840 18.1859 14.3701 426.135 418.983 877.779 877.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.000128 512 230 280 108544 8.30976 3.40643 25.8435 104.552 142.297 142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 6.4e-05 4096 160 4760 158720 135.06 55.5971 4658.52 1675.53 6524.88 6525.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 0.000512 2048 70 160 38016 3.47693 14.4715 123.293 141.286 141.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 6.4e-05 512 390 240 180224 21.3554 6.70925 39.007 208.965 276.245 276.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.001024 512 50 40 19072 0.366592 0.5368 18.1146 19.0607 19.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000128 1024 470 520 126976 11.5509 6.83181 108.722 209.574 336.81 336.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.001024 1024 70 560 13312 0.768224 0.84992 9.45277 26.0699 37.224 37.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.000512 4096 135 3440 17408 5.79248 6.62118 192.733 209.571 414.792 414.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 6.4e-05 1024 100 2560 301056 17.5765 13.6287 702.974 419.135 1153.42 1153.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 0.000128 2048 245 1080 131072 18.1652 14.3337 271.677 418.003 722.295 722.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 0.000128 512 230 280 106496 8.43363 3.40749 16.6889 104.632 133.345 133.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 6.4e-05 4096 160 4760 157696 135.072 55.5397 2928.43 1671.07 4790.28 4790.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 0.000512 2048 70 160 37888 3.4681 9.5167 120.552 133.579 133.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 6.4e-05 512 390 240 180224 21.3556 6.7072 25.3135 209.007 262.592 262.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.001024 512 50 40 18944 0.362592 0.405536 18.0169 18.8283 18.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000128 1024 470 520 125952 11.5506 6.82813 69.3121 211.2 299.02 299.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.001024 1024 70 560 13440 0.766464 0.849952 7.9671 26.1729 35.8373 35.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.000512 4096 135 3440 17280 5.76397 6.61677 157.61 209.381 379.446 379.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 6.4e-05 1024 100 2560 300288 17.561 13.5013 576.007 418.821 1025.99 1026.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 0.000128 2048 245 1080 131328 18.1733 14.3379 221.386 419.08 673.078 673.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.000128 512 230 280 104448 8.35782 3.39562 13.1931 103.375 128.508 128.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 6.4e-05 4096 160 4760 156672 134.804 55.3716 2374.42 1666.63 4231.39 4231.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 0.000512 2048 70 160 37824 3.47341 7.74349 121.227 132.486 132.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 1000 6.4e-05 512 390 240 172032 21.532 6.61533 19.9386 206.451 254.755 254.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.001024 512 50 40 18816 0.362688 0.341152 17.7524 18.4974 18.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000128 1024 470 520 125952 11.5141 6.82928 56.3101 208.656 283.44 283.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.001024 1024 70 560 13680 0.773952 0.855904 14.2916 26.338 42.3443 42.4202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.000512 4096 135 3440 17568 5.78605 6.60221 311.278 209.277 533.015 533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 6.4e-05 1024 100 2560 300960 17.61 13.5247 1190.63 419.232 1641.1 1641.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 0.000128 2048 245 1080 131904 18.2034 14.3527 435.444 419.337 887.44 887.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.000128 512 230 280 108288 8.21475 3.41098 26.5748 103.82 142.203 142.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 6.4e-05 4096 160 4760 158976 135.345 55.7251 4801.73 1676.51 6669.47 6669.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 0.000512 2048 70 160 38016 3.48701 15.1617 123.631 142.323 142.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 6.4e-05 512 390 240 175104 21.5286 6.66214 39.1269 207.504 275.034 275.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.001024 512 50 40 19080 0.362496 0.499136 17.8909 18.7935 18.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000128 1024 470 520 126720 11.5941 6.84646 110.587 209.754 338.91 339.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.001024 1024 70 560 13536 0.76672 0.85168 9.90355 26.214 37.8177 37.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.000512 4096 135 3440 17568 5.79427 6.61482 204.705 209.457 426.648 426.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 6.4e-05 1024 100 2560 300672 17.5644 13.5068 771.136 418.924 1221.24 1221.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 0.000128 2048 245 1080 131904 18.1794 14.3696 284.139 419.181 735.972 736.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.000128 512 230 280 105984 8.14282 3.38163 17.2086 102.316 131.231 131.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 6.4e-05 4096 160 4760 156672 135.184 55.5709 3071.53 1669.32 4931.78 4931.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 0.000512 2048 70 160 37872 3.47814 9.92397 121.472 134.917 134.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 6.4e-05 512 390 240 165888 21.6701 6.5793 24.2286 204.182 256.867 257.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.001024 512 50 40 19008 0.36208 0.327744 17.6312 18.3639 18.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000128 1024 470 520 125568 11.54 6.83747 71.2311 208.879 298.613 298.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 0.001024 1024 70 560 12960 0.766592 0.845344 8.48384 25.9255 36.1013 36.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.000512 4096 135 3440 16848 5.7344 6.53107 172.468 207.547 392.355 392.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 6.4e-05 1024 100 2560 300672 17.6277 13.9076 677.263 418.656 1127.56 1127.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 0.000128 2048 245 1080 131328 18.2027 14.3854 249.669 417.851 700.211 700.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 0.000128 512 230 280 103680 8.31456 3.38525 14.9899 102.284 129.156 129.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 6.4e-05 4096 160 4760 155520 135.748 55.6563 2695.89 1669.61 4557.07 4557.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 0.000512 2048 70 160 37800 3.47034 9.03168 122.534 135.078 135.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 6.4e-05 512 390 240 165888 21.736 6.58643 21.5913 204.239 254.36 254.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.001024 512 50 40 18792 0.364288 0.417792 17.5493 18.3739 18.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000128 1024 470 520 126144 11.5817 6.84426 63.2433 208.985 290.784 290.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 0.001024 1024 70 560 13248 0.763904 0.846016 8.1896 26.0437 35.9296 36.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.000512 4096 135 3440 17280 5.7487 6.59184 158.318 208.866 379.596 379.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 6.4e-05 1024 100 2560 300672 17.5524 13.4988 603.59 419.468 1054.21 1054.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 0.000128 2048 245 1080 131328 18.1323 14.3558 221.749 418.374 672.711 672.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.000128 512 230 280 101376 7.97997 3.3472 12.9734 99.3151 123.799 123.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 6.4e-05 4096 160 4760 152064 135.186 55.1392 2351.83 1658.9 4201.22 4201.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 0.000512 2048 70 160 37728 3.47136 7.79674 118.365 129.675 129.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1000 6.4e-05 512 390 240 147456 21.9778 6.53331 17.4916 198.268 244.481 244.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.001024 512 50 40 18720 0.361152 0.266752 16.0053 16.6769 16.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000128 1024 470 520 124416 11.4862 6.81318 55.8359 207.698 281.965 282.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.001024 1024 70 560 13600 0.765888 0.851264 13.9753 26.2259 41.9031 41.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.000512 4096 135 3440 17600 5.76557 6.61299 294.974 209.153 516.582 516.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 6.4e-05 1024 100 2560 301120 17.5667 13.5165 1112.14 419.082 1562.41 1562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 0.000128 2048 245 1080 131840 18.1771 14.3555 408.882 419.281 860.808 860.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.000128 512 230 280 110080 8.27082 3.41811 25.2729 104.945 142.096 142.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 6.4e-05 4096 160 4760 158720 135.212 55.6805 4505.17 1676.41 6372.63 6372.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 0.000512 2048 70 160 38000 3.4775 13.9687 122.277 139.767 139.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 6.4e-05 512 390 240 179200 21.5745 6.72147 37.4242 209.665 275.595 275.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.001024 512 50 40 19040 0.362688 0.518208 18.1472 19.0715 19.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000128 1024 470 520 126720 11.5817 6.83763 103.208 209.683 331.446 331.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.001024 1024 70 560 13440 0.766176 0.850304 9.82035 26.1152 37.634 37.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.000512 4096 135 3440 17280 5.75562 6.58886 196.637 208.721 417.78 417.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 6.4e-05 1024 100 2560 300800 17.5596 13.4998 753.91 419.17 1204.24 1204.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 0.000128 2048 245 1080 131200 18.1143 14.3449 276.762 417.759 727.086 727.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.000128 512 230 280 107520 8.17085 3.39875 17.0486 103.281 132.083 132.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 6.4e-05 4096 160 4760 158720 134.937 55.6098 3079.13 1676.47 4946.32 4946.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 0.000512 2048 70 160 37920 3.4816 9.47661 124.379 137.38 137.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 6.4e-05 512 390 240 174080 21.4106 6.61894 25.0314 206.28 259.551 259.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.001024 512 50 40 18880 0.364544 0.36032 17.7641 18.5307 18.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000128 1024 470 520 125440 11.4936 7.13818 70.061 208.078 296.902 297.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.001024 1024 70 560 13440 0.766304 0.8528 8.67504 26.2085 36.585 36.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.000512 4096 135 3440 16800 5.7104 6.52294 162.391 207.361 382.058 382.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 6.4e-05 1024 100 2560 300480 17.5691 13.5308 632.376 418.711 1082.29 1082.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 0.000128 2048 245 1080 130560 18.1942 14.352 230.97 417.811 681.432 681.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.000128 512 230 280 107520 8.19562 3.40157 14.4945 103.301 129.576 129.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 6.4e-05 4096 160 4760 157440 135.206 55.5876 2556.92 1669.28 4417.16 4417.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 0.000512 2048 70 160 37680 3.46429 8.5033 121.233 133.241 133.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 6.4e-05 512 390 240 168960 21.7839 6.62346 20.4867 206.268 255.374 255.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.001024 512 50 40 18720 0.362496 0.4096 17.7071 18.5217 18.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000128 1024 470 520 124800 11.611 6.84698 58.8145 208.964 286.366 286.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 0.001024 1024 70 560 13440 0.774016 0.859872 8.22125 26.3439 36.2823 36.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.000512 4096 135 3440 16640 5.72211 6.55939 157.745 208.002 378.103 378.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 6.4e-05 1024 100 2560 299520 17.5411 13.4802 606.13 417.973 1055.23 1055.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 0.000128 2048 245 1080 130560 18.0837 14.3237 228.447 416.745 677.698 677.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.000128 512 230 280 102400 8.48598 3.39213 13.5627 103.46 129.085 129.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 6.4e-05 4096 160 4760 153600 134.24 54.9568 2485.51 1650.84 4325.72 4325.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 0.000512 2048 70 160 37760 3.4816 8.06045 118.661 130.245 130.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 1000 6.4e-05 512 390 240 163840 22.1573 6.61914 19.4911 206.532 255.013 255.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.001024 512 50 40 18560 0.358272 0.313152 16.479 17.1923 17.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000128 1024 470 520 122880 11.474 6.80147 55.9384 206.707 281.05 281.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.001024 1024 70 560 13632 0.768 0.854016 13.7067 26.3015 41.7152 41.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.000512 4096 135 3440 17472 5.75891 6.58931 276.596 208.861 497.878 497.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 6.4e-05 1024 100 2560 301056 17.5262 13.501 1035.59 419.21 1485.93 1486.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 0.000128 2048 245 1080 131712 18.1369 14.3465 384.61 418.885 836.083 836.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.000128 512 230 280 107520 8.16928 3.39507 23.5794 103.317 138.647 138.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 6.4e-05 4096 160 4760 158208 134.996 55.5875 4283.07 1675.11 6148.93 6149.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 0.000512 2048 70 160 38016 3.49405 13.3079 122.163 139.01 139.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 6.4e-05 512 390 240 172032 21.501 6.61546 33.987 209.481 271.8 271.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.001024 512 50 40 19008 0.363008 0.443104 17.8558 18.7046 18.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000128 1024 470 520 126720 11.5315 6.83376 97.0869 209.5 325.08 325.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.001024 1024 70 560 13440 0.768064 0.850784 9.7305 26.1454 37.5791 37.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.000512 4096 135 3440 17280 5.77216 6.61709 194.052 209.159 415.678 415.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 6.4e-05 1024 100 2560 300288 17.5697 13.6826 739.715 418.366 1189.44 1189.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 0.000128 2048 245 1080 131328 18.1785 14.3378 274.372 418.709 725.701 725.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.000128 512 230 280 104448 8.3585 3.39392 16.106 103.264 131.307 131.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 6.4e-05 4096 160 4760 156672 134.78 55.3805 2996.16 1665 4851.5 4851.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 0.000512 2048 70 160 37824 3.47136 9.61802 122.101 135.233 135.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 6.4e-05 512 390 240 172032 21.5386 6.61728 24.3744 206.222 258.966 259.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.001024 512 50 40 18816 0.36144 0.412672 17.7386 18.5557 18.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000128 1024 470 520 125952 11.528 6.83002 69.8112 208.378 296.676 296.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 0.001024 1024 70 560 13248 0.763904 0.846528 8.41933 26.0471 36.1636 36.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.000512 4096 135 3440 17280 5.75514 6.58819 161.237 208.869 382.522 382.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 6.4e-05 1024 100 2560 300672 17.5636 13.4993 612.775 419.475 1063.42 1063.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 0.000128 2048 245 1080 131328 18.1362 14.6288 226.354 418.377 677.602 677.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.000128 512 230 280 101376 7.97869 3.3511 13.1363 99.3149 123.967 124.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 6.4e-05 4096 160 4760 152064 135.147 55.1446 2393.77 1658.93 4243.16 4243.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 0.000512 2048 70 160 37728 3.46765 7.95034 121.522 132.981 133.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 6.4e-05 512 390 240 147456 21.9763 6.54102 17.7478 198.27 244.746 244.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.001024 512 50 40 18720 0.362336 0.270432 17.0591 17.7352 17.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000128 1024 470 520 124416 11.4929 6.80902 56.4961 207.806 282.732 282.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 0.001024 1024 70 560 12288 0.755712 0.826624 6.92054 25.3757 33.9621 34.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.000512 4096 135 3440 16896 5.75885 6.56134 148.122 208.179 368.694 368.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 6.4e-05 1024 100 2560 299520 17.5769 13.6002 575.759 418.738 1025.78 1025.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 0.000128 2048 245 1080 130560 18.1381 14.3345 211.385 417.258 661.22 661.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.000128 512 230 280 98304 8.18093 3.34848 12.3462 99.2998 123.362 123.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 6.4e-05 4096 160 4760 153600 134.274 54.9734 2260.11 1650.19 4099.71 4099.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 0.000512 2048 70 160 37632 3.47136 7.44109 122.812 133.768 133.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 6.4e-05 512 390 240 147456 22.0105 6.53853 16.9956 198.171 243.93 244.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.001024 512 50 40 18432 0.360352 0.323584 16.9209 17.6482 17.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000128 1024 470 520 122880 11.4831 6.8055 53.1828 206.713 278.311 278.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.001024 1024 70 560 13600 0.777728 0.858112 13.5731 26.2971 41.5892 41.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.000512 4096 135 3440 17400 5.78154 6.58938 284.105 208.753 505.306 505.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 6.4e-05 1024 100 2560 301200 17.6618 13.5298 1090.85 419.052 1541.2 1541.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 0.000128 2048 245 1080 131600 18.3014 14.4732 399.937 418.747 851.566 851.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.000128 512 230 280 105600 8.3304 3.40378 23.7349 103.209 138.869 139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 6.4e-05 4096 160 4760 158400 135.695 55.7669 4402.38 1673.66 6267.67 6267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 0.000512 2048 70 160 38000 3.49366 13.9346 124.306 141.776 141.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 6.4e-05 512 390 240 172800 21.568 6.63395 35.4819 206.167 270.065 270.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.001024 512 50 40 19000 0.362912 0.471552 17.8589 18.7374 18.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000128 1024 470 520 126400 11.6326 6.84851 101.09 209.42 329.124 329.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.001024 1024 70 560 13200 0.769184 0.851744 9.8087 26.1857 37.6973 37.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.000512 4096 135 3440 17200 5.79782 6.60771 192.525 209.535 414.541 414.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 6.4e-05 1024 100 2560 300800 17.5972 13.525 740.837 419.149 1191.21 1191.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 0.000128 2048 245 1080 131200 18.2606 14.3787 271.904 419.495 724.139 724.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.000128 512 230 280 102400 8.50301 3.40685 15.9741 103.391 131.456 131.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 6.4e-05 4096 160 4760 156800 135.383 55.5381 2960.93 1667.58 4819.6 4819.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 0.000512 2048 70 160 37800 3.47181 9.76582 121.218 134.499 134.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 6.4e-05 512 390 240 166400 22.0483 6.62938 23.6329 207.968 260.487 260.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.001024 512 50 40 18800 0.361248 0.394624 17.7457 18.5465 18.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000128 1024 470 520 124800 11.6231 6.86349 67.9232 208.732 295.269 295.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 0.001024 1024 70 560 13200 0.776192 0.855488 9.05654 26.297 37.0723 37.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.000512 4096 135 3440 16800 5.74301 6.53312 164.026 207.729 384.107 384.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 6.4e-05 1024 100 2560 300000 17.6704 13.568 636.759 418.882 1086.99 1087.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 0.000128 2048 245 1080 129600 18.2334 14.3441 232.846 416.125 681.653 681.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.000128 512 230 280 105600 8.35482 3.40278 14.2449 103.364 129.552 129.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 6.4e-05 4096 160 4760 158400 135.731 55.7445 2663.84 1675.12 4530.61 4530.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 0.000512 2048 70 160 37800 3.48931 8.61405 124.346 136.492 136.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 6.4e-05 512 390 240 172800 21.5713 6.63926 21.5724 206.348 256.345 256.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.001024 512 50 40 18600 0.360576 0.292864 17.6724 18.37 18.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000128 1024 470 520 122400 11.5506 6.81882 57.9613 206.507 282.971 283.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 0.001024 1024 70 560 12000 0.751296 0.829376 7.62547 25.3632 34.6541 34.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.000512 4096 135 3440 16800 5.74966 6.55738 150.72 208.271 371.37 371.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 6.4e-05 1024 100 2560 300800 17.5861 13.5166 588.068 419.007 1038.28 1038.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 0.000128 2048 245 1080 129600 18.178 14.4357 215.01 417.472 665.194 665.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.000128 512 230 280 102400 8.51274 3.39981 13.2153 103.431 128.738 128.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 6.4e-05 4096 160 4760 153600 134.34 55.0193 2306.98 1649.91 4146.41 4146.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 0.000512 2048 70 160 37600 3.47088 7.96467 121.7 133.179 133.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 6.4e-05 512 390 240 153600 22.9229 6.63466 18.21 206.413 254.399 254.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.001024 512 50 40 18400 0.3584 0.36016 17.6632 18.4218 18.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000128 1024 470 520 121600 11.5536 6.81584 53.8851 206.65 279.032 279.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.001024 1024 70 576 13184 0.769312 0.851968 11.6874 26.2832 39.6763 39.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 0.000512 4096 135 3456 17600 5.77917 6.61914 237.604 209.379 459.457 459.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 6.4e-05 1024 100 2592 301440 17.554 13.5008 903.02 419.141 1353.32 1353.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1220 0.000128 2048 245 1104 131968 18.1573 14.4561 394.491 419.128 846.337 846.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.000128 512 230 288 112640 8.07549 3.40634 36.7125 104.556 152.936 153.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 6.4e-05 4096 160 4752 158208 134.996 55.5909 3618.67 1676.04 5485.46 5485.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 0.000512 2048 70 192 37888 3.49366 13.3898 123.27 140.197 140.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1000 6.4e-05 512 390 240 174080 21.8597 6.71485 45.4336 209.002 283.217 283.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1610 0.001024 512 50 48 19040 0.36512 0.821248 18.3148 19.5434 19.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 0.000128 1024 470 528 126976 11.5547 6.83008 149.043 209.647 377.205 377.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.001024 1024 70 576 13184 0.772224 0.858112 17.1827 26.3502 45.2512 45.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 0.000512 4096 135 3456 17536 5.78355 6.62323 152.717 209.402 374.601 374.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 6.4e-05 1024 100 2592 301312 17.562 13.6772 578.855 419.392 1029.59 1029.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1220 0.000128 2048 245 1104 131840 18.2292 14.3464 600.037 423.63 1056.36 1056.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 950 0.000128 512 230 288 112640 8.08291 3.40778 36.3399 104.679 152.696 152.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 6.4e-05 4096 160 4752 157696 135.187 55.593 2304.03 1677.12 4172.09 4172.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 0.000512 2048 70 192 37824 3.4791 8.73686 121.109 133.37 133.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1000 6.4e-05 512 390 240 172032 22.0523 6.7072 42.0467 209.13 280.145 280.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1610 0.001024 512 50 48 19008 0.364544 0.822944 17.3342 18.5622 18.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 0.000128 1024 470 528 126976 11.5872 6.82819 150.803 209.826 379.173 379.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.001024 1024 70 576 13056 0.766208 0.851808 16.7197 26.3062 44.7255 44.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 470 0.000512 4096 135 3456 17280 5.76016 6.58928 124.647 208.866 345.936 346.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 6.4e-05 1024 100 2592 301056 17.5305 13.4981 477.85 419.208 928.188 928.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1220 0.000128 2048 245 1104 131712 18.188 14.3336 601.815 418.888 1053.33 1053.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 950 0.000128 512 230 288 110592 7.9871 3.3929 35.5028 103.317 150.385 150.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 6.4e-05 4096 160 4752 156672 135.183 55.5971 1894.89 1674.37 3760.21 3760.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1640 0.000512 2048 70 192 37824 3.48586 7.43171 122.005 132.965 133.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1000 6.4e-05 512 390 240 165888 22.0762 6.6175 48.6127 206.495 284.015 284.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1610 0.001024 512 50 48 18912 0.362336 0.816256 18.0172 19.2383 19.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.000128 1024 470 528 126720 11.57 6.83126 150.809 209.501 378.846 378.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.001024 1024 70 576 13200 0.77552 0.855552 11.1183 26.2921 39.1248 39.2043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.000512 4096 135 3456 17600 5.7897 6.61011 230.605 209.488 452.566 452.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 6.4e-05 1024 100 2592 301280 17.6222 13.5249 870.617 419.272 1321.14 1321.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 0.000128 2048 245 1104 132000 18.2236 14.3939 323.177 419.322 775.219 775.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.000128 512 230 288 112640 8.13974 3.4199 21.5199 104.98 138.241 138.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 6.4e-05 4096 160 4752 158080 135.624 55.7056 3496.41 1676.65 5364.57 5364.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 0.000512 2048 70 192 37880 3.48998 12.9434 121.37 137.845 137.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1000 6.4e-05 512 390 240 174080 21.9947 6.73462 28.4194 209.756 267.12 267.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.001024 512 50 48 19040 0.362496 0.43584 17.1236 17.9637 18.0221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.000128 1024 470 528 127040 11.6036 6.84237 80.8876 209.746 309.208 309.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.001024 1024 70 576 13120 0.768544 0.858112 7.35229 26.2407 35.7727 35.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 0.000512 4096 135 3456 17440 5.77606 6.60902 149.921 209.326 371.703 371.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 6.4e-05 1024 100 2592 301120 17.56 13.516 569.374 419.42 1019.97 1020.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1220 0.000128 2048 245 1104 131840 18.2049 14.3565 281.737 419.607 734.009 734.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.000128 512 230 288 112640 8.12918 3.41638 15.9537 105.034 132.716 132.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 6.4e-05 4096 160 4752 157440 135.342 55.685 2274.97 1677.24 4143.41 4143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 0.000512 2048 70 192 37840 3.48979 8.57715 122.249 134.358 134.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1000 6.4e-05 512 390 240 174080 21.9829 6.72154 19.7326 210.643 259.289 259.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1610 0.001024 512 50 48 18960 0.367168 0.719776 17.045 18.1744 18.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.000128 1024 470 528 126720 11.6292 6.84096 118.679 209.851 347.131 347.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.001024 1024 70 576 12960 0.7704 0.847328 6.36131 26.0771 34.1381 34.2144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 0.000512 4096 135 3456 17520 5.81117 6.6089 122.088 209.494 344.072 344.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 6.4e-05 1024 100 2592 300960 17.5844 13.5254 468.126 418.937 918.275 918.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1220 0.000128 2048 245 1104 131520 18.2685 14.3667 251.02 419.166 702.921 703.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.000128 512 230 288 107520 8.22093 3.40416 31.8645 103.393 147.069 147.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 6.4e-05 4096 160 4752 155520 135.694 55.6236 1839.31 1670.21 3701 3701.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 0.000512 2048 70 192 37800 3.48979 7.17309 121.595 132.301 132.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1000 6.4e-05 512 390 240 168960 21.8804 6.62973 38.2641 206.385 273.37 273.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1610 0.001024 512 50 48 18960 0.364544 0.724992 18.3259 19.4574 19.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 0.000128 1024 470 528 125760 11.6354 6.84064 116.506 208.994 344.108 344.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.001024 1024 70 576 13152 0.768 0.854016 14.6721 26.2401 42.6186 42.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.000512 4096 135 3456 17568 5.7815 6.61094 316.033 209.663 538.162 538.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 6.4e-05 1024 100 2592 301440 17.5763 13.5143 1231.6 419.458 1682.25 1682.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 0.000128 2048 245 1104 131904 18.1546 14.3486 449.651 419.258 901.511 901.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.000128 512 230 288 112128 8.05603 3.40678 27.1846 104.331 143.159 143.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 6.4e-05 4096 160 4752 157440 135.319 55.6426 4823.21 1674.53 6688.86 6688.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 0.000512 2048 70 192 37872 3.49184 18.2115 124.084 145.83 145.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1000 6.4e-05 512 390 240 172032 21.8829 6.69024 37.7791 208.495 275.059 275.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.001024 512 50 48 19008 0.366112 0.607168 17.9917 19.0072 19.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000128 1024 470 528 126720 11.5523 6.83821 114.298 212.685 345.501 345.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.001024 1024 70 576 13056 0.768 0.853344 9.19552 26.3028 37.2043 37.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.000512 4096 135 3456 17280 5.75283 6.59226 197.442 208.865 418.724 418.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 6.4e-05 1024 100 2592 301056 17.5184 13.9168 767.565 419.203 1218.3 1218.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 0.000128 2048 245 1104 131712 18.1288 14.3356 283.381 418.884 734.83 734.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.000128 512 230 288 110592 7.98416 3.39664 17.485 103.403 132.448 132.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 6.4e-05 4096 160 4752 156672 135.115 55.593 3023.3 1674.36 4888.54 4888.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 0.000512 2048 70 192 37824 3.49293 11.6806 123.056 138.271 138.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1000 6.4e-05 512 390 240 165888 22.0331 6.61709 23.8636 206.388 259.112 259.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.001024 512 50 48 18912 0.363744 0.383104 17.7998 18.5878 18.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.000128 1024 470 528 126720 11.551 6.83213 71.4764 209.511 299.5 299.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.001024 1024 70 576 12960 0.768032 0.853088 7.83488 26.2381 35.7751 35.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 0.000512 4096 135 3456 17280 5.78064 6.60685 158.796 209.613 380.866 380.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 6.4e-05 1024 100 2592 301248 17.5673 13.5124 621.384 419.219 1071.79 1071.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 0.000128 2048 245 1104 131904 18.1822 14.3892 228.699 419.474 680.847 680.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.000128 512 230 288 105984 8.13206 3.3799 18.4653 102.296 132.458 132.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 6.4e-05 4096 160 4752 156672 135.163 55.5561 2439.84 1670.29 4301 4301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 0.000512 2048 70 192 37728 3.47341 9.46739 122.528 135.511 135.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1000 6.4e-05 512 390 240 165888 21.6804 6.5761 22.0792 204.325 254.869 255.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.001024 512 50 48 18864 0.362848 0.31552 17.608 18.3269 18.3829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.000128 1024 470 528 125568 11.5513 6.83837 57.9916 209.023 285.53 285.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.001024 1024 70 576 12672 0.769344 0.849312 6.47776 26.1439 34.3244 34.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 0.000512 4096 135 3456 17280 5.7897 6.62032 134.911 209.179 356.575 356.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 6.4e-05 1024 100 2592 300288 17.5669 13.4971 523.419 418.409 972.997 973.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1220 0.000128 2048 245 1104 131328 18.199 14.3438 308.801 420.593 762.044 762.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.000128 512 230 288 110592 7.99341 3.39763 17.3366 103.269 132.18 132.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 6.4e-05 4096 160 4752 153600 135.528 55.3681 2018.5 1664.96 3874.52 3874.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 0.000512 2048 70 192 37632 3.47501 7.93107 120.701 132.149 132.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1000 6.4e-05 512 390 240 159744 22.4508 6.61574 19.6428 206.238 255.162 255.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1610 0.001024 512 50 48 18816 0.36176 1.06861 17.6553 19.1278 19.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.000128 1024 470 528 125952 11.525 6.82614 150.644 208.383 377.509 377.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.001024 1024 70 576 13104 0.770144 0.851968 14.1234 26.2114 42.0414 42.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.000512 4096 135 3456 17584 5.80486 6.61238 295.047 209.503 517.043 517.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 6.4e-05 1024 100 2592 301280 17.604 13.5199 1139.42 419.079 1589.73 1589.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 0.000128 2048 245 1104 131936 18.2152 14.3564 417.348 419.075 869.094 869.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.000128 512 230 288 112896 8.10477 3.41491 25.6523 104.746 142.093 142.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 6.4e-05 4096 160 4752 157696 135.62 55.7218 4458.14 1673.12 6322.77 6322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 0.000512 2048 70 192 37856 3.49005 16.7196 121.854 142.107 142.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 6.4e-05 512 390 240 175616 21.8471 6.73002 36.0903 209.338 274.216 274.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.001024 512 50 48 19040 0.365024 0.559296 18.1433 19.1112 19.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000128 1024 470 528 126784 11.594 6.84454 106.15 209.272 333.994 334.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.001024 1024 70 576 12992 0.763904 0.849824 9.19552 26.1506 37.0426 37.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.000512 4096 135 3456 17248 5.75392 6.57203 182.934 208.792 404.122 404.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 6.4e-05 1024 100 2592 301056 17.5785 13.514 717.002 419.326 1167.52 1167.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 0.000128 2048 245 1104 131712 18.1552 14.3546 265.667 418.933 717.21 717.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.000128 512 230 288 111104 8.02051 3.40173 16.6859 103.661 131.955 132.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 6.4e-05 4096 160 4752 157696 135.241 55.661 2827.93 1674.46 4693.46 4693.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 0.000512 2048 70 192 37744 3.48173 10.6435 122.887 137.057 137.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 1000 6.4e-05 512 390 240 172032 21.6674 6.64234 23.4284 207.075 259.024 259.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.001024 512 50 48 18928 0.363008 0.421888 16.8115 17.6387 17.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000128 1024 470 528 126336 11.579 6.83722 67.3801 209.524 295.452 295.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.001024 1024 70 576 12768 0.770048 0.847616 7.7495 26.0769 35.5281 35.6022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.000512 4096 135 3456 17136 5.76826 6.55926 149.768 208.478 370.644 370.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 6.4e-05 1024 100 2592 300384 17.6299 13.5421 585.202 418.792 1035.27 1035.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 0.000128 2048 245 1104 131712 18.1949 14.4224 218.474 419.086 670.279 670.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.000128 512 230 288 112896 8.11149 3.42118 14.1141 104.909 130.734 130.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 6.4e-05 4096 160 4752 155904 136.055 55.7308 2295.48 1674.77 4162.19 4162.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 0.000512 2048 70 192 37632 3.47459 9.15501 120.634 133.306 133.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1000 6.4e-05 512 390 240 172032 22.1717 6.73149 19.299 209.517 257.924 258.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.001024 512 50 48 18816 0.362784 0.352128 17.9354 18.6916 18.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.000128 1024 470 528 126336 11.6136 6.84851 54.8716 209.6 283.063 283.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 0.001024 1024 70 576 12992 0.76848 0.852512 7.01565 26.2999 35.018 35.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.000512 4096 135 3456 17024 5.73517 6.55779 134.392 208.152 354.905 354.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 6.4e-05 1024 100 2592 300160 17.5509 13.5 527.356 418.814 977.318 977.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 0.000128 2048 245 1104 131712 18.1503 14.3647 197.005 419.173 648.793 648.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.000128 512 230 288 107520 7.88525 3.36589 13.7443 101.32 126.5 126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 6.4e-05 4096 160 4752 157696 134.99 55.6091 2094.94 1674.86 3960.55 3960.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 0.000512 2048 70 192 37632 3.47728 7.87251 122.747 134.139 134.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1000 6.4e-05 512 390 240 157696 21.9444 6.80096 18.0883 202.317 249.361 249.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.001024 512 50 48 18816 0.362848 0.411456 17.3456 18.1607 18.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.000128 1024 470 528 125440 11.5912 6.83526 49.9391 209.642 278.133 278.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.001024 1024 70 576 13184 0.772096 0.854176 13.6397 26.3488 41.6978 41.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.000512 4096 135 3456 17536 5.77165 6.61286 283.689 209.355 505.498 505.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 6.4e-05 1024 100 2592 301312 17.5507 13.4963 1073.57 419.283 1524 1524.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 0.000128 2048 245 1104 131840 18.1753 14.3614 404.38 419.431 856.452 856.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.000128 512 230 288 112640 8.07453 3.41136 25.2959 104.652 141.615 141.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 6.4e-05 4096 160 4752 157696 135.192 55.5968 4299.26 1676.9 6167.12 6167.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 0.000512 2048 70 192 37824 3.47955 16.2564 123.196 142.975 143.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 6.4e-05 512 390 240 172032 21.9919 6.70528 34.8856 209.137 272.932 273.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.001024 512 50 48 19008 0.364544 0.595968 18.1247 19.1268 19.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000128 1024 470 528 126976 11.5633 6.83152 102.507 209.778 330.809 330.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.001024 1024 70 576 12800 0.766848 0.85168 8.74906 26.0696 36.5193 36.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.000512 4096 135 3456 17408 5.79338 6.62528 182.382 209.58 404.453 404.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 6.4e-05 1024 100 2592 301056 17.5663 13.4996 683.435 419.138 1133.74 1133.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 0.000128 2048 245 1104 131072 18.1606 14.3286 261.832 417.995 712.417 712.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.000128 512 230 288 110592 8.2104 3.40838 16.2786 104.632 132.713 132.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 6.4e-05 4096 160 4752 155648 135.383 55.5359 2738.9 1670.94 4600.93 4601.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 0.000512 2048 70 192 37760 3.47802 10.8417 122.624 136.987 137.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 6.4e-05 512 390 240 172032 22.0112 6.70515 22.6429 209.101 260.672 260.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.001024 512 50 48 18944 0.362656 0.454336 18.0694 18.9301 18.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000128 1024 470 528 125952 11.561 6.82867 65.7533 210.534 294.805 294.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.001024 1024 70 576 12672 0.769024 0.847872 7.3792 26.6171 35.6969 35.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.000512 4096 135 3456 17280 5.77498 6.61293 157.439 209.382 379.279 379.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 6.4e-05 1024 100 2592 300288 17.5554 13.5004 552.275 418.826 1002.26 1002.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 0.000128 2048 245 1104 131328 18.1855 14.3397 221.177 419.172 672.975 673.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.000128 512 230 288 110592 8.00403 3.39686 13.9689 103.376 128.924 129.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 6.4e-05 4096 160 4752 153600 135.574 55.3635 2254.43 1666.65 4112.17 4112.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 0.000512 2048 70 192 37632 3.47014 9.16186 120.971 133.645 133.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 1000 6.4e-05 512 390 240 159744 22.4508 6.61645 18.1241 206.447 253.851 254.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.001024 512 50 48 18816 0.360896 0.39648 17.7949 18.5946 18.6517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000128 1024 470 528 125952 11.5183 6.82528 56.1977 208.698 283.363 283.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 0.001024 1024 70 576 12288 0.762624 0.84352 6.8905 25.9003 34.4782 34.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.000512 4096 135 3456 16896 5.71658 6.54336 131.653 207.525 351.51 351.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 6.4e-05 1024 100 2592 300032 17.5398 13.4922 487.585 417.94 936.664 936.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 0.000128 2048 245 1104 131072 18.1801 14.3713 193.863 418.293 644.807 644.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.000128 512 230 288 106496 8.44787 3.41542 11.9078 104.725 128.677 128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 6.4e-05 4096 160 4752 155648 135.418 55.5505 2016.91 1671.35 3879.39 3879.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 0.000512 2048 70 192 37632 3.48294 8.00563 120.408 131.939 131.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1000 6.4e-05 512 390 240 163840 22.6301 6.71165 16.5722 209.097 255.225 255.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.001024 512 50 48 18688 0.361408 0.441568 17.8421 18.69 18.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.000128 1024 470 528 124928 11.6262 6.83027 48.5066 209.231 276.323 276.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.001024 1024 70 576 13104 0.772096 0.856096 13.8318 26.3095 41.8543 41.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.000512 4096 135 3456 17424 5.796 6.62323 284.927 209.059 506.476 506.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 6.4e-05 1024 100 2592 301248 17.6024 13.5212 1058.23 418.83 1508.29 1508.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 0.000128 2048 245 1104 131904 18.201 14.5747 394.006 418.881 845.762 845.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.000128 512 230 288 110592 8.0887 3.40666 24.0732 103.711 139.463 139.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 6.4e-05 4096 160 4752 157824 135.565 55.7116 4307.22 1674.76 6173.42 6173.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 0.000512 2048 70 192 37800 3.47754 15.8638 122.988 142.372 142.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 6.4e-05 512 390 240 170496 21.8908 6.66419 34.2468 207.192 270.204 270.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.001024 512 50 48 19008 0.365664 0.547296 17.9301 18.885 18.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000128 1024 470 528 126720 11.603 6.84646 99.4342 209.526 327.536 327.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.001024 1024 70 576 12960 0.770048 0.853568 9.71251 26.2396 37.6612 37.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.000512 4096 135 3456 17280 5.7888 6.61494 193.279 209.659 415.414 415.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 6.4e-05 1024 100 2592 301248 17.5614 13.5127 743.058 419.322 1193.55 1193.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 0.000128 2048 245 1104 131904 18.179 14.3526 274.716 419.603 726.955 727.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.000128 512 230 288 105984 8.14669 3.3833 16.3213 102.324 130.359 130.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 6.4e-05 4096 160 4752 156672 135.155 55.5668 2952.73 1670.7 4814.32 4814.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 0.000512 2048 70 192 37728 3.48499 11.3948 122.553 137.475 137.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 6.4e-05 512 390 240 165888 21.6855 6.57706 23.097 204.377 255.95 256.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.001024 512 50 48 18864 0.362496 0.390272 17.6094 18.4044 18.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000128 1024 470 528 125568 11.5465 6.8391 68.9399 209.086 296.54 296.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 0.001024 1024 70 576 12528 0.765024 0.843776 8.38528 25.9304 36.0077 36.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.000512 4096 135 3456 16848 5.74214 6.53517 158.909 207.533 378.791 378.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 6.4e-05 1024 100 2592 300672 17.6165 13.525 627.913 418.627 1077.79 1077.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 0.000128 2048 245 1104 131328 18.1885 14.3873 233.089 417.819 683.586 683.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.000128 512 230 288 103680 8.32102 3.39277 13.7828 102.275 127.952 128.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 6.4e-05 4096 160 4752 155520 135.75 55.654 2478.41 1669.48 4339.46 4339.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 0.000512 2048 70 192 37584 3.47341 9.89587 122.296 135.708 135.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 6.4e-05 512 390 240 165888 21.7364 6.58042 19.8368 204.228 252.592 252.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.001024 512 50 48 18792 0.36112 0.434176 17.5924 18.4318 18.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000128 1024 470 528 126144 11.6024 6.84448 58.7032 208.967 286.243 286.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 0.001024 1024 70 576 12672 0.765216 0.847872 8.12294 26.0225 35.8404 35.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.000512 4096 135 3456 16704 5.74941 6.59162 159.404 208.687 380.503 380.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 6.4e-05 1024 100 2592 300672 17.5457 13.4982 626.899 419.114 1077.16 1077.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 0.000128 2048 245 1104 131328 18.1234 14.3278 233.982 417.953 684.49 684.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.000128 512 230 288 101376 7.97994 3.34877 13.7114 99.236 124.455 124.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 6.4e-05 4096 160 4752 152064 135.103 55.1281 2428.02 1658.06 4276.47 4276.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 0.000512 2048 70 192 37440 3.46358 9.76691 122.247 135.521 135.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 1000 6.4e-05 512 390 240 147456 21.9648 6.54118 17.5703 198.097 244.381 244.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.001024 512 50 48 18720 0.361824 0.319712 17.0944 17.8157 17.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000128 1024 470 528 124416 11.4994 6.81235 57.9239 207.522 283.887 283.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.001024 1024 70 576 13120 0.766016 0.852032 13.6612 26.2117 41.5771 41.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.000512 4096 135 3456 17440 5.77126 6.61418 282.028 209.119 503.604 503.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 6.4e-05 1024 100 2592 301120 17.5883 13.5148 1042.41 419.054 1492.67 1492.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 0.000128 2048 245 1104 131840 18.1864 14.3688 390.735 419.11 842.503 842.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.000128 512 230 288 112640 8.12662 3.41683 24.318 104.925 140.971 141.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 6.4e-05 4096 160 4752 157440 135.34 55.6708 4259.47 1675.58 6126.23 6126.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 0.000512 2048 70 192 37840 3.49386 15.7245 107.428 126.691 126.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 6.4e-05 512 390 240 174080 22.0123 6.7257 33.5871 209.623 272.162 272.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.001024 512 50 48 18960 0.363296 0.587168 13.1788 14.171 14.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000128 1024 470 528 126720 11.5802 6.83866 97.9545 209.645 326.154 326.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.001024 1024 70 576 12800 0.76448 0.848384 9.76998 26.1057 37.573 37.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.000512 4096 135 3456 17280 5.76 6.59046 195.602 208.667 416.689 416.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 6.4e-05 1024 100 2592 300800 17.5536 13.4968 751.899 419.076 1202.13 1202.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 0.000128 2048 245 1104 131200 18.1052 14.417 279.614 417.662 729.904 730.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.000128 512 230 288 107520 8.16794 3.39763 16.8899 103.26 131.9 132.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 6.4e-05 4096 160 4752 156160 135.609 55.6012 3002.55 1675.88 4869.8 4869.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 0.000512 2048 70 192 37760 3.49338 11.3366 123.227 138.099 138.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 6.4e-05 512 390 240 163840 22.1472 6.61914 23.0704 206.241 258.286 258.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.001024 512 50 48 18880 0.362464 0.416896 17.8082 18.6325 18.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000128 1024 470 528 125440 11.5065 6.81622 70.2233 208.02 296.698 296.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.001024 1024 70 576 12960 0.765952 0.851712 8.5033 26.2168 36.4197 36.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.000512 4096 135 3456 16800 5.72416 6.52902 159.691 207.401 379.416 379.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 6.4e-05 1024 100 2592 300480 17.566 13.5107 623.164 418.792 1073.13 1073.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 0.000128 2048 245 1104 130560 18.1918 14.4459 228.755 417.906 679.395 679.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.000128 512 230 288 107520 8.1977 3.40787 13.9802 103.322 129.087 129.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 6.4e-05 4096 160 4752 153600 136.237 55.5901 2435.37 1669.62 4296.97 4297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 0.000512 2048 70 192 37680 3.48365 9.97984 122.616 136.122 136.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 6.4e-05 512 390 240 168960 21.7845 6.62646 19.9004 206.306 254.823 254.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.001024 512 50 48 18720 0.360672 0.467104 17.7594 18.6306 18.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000128 1024 470 528 124800 11.6051 6.84179 57.8885 209.01 285.474 285.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 0.001024 1024 70 576 12800 0.773568 0.854528 8.46646 26.3458 36.5247 36.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 0.000512 4096 135 3456 16640 5.72963 6.54966 148.034 207.988 368.372 368.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 6.4e-05 1024 100 2592 299520 17.5502 13.5008 580.864 417.925 1029.94 1030.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 0.000128 2048 245 1104 130560 18.0794 14.3605 214.596 416.706 663.843 663.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.000128 512 230 288 102400 8.49066 3.39626 12.9813 103.453 128.502 128.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 6.4e-05 4096 160 4752 148480 135.597 54.9519 2184.64 1650.66 4026.01 4026.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 0.000512 2048 70 192 37440 3.4687 8.68762 119.2 131.399 131.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 6.4e-05 512 390 240 163840 22.1941 6.6215 17.9485 206.515 253.489 253.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.001024 512 50 48 18560 0.35824 0.32496 17.5794 18.3041 18.3609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000128 1024 470 528 122880 11.4701 6.7993 53.7054 206.691 278.793 278.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.001024 1024 70 550 13888 0.768 0.853088 11.5016 26.3042 39.5098 39.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 0.000512 4096 135 3450 17920 5.77894 6.6144 249.635 209.548 471.649 471.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 6.4e-05 1024 100 2600 301312 17.5333 14.0329 931.819 419.469 1382.96 1383.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1220 0.000128 2048 245 1100 131328 18.2067 14.3749 409.397 419.467 861.553 861.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.000128 512 230 250 113664 8.00621 3.40787 32.1249 104.649 148.373 148.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 6.4e-05 4096 160 4750 158208 134.992 55.5811 3793.97 1676.79 5661.51 5661.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 0.000512 2048 70 200 37824 3.48317 14.7258 123.351 141.602 141.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1000 6.4e-05 512 390 250 167936 22.332 6.70813 46.1038 209.085 284.442 284.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1610 0.001024 512 50 50 19040 0.364416 0.811232 18.5155 19.7338 19.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 0.000128 1024 470 500 126208 11.6019 6.82714 144.938 209.819 373.317 373.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.001024 1024 70 550 13824 0.772256 0.854752 17.3763 26.3503 45.4318 45.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 0.000512 4096 135 3450 17792 5.77536 6.61219 159.072 209.401 380.931 381.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 6.4e-05 1024 100 2600 301056 17.5661 13.4963 600.988 419.389 1051.54 1051.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1220 0.000128 2048 245 1100 131328 18.2569 14.3564 609.647 419.538 1061.9 1061.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 950 0.000128 512 230 250 112640 8.09098 3.40144 31.9884 104.678 148.342 148.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 6.4e-05 4096 160 4750 157696 135.161 55.5885 2399.45 1677.13 4267.49 4267.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1640 0.000512 2048 70 200 37760 3.47082 9.45622 124.187 137.157 137.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1000 6.4e-05 512 390 250 167936 22.351 6.70266 43.2773 209.13 281.671 281.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1610 0.001024 512 50 50 19008 0.366016 0.80896 18.4922 19.7087 19.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 0.000128 1024 470 500 125952 11.6347 6.83622 146.996 209.824 375.418 375.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.001024 1024 70 550 13824 0.768224 0.854016 17.3606 26.2829 45.3502 45.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 470 0.000512 4096 135 3450 17664 5.75693 6.58512 129.918 208.691 351.028 351.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 6.4e-05 1024 100 2600 301056 17.5372 13.5332 494.461 418.869 944.508 944.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1220 0.000128 2048 245 1100 130944 18.2309 14.3401 610.542 418.54 1061.76 1061.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 950 0.000128 512 230 250 110592 7.9897 3.39514 31.1668 103.229 145.968 146.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 6.4e-05 4096 160 4750 156672 135.136 55.5827 1956.34 1673.55 3820.77 3820.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1640 0.000512 2048 70 200 37728 3.46589 8.00253 121.71 133.222 133.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1000 6.4e-05 512 390 250 159744 22.4836 6.61709 48.4636 206.217 283.995 284.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1610 0.001024 512 50 50 18912 0.364544 0.804224 18.3191 19.5295 19.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.000128 1024 470 500 125952 11.5944 6.82339 146.835 209.336 374.727 374.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.001024 1024 70 550 13840 0.774144 0.854176 10.814 26.2707 38.7993 38.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.000512 4096 135 3450 17920 5.80067 6.60941 233.455 209.352 455.291 455.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 6.4e-05 1024 100 2600 301120 17.6297 13.6322 881.312 418.993 1331.67 1331.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 0.000128 2048 245 1100 131360 18.2827 14.367 324.963 419.168 776.882 776.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.000128 512 230 250 113920 8.06054 3.4215 18.3172 104.91 134.899 135.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 6.4e-05 4096 160 4750 158080 135.626 55.7097 3519.06 1675.56 5386.12 5386.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 0.000512 2048 70 200 37800 3.47136 13.5844 122.156 139.253 139.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1000 6.4e-05 512 390 250 168960 22.3783 6.73178 28.9961 209.624 267.943 268.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.001024 512 50 50 19040 0.367552 0.456704 17.113 17.9802 18.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.000128 1024 470 500 126400 11.6271 6.84346 78.8975 209.615 307.115 307.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.001024 1024 70 550 13760 0.767872 0.851264 7.11146 26.219 35.0313 35.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 0.000512 4096 135 3450 17760 5.76307 6.60272 149.385 209.155 370.978 371.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 6.4e-05 1024 100 2600 301120 17.5708 13.5142 564.569 419.078 1014.84 1014.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1220 0.000128 2048 245 1100 131200 18.2356 14.3668 278.588 419.275 730.567 730.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.000128 512 230 250 112640 8.12288 3.41728 13.7844 104.948 130.451 130.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 6.4e-05 4096 160 4750 157440 135.337 55.6749 2250.18 1676.36 4117.72 4117.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 0.000512 2048 70 200 37760 3.46938 8.81827 123.095 135.425 135.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1000 6.4e-05 512 390 250 168960 22.3547 6.72154 19.8782 209.662 258.828 258.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1610 0.001024 512 50 50 18960 0.364224 0.722016 18.0971 19.2264 19.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.000128 1024 470 500 126080 11.6437 6.84592 111.608 209.687 339.917 340.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.001024 1024 70 550 13440 0.769888 0.848992 6.1272 26.054 33.8859 33.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 0.000512 4096 135 3450 17760 5.7927 6.6048 124.183 209.336 345.99 346.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 6.4e-05 1024 100 2600 300480 17.6242 14.2928 472.426 418.636 923.087 923.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1220 0.000128 2048 245 1100 131040 18.2891 14.3625 254.138 418.864 705.759 705.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.000128 512 230 250 111360 7.9777 3.40272 12.0818 103.335 126.978 127.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 6.4e-05 4096 160 4750 155520 135.697 55.6218 1859.06 1669.03 3719.57 3719.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 0.000512 2048 70 200 37680 3.47558 7.52979 122.34 133.387 133.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1000 6.4e-05 512 390 250 161280 22.4333 6.62797 37.4878 206.226 272.998 273.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1610 0.001024 512 50 50 18960 0.36512 0.751616 18.3777 19.5372 19.5913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 0.000128 1024 470 500 125760 11.6321 6.8441 109.837 208.843 337.288 337.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.001024 1024 70 550 13440 0.764576 0.850432 14.915 26.1385 42.7497 42.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 0.000512 4096 135 3450 17600 5.76067 6.58442 106.501 208.884 327.802 327.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 6.4e-05 1024 100 2600 300800 17.5476 13.5003 405.382 419.523 856.053 856.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1220 0.000128 2048 245 1100 130560 18.3634 14.3316 544.463 418.199 995.474 995.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 950 0.000128 512 230 250 107520 8.18026 3.40131 27.2309 103.469 142.469 142.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 6.4e-05 4096 160 4750 156160 135.647 55.5827 1604.84 1677.65 3473.87 3474.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1640 0.000512 2048 70 200 37600 3.4609 6.4289 121.942 131.875 131.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1000 6.4e-05 512 390 250 163840 22.2245 6.62317 37.2624 206.487 272.81 272.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1610 0.001024 512 50 50 18880 0.36448 0.728256 18.4461 19.58 19.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1590 0.000128 1024 470 500 124160 11.5604 6.82189 130.454 208.237 357.203 357.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.001024 1024 70 550 13824 0.764416 0.85312 14.1533 26.2181 42.0731 42.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.000512 4096 135 3450 17952 5.78637 6.61325 316.625 209.493 538.592 538.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 6.4e-05 1024 100 2600 301248 17.5812 13.5158 1215.07 419.119 1665.39 1665.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 0.000128 2048 245 1100 131136 18.2084 14.353 443.371 418.926 894.962 895.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.000128 512 230 250 112128 8.05565 3.40726 23.7041 104.239 139.583 139.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 6.4e-05 4096 160 4750 157440 135.273 55.6577 4761.92 1672.96 6625.98 6626.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 0.000512 2048 70 200 37824 3.48531 18.6625 123.952 146.143 146.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1000 6.4e-05 512 390 250 165888 22.342 6.68771 37.3605 208.273 274.874 275.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.001024 512 50 50 19008 0.364288 0.616288 18.0355 19.0594 19.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000128 1024 470 500 125952 11.566 7.10042 108.49 209.29 336.577 336.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.001024 1024 70 550 13824 0.770048 0.853504 9.22438 26.3028 37.2368 37.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.000512 4096 135 3450 17664 5.74669 6.58784 196.366 208.865 417.642 417.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 6.4e-05 1024 100 2600 301056 17.5199 13.5586 749.918 419.212 1200.31 1200.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 0.000128 2048 245 1100 130944 18.1605 14.3406 276.298 418.827 727.733 727.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.000128 512 230 250 110592 7.98186 3.39968 15.058 103.311 129.933 130.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 6.4e-05 4096 160 4750 156672 135.156 55.5831 2946.35 1674.37 4811.63 4811.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 0.000512 2048 70 200 37728 3.47584 11.8891 122.843 138.251 138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1000 6.4e-05 512 390 250 159744 22.4116 6.61645 23.2824 206.379 258.901 259.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.001024 512 50 50 18912 0.360896 0.391392 17.8115 18.6073 18.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.000128 1024 470 500 125952 11.5773 6.8297 67.2364 209.512 295.285 295.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.001024 1024 70 550 13536 0.769728 0.85072 7.88205 26.2375 35.8263 35.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.000512 4096 135 3450 17856 5.7929 6.61821 161.256 209.658 383.394 383.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 6.4e-05 1024 100 2600 300672 17.5748 13.5107 610.693 419.317 1061.2 1061.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 0.000128 2048 245 1100 130752 18.2299 14.4 224.831 419.568 677.134 677.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.000128 512 230 250 105984 8.13946 3.38288 15.609 102.32 129.633 129.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 6.4e-05 4096 160 4750 156672 135.218 55.5565 2404.28 1670.68 4265.89 4266.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 0.000512 2048 70 200 37728 3.4791 9.70941 122.638 135.869 135.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1000 6.4e-05 512 390 250 156672 22.3833 6.57613 20.7911 204.375 254.338 254.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.001024 512 50 50 18864 0.362496 0.319488 17.6232 18.3473 18.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.000128 1024 470 500 125568 11.5446 6.83334 55.022 209.173 282.703 282.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.001024 1024 70 550 13440 0.768 0.849728 6.65917 26.1712 34.5325 34.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 0.000512 4096 135 3450 17664 5.78355 6.6168 136.345 209.381 358.2 358.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 6.4e-05 1024 100 2600 300288 17.5693 13.4984 520.203 418.827 970.26 970.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1220 0.000128 2048 245 1100 130560 18.213 14.346 307.391 419.138 759.196 759.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.000128 512 230 250 110592 7.99949 3.40154 14.6794 103.377 129.641 129.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 6.4e-05 4096 160 4750 153600 135.526 55.3696 2004.5 1666.93 3862.49 3862.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 0.000512 2048 70 200 37632 3.47859 8.17725 120.895 132.593 132.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1000 6.4e-05 512 390 250 159744 22.4648 6.6153 20.0831 206.449 255.822 255.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1610 0.001024 512 50 50 18816 0.360832 1.00925 16.622 18.0366 18.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.000128 1024 470 500 124416 11.5942 6.82918 136.979 208.598 364.131 364.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.001024 1024 70 550 13776 0.769824 0.852736 13.5473 26.199 41.4527 41.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.000512 4096 135 3450 17920 5.81222 6.60858 288.824 209.475 510.795 510.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 6.4e-05 1024 100 2600 301056 17.621 13.5229 1118.84 418.838 1568.92 1569.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 0.000128 2048 245 1100 131264 18.2592 14.3642 409.48 419.221 861.428 861.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.000128 512 230 250 112896 8.11021 3.41952 22.0271 104.731 138.474 138.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 6.4e-05 4096 160 4750 157696 135.67 55.7046 4375.11 1672.54 6239.2 6239.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 0.000512 2048 70 200 37800 3.47885 17.0348 120.726 141.281 141.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 6.4e-05 512 390 250 168448 22.3862 6.72413 35.2109 209.307 273.842 274.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.001024 512 50 50 18984 0.363936 0.5696 18.1113 19.0885 19.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000128 1024 470 500 125888 11.6314 6.84112 100.528 209.253 328.384 328.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.001024 1024 70 550 13664 0.765472 0.84848 8.7208 26.1614 36.5794 36.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.000512 4096 135 3450 17696 5.75021 6.56435 183.288 208.798 404.475 404.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 6.4e-05 1024 100 2600 301056 17.575 14.2889 707.03 419.37 1158.37 1158.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 0.000128 2048 245 1100 130816 18.225 14.3752 260.046 418.978 711.729 711.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.000128 512 230 250 111104 8.01373 3.4016 14.5772 103.678 129.852 129.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 6.4e-05 4096 160 4750 157696 135.254 55.6564 2784.97 1674.65 4650.7 4650.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 0.000512 2048 70 200 37744 3.48224 10.885 120.836 135.246 135.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 1000 6.4e-05 512 390 250 164864 22.2143 6.64371 23.333 208.731 261.132 261.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.001024 512 50 50 18928 0.363904 0.43024 17.877 18.7162 18.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000128 1024 470 500 125440 11.6098 6.83408 63.822 209.551 291.947 292.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.001024 1024 70 550 13440 0.772224 0.84816 7.08112 26.056 34.8388 34.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.000512 4096 135 3450 17472 5.76717 6.55299 148.255 208.302 368.953 369.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 6.4e-05 1024 100 2600 300384 17.6433 13.5311 575.473 418.442 1025.19 1025.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 0.000128 2048 245 1100 131040 18.2667 14.3626 214.571 418.724 666.031 666.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.000128 512 230 250 112896 8.11568 3.41907 12.1829 104.818 128.717 128.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 6.4e-05 4096 160 4750 155904 136.077 55.7339 2251.74 1673.34 4117.06 4117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 0.000512 2048 70 200 37632 3.47987 9.34013 121.685 134.548 134.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1000 6.4e-05 512 390 250 161280 22.8985 6.73088 18.5652 209.344 257.753 257.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.001024 512 50 50 18816 0.362496 0.3576 18.0147 18.7758 18.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.000128 1024 470 500 124992 11.6746 6.84042 51.778 209.546 279.97 280.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 0.001024 1024 70 550 13440 0.772 0.853696 6.62301 26.3042 34.6365 34.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.000512 4096 135 3450 17472 5.7425 6.56445 135.027 208.201 355.605 355.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 6.4e-05 1024 100 2600 300160 17.5435 13.4984 517.44 418.918 967.502 967.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 0.000128 2048 245 1100 130816 18.1837 14.338 192.174 419.278 644.073 644.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.000128 512 230 250 107520 7.88768 3.36925 10.665 101.345 123.449 123.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 6.4e-05 4096 160 4750 157696 134.974 55.5976 2054.03 1675.43 3920.2 3920.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 0.000512 2048 70 200 37632 3.4816 8.02406 121.77 133.318 133.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1000 6.4e-05 512 390 250 157696 21.9489 6.56784 18.273 202.363 249.366 249.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.001024 512 50 50 18816 0.36064 0.41184 17.3562 18.1724 18.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.000128 1024 470 500 125440 11.6108 6.83459 47.318 209.695 275.585 275.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.001024 1024 70 550 13824 0.774144 0.85488 13.0541 26.3467 41.1135 41.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.000512 4096 135 3450 17792 5.77056 6.62118 286.739 209.379 508.583 508.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 6.4e-05 1024 100 2600 301056 17.571 13.5002 1079.62 419.339 1530.13 1530.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 0.000128 2048 245 1100 131328 18.2081 14.401 403.521 419.506 855.744 855.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.000128 512 230 250 112640 8.07216 3.40794 22.1855 104.663 138.512 138.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 6.4e-05 4096 160 4750 157696 135.168 55.6077 4307.09 1677.63 6175.66 6175.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 0.000512 2048 70 200 37760 3.47168 16.8934 122.064 142.475 142.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 6.4e-05 512 390 250 167936 22.3065 6.70515 35.2641 209.182 273.665 273.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.001024 512 50 50 19008 0.364032 0.616864 18.1525 19.1765 19.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000128 1024 470 500 125952 11.5992 6.83405 98.0744 209.811 326.45 326.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.001024 1024 70 550 13568 0.766208 0.851424 9.14182 26.0658 36.9056 36.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.000512 4096 135 3450 17664 5.78618 6.62528 186.648 209.546 408.682 408.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 6.4e-05 1024 100 2600 301056 17.5818 13.5025 694.46 419.063 1144.71 1144.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 0.000128 2048 245 1100 130560 18.2007 14.4036 261.073 417.929 711.712 711.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 0.000128 512 230 250 110592 8.21082 3.40992 14.506 104.617 130.926 131.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 6.4e-05 4096 160 4750 155648 135.396 55.5377 2774.06 1670.35 4635.51 4635.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 0.000512 2048 70 200 37632 3.46787 11.2956 121.301 136.108 136.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 6.4e-05 512 390 250 163840 22.6198 6.70794 22.7776 208.968 261.285 261.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.001024 512 50 50 18944 0.366592 0.479232 18.0743 18.9645 19.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000128 1024 470 500 124928 11.6016 6.82752 63.2388 209.023 290.823 290.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.001024 1024 70 550 13440 0.768 0.851488 7.96563 26.1457 35.8123 35.8912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.000512 4096 135 3450 17664 5.77709 6.61504 160.019 209.169 381.653 381.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 6.4e-05 1024 100 2600 300288 17.5679 13.4955 574.423 418.401 1023.99 1024.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 0.000128 2048 245 1100 130560 18.21 14.3626 223.325 418.655 674.653 674.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.000128 512 230 250 110592 8.00998 3.40086 12.6659 103.27 127.53 127.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 6.4e-05 4096 160 4750 153600 135.53 55.3446 2292.41 1665.31 4148.77 4148.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 0.000512 2048 70 200 37632 3.47322 9.67405 123.05 136.239 136.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 1000 6.4e-05 512 390 250 159744 22.476 6.6177 18.9639 206.24 254.504 254.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.001024 512 50 50 18816 0.362336 0.420256 17.7129 18.5364 18.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000128 1024 470 500 124416 11.5705 6.82874 53.7371 208.396 280.659 280.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 0.001024 1024 70 550 13312 0.763712 0.844416 7.22576 25.8929 34.8082 34.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.000512 4096 135 3450 16896 5.72691 6.54048 133.892 207.471 353.702 353.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 6.4e-05 1024 100 2600 300032 17.5265 13.9234 498.608 417.841 948.002 948.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 0.000128 2048 245 1100 130048 18.2203 14.3708 196.898 418.19 647.78 647.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.000128 512 230 250 106496 8.45053 3.41363 10.9148 104.694 127.657 127.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 6.4e-05 4096 160 4750 155648 135.419 55.553 2059.55 1670.96 3921.65 3921.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 0.000512 2048 70 200 37376 3.44931 8.46496 118.737 130.695 130.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1000 6.4e-05 512 390 250 163840 22.6068 6.70925 17.5648 209.047 256.138 256.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.001024 512 50 50 18688 0.359776 0.458368 17.8496 18.7079 18.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000128 1024 470 500 124928 11.6218 6.83149 47.8809 209.181 275.642 275.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.001024 1024 70 550 13824 0.77552 0.859808 14.222 26.3347 42.2755 42.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.000512 4096 135 3450 17856 5.78723 6.60275 300.123 209.25 521.838 521.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 6.4e-05 1024 100 2600 300960 17.6208 13.5388 1112.57 419.187 1563.02 1563.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 0.000128 2048 245 1100 131040 18.2393 14.3811 411.935 419.276 863.934 864.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.000128 512 230 250 110592 8.0801 3.41312 22.1532 103.813 137.637 137.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 6.4e-05 4096 160 4750 157824 135.538 55.7142 4482.63 1677.02 6351.08 6351.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 0.000512 2048 70 200 37800 3.48509 17.154 123.678 144.36 144.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 6.4e-05 512 390 250 165888 22.2509 7.80528 35.4764 207.39 273.134 273.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.001024 512 50 50 19008 0.365952 0.575872 17.9036 18.8879 18.9434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000128 1024 470 500 126144 11.6297 6.84832 100.171 209.783 328.56 328.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.001024 1024 70 550 13536 0.766656 0.853824 9.99859 26.2197 37.9194 37.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.000512 4096 135 3450 17856 5.79174 6.61475 212.174 209.46 434.112 434.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 6.4e-05 1024 100 2600 300672 17.5636 13.7728 790.537 418.919 1240.9 1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 0.000128 2048 245 1100 130752 18.2348 14.3572 293.198 419.184 745.074 745.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.000128 512 230 250 105984 8.1409 3.38221 15.4225 102.227 129.357 129.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 6.4e-05 4096 160 4750 156672 135.165 55.557 3166.17 1669.1 5026.15 5026.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 0.000512 2048 70 200 37728 3.4839 12.6955 121.489 137.711 137.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 6.4e-05 512 390 250 156672 22.386 6.57539 23.7492 204.182 257.1 257.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.001024 512 50 50 18864 0.362496 0.413888 18.6613 19.4803 19.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000128 1024 470 500 125568 11.5609 6.84 71.4607 208.878 298.867 298.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 0.001024 1024 70 550 13392 0.770048 0.843424 8.82221 25.9476 36.4658 36.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.000512 4096 135 3450 17280 5.73728 6.5279 169.301 207.706 389.344 389.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 6.4e-05 1024 100 2600 300672 17.6148 13.5478 654.431 418.983 1104.68 1104.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 0.000128 2048 245 1100 130464 18.2556 14.4489 240.887 418.177 691.87 691.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.000128 512 230 250 103680 8.32512 3.38758 12.7103 102.366 126.966 127.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 6.4e-05 4096 160 4750 155520 135.735 55.6488 2590.87 1670.89 4453.31 4453.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 0.000512 2048 70 200 37584 3.47341 10.6764 121.379 135.571 135.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 6.4e-05 512 390 250 152064 22.7639 6.58074 19.5201 204.403 253.476 253.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.001024 512 50 50 18792 0.364128 0.465376 18.6736 19.5452 19.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000128 1024 470 500 124416 11.6724 6.84646 58.3943 209.147 286.185 286.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 0.001024 1024 70 550 13248 0.763904 0.849696 8.3016 26.0253 36.0235 36.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.000512 4096 135 3450 17280 5.75914 6.59072 160.418 208.714 381.554 381.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 6.4e-05 1024 100 2600 300672 17.5623 14.699 622.162 419.173 1073.7 1073.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 0.000128 2048 245 1100 130176 18.1724 14.4403 229.625 418.083 680.42 680.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.000128 512 230 250 101376 7.98656 3.34454 11.959 99.246 122.723 122.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 6.4e-05 4096 160 4750 152064 135.116 55.1588 2385.1 1657.96 4233.5 4233.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 0.000512 2048 70 200 37440 3.45997 0 121.078 124.545 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 0.001024 1024 70 550 12960 0.7672 0.839328 7.21478 25.7524 34.6562 34.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 0.000512 4096 135 3450 16560 5.73034 6.51264 142.259 206.937 361.511 361.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 6.4e-05 1024 100 2600 299520 17.6101 13.5192 567.27 418.03 1016.53 1016.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 0.000128 2048 245 1100 129600 18.3371 14.3938 208.752 418.576 660.157 660.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.000128 512 230 250 103680 8.07366 3.36486 11.9454 100.915 124.482 124.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 6.4e-05 4096 160 4750 155520 135.841 55.6713 2232.97 1671.7 4096.35 4096.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 0.000512 2048 70 200 37440 3.47075 9.964 120.281 133.756 133.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1000 6.4e-05 512 390 250 138240 23.2049 6.57168 16.231 201.407 247.623 247.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.001024 512 50 50 18720 0.362304 0.377472 17.2699 18.0524 18.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000128 1024 470 500 123840 11.7222 6.84477 51.6338 209.347 279.675 279.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.001024 1024 70 550 13760 0.767936 0.854016 13.2004 26.2449 41.149 41.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.000512 4096 135 3450 17760 5.76166 6.60157 287.208 209.509 509.157 509.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 6.4e-05 1024 100 2600 301120 17.5712 13.5127 1082.58 419.414 1533.18 1533.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 0.000128 2048 245 1100 131200 18.2043 14.4059 399.8 419.527 852.04 852.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.000128 512 230 250 112640 8.12653 3.42016 22.068 105.03 138.825 138.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 6.4e-05 4096 160 4750 157440 135.346 55.6717 4318.45 1677.57 6187.2 6187.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 0.000512 2048 70 200 37760 3.47338 16.7599 121.074 141.351 141.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 6.4e-05 512 390 250 168960 22.3524 6.72141 35.2741 214.513 279.06 279.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.001024 512 50 50 18960 0.363936 0.616544 18.1514 19.1742 19.2284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000128 1024 470 500 126080 11.6145 6.89306 97.3731 209.857 325.868 325.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.001024 1024 70 550 13440 0.762496 0.850016 9.55642 26.1055 37.3583 37.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.000512 4096 135 3450 17600 5.75709 6.58762 196.959 208.687 418.065 418.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 6.4e-05 1024 100 2600 300800 17.5481 13.5107 746.284 419.111 1196.56 1196.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 0.000128 2048 245 1100 130560 18.1469 14.3735 274.135 417.709 724.464 724.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.000128 512 230 250 107520 8.17178 3.39338 14.6344 103.265 129.645 129.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 6.4e-05 4096 160 4750 156160 135.657 55.593 2937.95 1676.57 4805.92 4806.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 0.000512 2048 70 200 37600 3.46522 11.5514 122.902 137.961 138.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1000 6.4e-05 512 390 250 163840 22.1342 6.61274 23.5267 206.25 258.737 258.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.001024 512 50 50 18880 0.36208 0.42752 18.8733 19.7059 19.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000128 1024 470 500 124160 11.5311 6.81696 66.2293 208.04 292.747 292.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.001024 1024 70 550 13440 0.767584 0.85344 8.86426 26.2156 36.7869 36.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.000512 4096 135 3450 17280 5.72006 6.53027 163.754 207.442 383.52 383.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 6.4e-05 1024 100 2600 300480 17.5613 13.5128 629.921 418.864 1079.97 1080.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 0.000128 2048 245 1100 130560 18.1755 14.3628 232.981 417.966 683.591 683.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.000128 512 230 250 107520 8.19626 3.40378 12.6662 103.339 127.791 127.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 6.4e-05 4096 160 4750 153600 136.24 55.5951 2490.64 1669.89 4352.53 4352.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 0.000512 2048 70 200 37440 3.45315 10.4937 121.022 135.012 135.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 6.4e-05 512 390 250 153600 22.8965 6.62595 19.4351 207.592 256.764 256.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.001024 512 50 50 18720 0.36224 0.483328 17.7707 18.6596 18.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000128 1024 470 500 124800 11.6101 6.84576 56.5505 209.04 284.183 284.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 0.001024 1024 70 550 13440 0.774624 0.856064 7.45997 26.3364 35.5078 35.5856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 0.000512 4096 135 3450 17280 5.72406 6.5577 151.733 208.021 372.108 372.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 6.4e-05 1024 100 2600 299520 17.5438 13.4868 579.496 417.68 1028.31 1028.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 0.000128 2048 245 1100 129280 18.1421 14.3028 213.174 416.454 662.174 662.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.000128 512 230 250 102400 8.48778 3.39354 11.5606 103.39 127.014 127.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 6.4e-05 4096 160 4750 148480 135.608 54.9601 2192.8 1649.71 4033.24 4033.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 0.000512 2048 70 200 37440 3.46486 9.13056 120.421 133.06 133.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 6.4e-05 512 390 250 163840 22.1587 6.62349 18.806 206.49 254.292 254.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.001024 512 50 50 18560 0.359104 0.342016 18.6776 19.4221 19.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000128 1024 470 500 122880 11.4685 6.80038 51.8835 206.567 276.85 276.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 0.001024 1024 70 550 12800 0.751136 0.82608 7.9208 25.3804 34.9624 35.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.000512 4096 135 3450 16800 5.76522 6.5584 140.889 208.434 361.723 361.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 6.4e-05 1024 100 2600 300800 17.5813 13.5168 556.063 419.363 1006.62 1006.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 0.000128 2048 245 1100 129600 18.1943 14.3913 205.121 417.989 655.799 655.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.000128 512 230 250 102400 8.50618 3.39514 10.7062 103.513 126.301 126.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 6.4e-05 4096 160 4750 147200 135.733 55.0318 2093.86 1651.27 3936.06 3936.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 0.000512 2048 70 200 37200 3.44451 9.27997 119.919 132.687 132.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 1000 6.4e-05 512 390 250 153600 22.8841 6.63152 17.5243 206.587 253.838 254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.001024 512 50 50 18400 0.3584 0.407872 17.5346 18.3447 18.4013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000128 1024 470 500 121600 11.5548 6.8081 48.5205 206.818 273.828 273.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.001024 1024 70 540 13568 0.770048 0.853568 10.7737 26.2905 38.7747 38.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 0.000512 4096 135 3480 17472 5.77414 6.61757 228.12 209.408 449.996 450.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 6.4e-05 1024 100 2580 301440 17.5605 13.4963 865.002 419.182 1315.35 1315.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1220 0.000128 2048 245 1080 132352 18.1474 14.4524 364.819 419.179 816.704 816.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.000128 512 230 300 104448 8.54538 3.40992 32.0906 104.695 148.927 149.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 6.4e-05 4096 160 4740 158720 134.989 55.5889 3494.66 1676.09 5361.51 5361.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 0.000512 2048 70 180 37952 3.48979 12.2211 122.302 138.056 138.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1000 6.4e-05 512 390 240 147456 23.8532 6.70736 34.92 208.945 274.641 274.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1610 0.001024 512 50 60 18944 0.36416 0.888832 20.3212 21.6193 21.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 0.000128 1024 470 540 126208 11.619 6.83213 128.48 209.617 356.683 356.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.001024 1024 70 540 13568 0.773696 0.854272 15.1738 26.3465 43.2307 43.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 0.000512 4096 135 3480 17408 5.7856 6.61437 149.814 209.376 371.664 371.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 6.4e-05 1024 100 2580 301312 17.5597 13.4996 566.071 419.34 1016.57 1016.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1220 0.000128 2048 245 1080 132352 18.2368 14.3585 540.82 419.508 993.026 993.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 950 0.000128 512 230 300 104448 8.55232 3.40989 31.5399 104.669 148.359 148.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 6.4e-05 4096 160 4740 158720 135.11 55.5842 2281.44 1676.94 4149.25 4149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1640 0.000512 2048 70 180 37888 3.4751 8.26813 121.858 133.645 133.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1000 6.4e-05 512 390 240 147456 23.8834 6.7113 32.7981 209.109 272.711 272.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1610 0.001024 512 50 60 18880 0.363168 0.884736 17.4836 18.7751 18.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1590 0.000128 1024 470 540 125952 11.6476 6.83584 143.208 209.807 371.633 371.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.001024 1024 70 540 13440 0.76752 0.851968 15.0067 26.281 42.9874 43.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 0.000512 4096 135 3480 17280 5.75114 6.58464 119.479 208.691 340.58 340.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 6.4e-05 1024 100 2580 301056 17.5363 13.5417 461.276 418.865 911.321 911.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1220 0.000128 2048 245 1080 132096 18.203 14.3394 540.428 418.548 991.628 991.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 950 0.000128 512 230 300 101376 8.52954 3.39558 30.7065 103.231 146.046 146.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 6.4e-05 4096 160 4740 158208 134.966 55.6083 1843.78 1673.14 3707.66 3707.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 0.000512 2048 70 180 37824 3.47184 6.77069 121.417 131.701 131.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1000 6.4e-05 512 390 240 141312 23.8419 6.61914 37.2014 206.212 274.085 274.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1610 0.001024 512 50 60 18816 0.363232 0.888832 18.3611 19.657 19.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.000128 1024 470 540 125952 11.6096 6.83008 142.819 209.328 370.726 370.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.001024 1024 70 540 13312 0.765984 0.847072 14.8213 26.0653 42.5846 42.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 470 0.000512 4096 135 3480 17408 5.79597 6.62733 104.907 209.552 326.956 327.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 6.4e-05 1024 100 2580 301056 17.5675 13.5951 398.274 419.093 848.629 848.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1220 0.000128 2048 245 1080 131584 18.2155 14.3363 534.854 417.957 985.468 985.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 950 0.000128 512 230 300 102400 8.6721 3.40742 31.0166 104.626 147.908 148.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 6.4e-05 4096 160 4740 157696 135.056 55.5303 1593.44 1670.43 3454.63 3454.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1640 0.000512 2048 70 180 37760 3.46458 6.09648 122.148 131.752 131.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1000 6.4e-05 512 390 240 147456 23.8359 6.7072 37.9859 208.986 277.73 277.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1610 0.001024 512 50 60 18816 0.366208 0.89408 19.202 20.5039 20.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.000128 1024 470 540 124928 11.639 6.82832 141.537 209.033 369.17 369.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.001024 1024 70 540 13600 0.774432 0.855584 13.9508 26.2761 41.9411 42.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.000512 4096 135 3480 17440 5.79594 6.6089 311.037 209.328 532.848 532.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 6.4e-05 1024 100 2580 301280 17.6169 13.525 1208.36 419.143 1658.74 1658.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 0.000128 2048 245 1080 132320 18.2104 14.3946 436.285 419.018 888.008 888.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.000128 512 230 300 104960 8.57613 3.42186 27.5696 104.908 144.66 144.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 6.4e-05 4096 160 4740 158720 135.421 55.712 4786.06 1675.9 6653.27 6653.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 0.000512 2048 70 180 37920 3.48624 16.6951 123.857 144.081 144.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1000 6.4e-05 512 390 240 148480 23.868 6.73178 33.5741 209.606 273.988 274.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.001024 512 50 60 18920 0.364544 0.718208 18.099 19.2261 19.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.000128 1024 470 540 126400 11.6367 6.8408 118.109 209.674 346.392 346.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.001024 1024 70 540 13440 0.765376 0.854016 8.93939 26.2409 36.8816 36.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 0.000512 4096 135 3480 17280 5.7632 6.61146 194.427 209.318 416.193 416.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 6.4e-05 1024 100 2580 301120 17.5727 13.5144 745.07 419.4 1195.66 1195.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1220 0.000128 2048 245 1080 132160 18.1569 14.4015 373.178 419.519 825.358 825.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.000128 512 230 300 104960 8.56496 3.41994 21.024 105.025 138.22 138.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 6.4e-05 4096 160 4740 158720 135.171 55.6978 2980.58 1677.66 4849.27 4849.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 0.000512 2048 70 180 37840 3.48102 10.4161 120.735 134.676 134.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1000 6.4e-05 512 390 240 148480 23.8429 6.72586 22.628 209.828 263.241 263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1610 0.001024 512 50 60 18880 0.372736 1.30518 18.1092 19.8289 19.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.000128 1024 470 540 126080 11.6038 6.83853 72.6723 209.855 301.101 301.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.001024 1024 70 540 13200 0.768 0.84864 7.47437 26.0812 35.2532 35.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 0.000512 4096 135 3480 17280 5.80086 6.60618 157.691 209.531 379.703 379.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 6.4e-05 1024 100 2580 300960 17.6087 13.5252 608.551 419.035 1058.82 1058.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1220 0.000128 2048 245 1080 132000 18.1954 14.3962 327.313 419.266 779.276 779.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.000128 512 230 300 99840 8.63584 3.40378 17.1914 103.344 132.759 132.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 6.4e-05 4096 160 4740 157440 135.445 55.6093 2409.64 1670.72 4271.58 4271.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 0.000512 2048 70 180 37800 3.47888 8.53482 121.307 133.364 133.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1000 6.4e-05 512 390 240 138240 24.0413 6.63085 43.9299 206.423 281.237 281.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1610 0.001024 512 50 60 18840 0.364288 1.304 16.7892 18.4981 18.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.000128 1024 470 540 125760 11.5869 6.84128 162.219 209.042 389.815 389.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.001024 1024 70 540 13120 0.767264 0.846848 6.2369 26.1308 34.0627 34.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 0.000512 4096 135 3480 16960 5.7537 6.59293 131.836 208.889 353.143 353.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 6.4e-05 1024 100 2580 300800 17.5454 13.4984 515.226 419.523 965.895 965.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1220 0.000128 2048 245 1080 131200 18.1133 14.3299 301.409 418.084 752.04 752.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.000128 512 230 300 102400 8.4719 3.4016 43.3997 103.367 158.827 158.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 6.4e-05 4096 160 4740 158720 134.889 55.6088 2056.02 1677.68 3924.35 3924.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 0.000512 2048 70 180 37760 3.48461 7.48144 119.552 130.56 130.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1000 6.4e-05 512 390 240 143360 23.6223 6.62077 41.8445 206.45 278.749 278.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1610 0.001024 512 50 60 18720 0.362528 1.28816 17.7081 19.3999 19.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 0.000128 1024 470 540 124160 11.5363 6.81606 183.624 208.242 410.348 410.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.001024 1024 70 540 13536 0.765952 0.851872 13.5574 26.2163 41.4758 41.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.000512 4096 135 3480 17472 5.78176 6.61693 287.971 209.453 509.895 509.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 6.4e-05 1024 100 2580 301440 17.5774 13.5229 1111.61 419.051 1561.87 1561.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 0.000128 2048 245 1080 132288 18.1519 14.3503 399.222 418.949 850.779 850.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.000128 512 230 300 104448 8.49622 3.40963 23.9181 104.223 140.226 140.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 6.4e-05 4096 160 4740 158208 135.213 55.64 4387.94 1672.95 6251.92 6252.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 0.000512 2048 70 180 37920 3.48368 15.3498 122.592 141.469 141.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 1000 6.4e-05 512 390 240 144384 23.9034 6.68496 29.1937 208.302 268.294 268.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.001024 512 50 60 18912 0.362816 0.683584 18.0375 19.127 19.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000128 1024 470 540 125952 11.5763 6.84198 108.126 209.269 335.943 336.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.001024 1024 70 540 13440 0.766944 0.851904 8.77066 26.3035 36.7764 36.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.000512 4096 135 3480 17280 5.74717 6.59206 179.225 208.864 400.504 400.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 6.4e-05 1024 100 2580 301056 17.535 13.5029 695.803 419.221 1146.17 1146.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 0.000128 2048 245 1080 132096 18.133 14.336 251.468 418.887 702.931 703.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.000128 512 230 300 101376 8.52234 3.39462 15.6014 103.314 131.018 131.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 6.4e-05 4096 160 4740 158208 134.977 55.5771 2753.02 1674.36 4618.09 4618.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 0.000512 2048 70 180 37824 3.47795 9.9287 122.55 136 136.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1000 6.4e-05 512 390 240 141312 23.7975 6.61504 19.1451 206.467 256.237 256.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.001024 512 50 60 18816 0.364544 0.445376 17.8053 18.6568 18.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.000128 1024 470 540 125952 11.5785 6.8352 68.0257 209.5 296.067 296.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.001024 1024 70 540 13248 0.768512 0.852032 7.54061 26.2115 35.4574 35.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.000512 4096 135 3480 17280 5.78915 6.61066 153.612 209.504 375.589 375.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 6.4e-05 1024 100 2580 301248 17.5578 13.5915 568.523 418.915 1018.69 1018.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 0.000128 2048 245 1080 131904 18.1617 14.4258 206.826 419.17 658.687 658.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.000128 512 230 300 101376 8.41178 3.38301 13.0201 102.221 127.221 127.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 6.4e-05 4096 160 4740 156672 135.185 55.573 2239.13 1669.29 4099.34 4099.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 0.000512 2048 70 180 37728 3.47341 8.13056 120.929 132.575 132.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1000 6.4e-05 512 390 240 138240 23.7206 6.57562 16.7933 204.175 251.47 251.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1610 0.001024 512 50 60 18720 0.362496 0.360384 16.5193 17.2829 17.3409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.000128 1024 470 540 125568 11.5557 6.83328 55.2967 209.002 282.815 282.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.001024 1024 70 540 13056 0.769888 0.84992 6.20586 26.1765 34.0803 34.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 0.000512 4096 135 3480 17280 5.78 6.61299 133.61 209.408 355.484 355.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 6.4e-05 1024 100 2580 300288 17.5617 13.4963 509.058 418.876 959.097 959.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 0.000128 2048 245 1080 132096 18.1291 14.3407 187.158 419.134 638.863 638.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.000128 512 230 300 98304 8.7008 3.39542 14.7249 103.392 130.399 130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 6.4e-05 4096 160 4740 156672 134.79 55.3876 2019.69 1666.85 3876.89 3877.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 0.000512 2048 70 180 37632 3.4664 7.31798 121.419 132.247 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1000 6.4e-05 512 390 240 135168 24.2364 6.61299 14.9799 206.467 252.507 252.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.001024 512 50 60 18624 0.360448 0.421952 18.6639 19.4892 19.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.000128 1024 470 540 124416 11.5774 6.82598 49.4468 210.395 278.373 278.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.001024 1024 70 540 12960 0.768 0.851968 6.21712 26.2397 34.1601 34.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 0.000512 4096 135 3480 16800 5.72326 6.52787 113.725 207.6 333.651 333.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 6.4e-05 1024 100 2580 300480 17.5684 13.5139 443.218 419.19 893.593 893.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1220 0.000128 2048 245 1080 131520 18.1407 14.3668 264.682 418.293 715.59 715.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.000128 512 230 300 99840 8.63245 3.39862 13.598 103.423 129.239 129.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 6.4e-05 4096 160 4740 157440 135.166 55.5993 1756.71 1671.19 3618.84 3618.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 0.000512 2048 70 180 37680 3.48474 6.12355 119.994 129.647 129.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1000 6.4e-05 512 390 240 138240 24.0175 6.62707 37.3492 206.507 274.715 274.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1610 0.001024 512 50 60 18720 0.366464 1.1305 17.7558 19.2948 19.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.000128 1024 470 540 124800 11.6231 6.84093 139.345 209.2 367.144 367.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.001024 1024 70 540 13440 0.768832 0.852512 12.4723 26.2012 40.3801 40.4582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.000512 4096 135 3480 17472 5.80749 6.61504 275.062 209.46 497.018 497.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 6.4e-05 1024 100 2580 301280 17.5989 13.527 1053.71 418.807 1503.75 1503.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 0.000128 2048 245 1080 132160 18.2097 14.3564 382.445 418.884 834.003 834.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.000128 512 230 300 103936 8.61674 3.5799 23.6214 104.722 140.726 140.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 6.4e-05 4096 160 4740 158592 135.478 55.7158 4203.06 1673.21 6067.64 6067.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 0.000512 2048 70 180 37912 3.4791 14.6873 121.524 139.733 139.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 6.4e-05 512 390 240 146944 23.9763 6.72797 29.0951 209.322 269.33 269.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.001024 512 50 60 18928 0.364672 0.63488 18.0693 19.112 19.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000128 1024 470 540 125888 11.6267 6.84323 102.623 209.23 330.453 330.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.001024 1024 70 540 13216 0.763904 0.849408 8.21866 26.1627 36.0802 36.1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.000512 4096 135 3480 17248 5.75562 6.56954 176.335 208.781 397.516 397.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 6.4e-05 1024 100 2580 301056 17.5751 13.5411 667.756 419.317 1118.29 1118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 0.000128 2048 245 1080 131712 18.1618 14.3585 243.203 418.961 694.786 694.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.000128 512 230 300 100352 8.63027 3.39792 14.9704 103.668 130.85 130.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 6.4e-05 4096 160 4740 157696 135.248 55.6589 2651.45 1674.46 4516.99 4517.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 0.000512 2048 70 180 37856 3.48675 9.35299 122.714 135.594 135.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 1000 6.4e-05 512 390 240 143360 23.7704 6.63994 18.6396 207.083 256.349 256.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.001024 512 50 60 18816 0.363456 0.489568 17.8612 18.7571 18.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.000128 1024 470 540 125440 11.6195 6.83581 65.4152 209.524 293.523 293.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.001024 1024 70 540 13104 0.768 0.849792 7.07152 26.0474 34.8206 34.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.000512 4096 135 3480 17136 5.77376 6.55155 142.943 208.256 363.598 363.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 6.4e-05 1024 100 2580 300384 17.6399 13.6714 558.85 418.339 1008.61 1008.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 0.000128 2048 245 1080 131712 18.2084 14.3647 205.899 418.626 657.204 657.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.000128 512 230 300 102144 8.71786 3.41616 13.1461 104.792 130.252 130.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 6.4e-05 4096 160 4740 158592 135.482 55.7329 2234.66 1673.3 4099.35 4099.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 0.000512 2048 70 180 37800 3.48957 7.88269 122.605 134.02 134.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 1000 6.4e-05 512 390 240 139776 24.5174 6.72838 15.6292 209.397 256.48 256.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.001024 512 50 60 18816 0.36336 0.417792 17.9858 18.8104 18.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000128 1024 470 540 124992 11.6768 6.84726 54.9067 209.371 282.933 283.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 0.001024 1024 70 540 12992 0.77152 0.85056 6.35501 26.2917 34.3511 34.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.000512 4096 135 3480 17024 5.7464 6.55894 128.506 208.034 348.919 348.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 6.4e-05 1024 100 2580 300160 17.5446 13.6433 490.639 418.582 940.512 940.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 0.000128 2048 245 1080 131712 18.1483 14.3763 181.231 418.954 632.812 632.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.000128 512 230 300 93184 8.71491 3.36733 10.7549 101.268 124.295 124.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 6.4e-05 4096 160 4740 157696 134.983 55.5922 1954.51 1673.93 3819.18 3819.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 0.000512 2048 70 180 37632 3.47168 7.21933 121.172 131.908 131.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1000 6.4e-05 512 390 240 129024 23.9869 6.56998 12.9028 202.212 245.883 246.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.001024 512 50 60 18592 0.362272 0.47024 16.2072 17.0799 17.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.000128 1024 470 540 125440 11.6036 6.83312 49.0339 209.527 277.13 277.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 0.001024 1024 70 540 12880 0.771328 0.847872 6.38144 26.0552 34.1405 34.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.000512 4096 135 3480 16800 5.78035 6.58637 111.774 208.909 333.125 333.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 6.4e-05 1024 100 2580 300160 17.6084 13.5619 434.132 418.179 883.586 883.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 0.000128 2048 245 1080 131040 18.2672 14.369 161.159 418.44 612.338 612.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.000128 512 230 300 98560 8.62298 3.38739 11.3831 102.489 126.067 126.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 6.4e-05 4096 160 4740 152320 135.821 55.3021 1663.48 1659.55 3514.33 3514.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 0.000512 2048 70 180 37520 3.46506 6.05645 117.583 127.147 127.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1000 6.4e-05 512 390 240 125440 24.7333 6.59232 12.3468 204.614 248.498 248.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.001024 512 50 60 18480 0.360352 0.274656 16.3166 16.9953 17.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.000128 1024 470 540 123200 11.6259 6.82442 42.8923 207.776 269.245 269.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.001024 1024 70 540 13568 0.774144 0.853984 12.5115 26.3207 40.5436 40.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.000512 4096 135 3480 17408 5.77939 6.61136 259.578 209.179 481.221 481.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 6.4e-05 1024 100 2580 301312 17.5603 13.4989 978.808 418.94 1428.92 1429.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 0.000128 2048 245 1080 132352 18.1554 14.3609 364.455 419.16 816.235 816.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.000128 512 230 300 104448 8.53552 3.40826 22.5976 104.56 139.283 139.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 6.4e-05 4096 160 4740 158720 135.068 55.6016 3951.72 1675.35 5817.91 5818.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 0.000512 2048 70 180 37888 3.47786 14.3913 121.755 139.666 139.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 6.4e-05 512 390 240 147456 23.8177 6.7081 28.2558 208.908 267.904 268.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.001024 512 50 60 18880 0.362656 0.69632 19.146 20.2483 20.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000128 1024 470 540 125952 11.6086 6.83558 97.956 209.601 326.127 326.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.001024 1024 70 540 13312 0.768192 0.848096 8.58362 26.0703 36.3523 36.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.000512 4096 135 3480 17408 5.79856 6.62947 188.575 209.537 410.615 410.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 6.4e-05 1024 100 2580 301056 17.5648 13.5005 642.294 419.039 1092.5 1092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 0.000128 2048 245 1080 131584 18.1419 14.3591 248.08 417.909 698.596 698.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.000128 512 230 300 102400 8.66582 3.41184 15.3283 104.614 132.202 132.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 6.4e-05 4096 160 4740 157696 135.068 55.5397 2674.56 1670.24 4535.59 4535.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 0.000512 2048 70 180 37760 3.47331 10.1356 120.033 133.684 133.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 6.4e-05 512 390 240 147456 23.8097 6.70947 19.4412 208.962 259.134 259.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.001024 512 50 60 18816 0.364544 0.545376 14.8994 15.8519 15.9121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000128 1024 470 540 124928 11.6069 6.8295 67.0232 209.003 294.589 294.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.001024 1024 70 540 13056 0.770048 0.84992 7.20282 26.1774 35.0847 35.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.000512 4096 135 3480 17280 5.77363 6.61472 151.726 209.384 373.573 373.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 6.4e-05 1024 100 2580 300288 17.5563 13.5421 530.102 418.831 980.139 980.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 0.000128 2048 245 1080 132096 18.1454 14.42 207.931 419.174 659.772 659.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.000128 512 230 300 98304 8.70934 3.40083 12.3757 103.383 128.047 128.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 6.4e-05 4096 160 4740 156672 134.869 55.366 2198.95 1666.64 4055.99 4056.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 0.000512 2048 70 180 37632 3.47328 8.17152 121.561 133.248 133.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 6.4e-05 512 390 240 135168 24.2454 6.6145 15.0973 206.49 252.657 252.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.001024 512 50 60 18624 0.360512 0.450848 17.6596 18.5141 18.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000128 1024 470 540 124416 11.5839 6.82842 54.9744 208.598 282.119 282.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 0.001024 1024 70 540 12800 0.768 0.842624 6.88259 25.8926 34.4725 34.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 0.000512 4096 135 3480 16896 5.72211 6.54208 133.168 207.496 353.003 353.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 6.4e-05 1024 100 2580 300032 17.5346 13.499 473.911 417.881 922.934 923.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 0.000128 2048 245 1080 131072 18.184 14.3321 191.478 418.293 642.389 642.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.000128 512 230 300 98304 8.90739 3.41392 11.7769 104.709 128.988 129.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 6.4e-05 4096 160 4740 155648 135.438 55.544 1999.42 1671.12 3861.69 3861.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 0.000512 2048 70 180 37632 3.47315 7.81648 119.928 131.26 131.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 1000 6.4e-05 512 390 240 147456 23.8265 6.70982 15.4199 209.067 255.233 255.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.001024 512 50 60 18688 0.363904 0.53248 17.916 18.8556 18.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000128 1024 470 540 124928 11.6224 6.82931 51.6565 209.203 279.438 279.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 0.001024 1024 70 540 12800 0.773984 0.852224 6.28106 26.3252 34.3167 34.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 0.000512 4096 135 3480 16640 5.73222 6.54787 121.046 207.832 341.23 341.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 6.4e-05 1024 100 2580 299520 17.5448 13.4817 436.746 417.621 885.501 885.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 0.000128 2048 245 1080 130560 18.0879 14.4343 172.385 416.409 621.418 621.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.000128 512 230 300 102400 8.492 3.39286 11.5515 103.381 127 127.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 6.4e-05 4096 160 4740 153600 134.262 54.9642 1805.62 1649.47 3644.49 3644.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 0.000512 2048 70 180 37440 3.45933 7.44858 119.714 130.666 130.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1000 6.4e-05 512 390 240 143360 23.6712 6.62118 13.7669 206.367 250.641 250.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.001024 512 50 60 18560 0.36208 0.34048 17.6414 18.3901 18.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.000128 1024 470 540 122880 11.4736 6.8984 46.1954 206.535 271.235 271.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.001024 1024 70 576 13184 0.76784 0.85312 10.9216 26.3032 38.9265 39.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 0.000512 4096 135 3456 17920 5.7767 6.61434 227.936 209.55 449.95 450.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 6.4e-05 1024 100 2560 301568 17.5477 13.5045 846.614 419.47 1297.24 1297.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1220 0.000128 2048 245 1088 131200 18.2069 14.3805 362.361 419.472 814.528 814.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.000128 512 230 256 102400 8.65475 3.41341 27.5786 104.643 144.476 144.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 6.4e-05 4096 160 4736 154112 136.313 55.5898 3349.47 1677.41 5218.95 5219.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 0.000512 2048 70 192 37888 3.4857 12.8914 122.333 138.751 138.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1000 6.4e-05 512 390 256 137216 24.5886 6.7071 33.6868 209.09 274.304 274.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1610 0.001024 512 50 64 18912 0.368256 0.910752 19.5244 20.8438 20.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 0.000128 1024 470 512 125696 11.6276 6.82854 116.549 209.76 344.904 345.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.001024 1024 70 576 13184 0.774144 0.856064 7.37117 26.3486 35.4308 35.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 0.000512 4096 135 3456 17792 5.77779 6.62016 145.842 209.404 367.714 367.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 6.4e-05 1024 100 2560 301312 17.5605 13.4968 542.972 419.398 993.534 993.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1220 0.000128 2048 245 1088 131072 18.3009 14.3577 527.189 419.56 979.514 979.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 950 0.000128 512 230 256 102400 8.66589 3.40566 27.5489 104.678 144.484 144.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 6.4e-05 4096 160 4736 153600 136.468 55.6034 2142.5 1677.13 4011.87 4012.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1640 0.000512 2048 70 192 37824 3.47869 8.49984 120.721 132.742 132.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1000 6.4e-05 512 390 256 135168 24.7504 6.70947 31.1266 209.137 271.929 272.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1610 0.001024 512 50 64 18880 0.36704 0.910624 18.5046 19.8254 19.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1590 0.000128 1024 470 512 125440 11.6782 6.83094 129.494 209.824 357.963 358.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.001024 1024 70 576 13056 0.767168 0.853856 14.9757 26.2761 42.9534 43.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 0.000512 4096 135 3456 17664 5.76093 6.59203 119.213 208.635 340.275 340.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 6.4e-05 1024 100 2560 301056 17.551 13.8078 450.986 418.754 901.204 901.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1220 0.000128 2048 245 1088 130944 18.2602 14.334 527.317 418.684 978.703 978.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 950 0.000128 512 230 256 98304 8.69018 3.3945 26.4956 103.206 141.975 142.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 6.4e-05 4096 160 4736 153600 136.174 55.5868 1769.35 1672.53 3633.8 3633.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1640 0.000512 2048 70 192 37824 3.49398 7.1008 123.601 134.24 134.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1000 6.4e-05 512 390 256 129024 24.726 6.61677 35.4483 206.154 273.155 273.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1610 0.001024 512 50 64 18816 0.36528 0.910656 18.4566 19.7755 19.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.000128 1024 470 512 125184 11.6454 6.83251 129.491 209.272 357.383 357.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.001024 1024 70 576 12800 0.767232 0.851424 14.8382 26.0692 42.6099 42.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 470 0.000512 4096 135 3456 17664 5.79517 6.62694 103.93 209.576 326.003 326.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 6.4e-05 1024 100 2560 301056 17.5548 13.5004 387.693 419.136 837.989 838.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1220 0.000128 2048 245 1088 130560 18.2752 14.377 523.811 418.003 974.575 974.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 950 0.000128 512 230 256 102400 8.66422 3.40528 27.391 104.643 144.286 144.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 6.4e-05 4096 160 4736 151552 136.468 55.5438 1509.43 1670.84 3372.44 3372.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1640 0.000512 2048 70 192 37760 3.4768 6.41466 120.174 130.109 130.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1000 6.4e-05 512 390 256 131072 25.0599 6.70573 35.6316 209.012 276.622 276.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1610 0.001024 512 50 64 18816 0.36464 0.910944 18.5221 19.841 19.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.000128 1024 470 512 124928 11.642 6.82768 128.274 209.136 356.019 356.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.001024 1024 70 576 13200 0.771648 0.855072 14.2139 26.264 42.1907 42.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.000512 4096 135 3456 17920 5.80246 6.60918 306.423 209.298 528.207 528.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 6.4e-05 1024 100 2560 301440 17.6022 13.7083 1148.18 418.889 1598.48 1598.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 0.000128 2048 245 1088 131200 18.2558 14.3859 423.381 418.955 875.08 875.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.000128 512 230 256 102400 8.70707 3.4176 23.683 104.886 140.879 141.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 6.4e-05 4096 160 4736 154240 136.787 55.7066 4496.55 1675.16 6364.37 6364.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 0.000512 2048 70 192 37880 3.49178 17.1544 123.853 144.543 144.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1000 6.4e-05 512 390 256 138240 24.6586 6.72982 32.1062 209.649 273.354 273.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.001024 512 50 64 18920 0.366368 0.735232 18.1881 19.3319 19.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.000128 1024 470 512 125760 11.6438 6.8545 105.224 212.622 336.474 336.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.001024 1024 70 576 13120 0.767392 0.856096 8.88653 26.2127 36.8052 36.8824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 0.000512 4096 135 3456 17760 5.77142 6.60416 187.261 209.109 408.82 408.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 6.4e-05 1024 100 2560 301440 17.5724 13.5149 703.483 418.987 1153.66 1153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1220 0.000128 2048 245 1088 131200 18.2195 14.4867 362.212 419.162 814.183 814.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.000128 512 230 256 102400 8.71117 3.41686 18.5234 105.036 135.868 136.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 6.4e-05 4096 160 4736 153600 136.581 55.6646 2725.34 1675.54 4593.3 4593.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 0.000512 2048 70 192 37840 3.4913 10.4832 122.804 136.822 136.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1000 6.4e-05 512 390 256 138240 24.6258 6.72736 21.6074 209.618 262.79 262.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1610 0.001024 512 50 64 18880 0.364576 1.32301 18.1225 19.8524 19.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.000128 1024 470 512 125440 11.6465 6.84685 64.6333 209.638 292.892 293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.001024 1024 70 576 12960 0.76848 0.8472 7.52499 26.0748 35.2968 35.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 0.000512 4096 135 3456 17760 5.79011 6.6089 155.516 209.479 377.471 377.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 6.4e-05 1024 100 2560 300960 17.5977 13.5364 577.235 418.93 1027.4 1027.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1220 0.000128 2048 245 1088 131040 18.2678 14.4103 320.572 419.151 772.504 772.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.000128 512 230 256 99840 8.64976 3.40378 15.4678 103.398 131.1 131.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 6.4e-05 4096 160 4736 151680 136.906 55.6338 2231.27 1670.31 4094.28 4094.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 0.000512 2048 70 192 37800 3.49546 8.66304 122.256 134.458 134.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1000 6.4e-05 512 390 256 130560 24.621 6.63142 17.9166 206.368 255.75 255.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1610 0.001024 512 50 64 18840 0.365728 1.31277 16.8086 18.53 18.5856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.000128 1024 470 512 124800 11.627 6.84032 144.501 208.994 372.096 372.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 0.001024 1024 70 576 12800 0.765952 0.84912 6.43437 26.1107 34.2448 34.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 0.000512 4096 135 3456 17600 5.74557 6.58842 131.148 208.722 352.279 352.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 6.4e-05 1024 100 2560 301440 17.5398 13.4973 497.016 419.175 947.33 947.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1220 0.000128 2048 245 1088 130560 18.1508 14.8512 299.932 417.681 750.725 750.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.000128 512 230 256 97280 8.77837 3.39603 35.7173 103.284 151.358 151.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 6.4e-05 4096 160 4736 153600 136.354 55.5991 1937.27 1676.31 3805.7 3805.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 0.000512 2048 70 192 37760 3.4807 7.73882 119.544 130.808 130.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1000 6.4e-05 512 390 256 133120 24.3998 6.61558 39.9099 206.279 277.417 277.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1610 0.001024 512 50 64 18720 0.361152 1.24442 18.7624 20.4119 20.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 0.000128 1024 470 512 124160 11.5446 6.81805 133.547 208.066 360.108 360.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 0.001024 1024 70 576 12800 0.770752 0.851936 21.2352 26.1778 49.121 49.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 0.000512 4096 135 3456 17600 5.81018 6.6095 122.903 209.471 344.867 344.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 6.4e-05 1024 100 2560 300800 17.6211 13.627 452.743 419.201 903.295 903.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1220 0.000128 2048 245 1088 130400 18.324 14.4187 745.003 419.36 1197.21 1197.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 950 0.000128 512 230 256 96000 8.86016 3.40957 38.0556 103.363 153.874 154.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 6.4e-05 4096 160 4736 150400 136.85 55.5438 1734.25 1667.08 3593.89 3594.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1640 0.000512 2048 70 192 37600 3.46954 7.23981 121.504 132.257 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1000 6.4e-05 512 390 256 128000 24.8746 6.62883 41.1617 206.412 279.292 279.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1610 0.001024 512 50 64 18600 0.361984 1.29632 17.704 19.4055 19.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1590 0.000128 1024 470 512 124800 11.6142 6.84554 182.426 209.596 410.612 410.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.001024 1024 70 576 13152 0.763744 0.852224 13.5438 26.2141 41.4606 41.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.000512 4096 135 3456 17856 5.78355 6.60477 280.429 209.447 502.343 502.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 6.4e-05 1024 100 2560 301440 17.565 13.5133 1068.9 419.039 1519.12 1519.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 0.000128 2048 245 1088 131136 18.2067 14.4234 390.623 418.893 842.253 842.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.000128 512 230 256 101376 8.66339 3.41021 20.6985 104.221 137.179 137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 6.4e-05 4096 160 4736 153600 136.394 55.6532 4129.79 1672.65 5994.66 5994.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 0.000512 2048 70 192 37872 3.49184 15.8228 122.571 141.93 141.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 1000 6.4e-05 512 390 256 135168 24.6218 6.68272 28.1931 208.297 268.009 268.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.001024 512 50 64 18912 0.365664 0.700416 18.0669 19.1739 19.2284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000128 1024 470 512 125568 11.5785 6.84032 97.5634 209.256 325.368 325.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.001024 1024 70 576 13056 0.768384 0.854912 8.37853 26.3022 36.3854 36.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.000512 4096 135 3456 17664 5.74963 6.59002 178.634 208.844 399.895 399.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 6.4e-05 1024 100 2560 301056 17.5346 13.4963 667.515 419.168 1117.82 1117.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 0.000128 2048 245 1088 130944 18.1701 14.3462 243.962 418.785 695.365 695.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.000128 512 230 256 98304 8.68851 3.39466 13.555 103.308 129.124 129.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 6.4e-05 4096 160 4736 153600 136.201 55.5942 2582.3 1674.2 4448.47 4448.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 0.000512 2048 70 192 37824 3.49389 10.1949 122.651 136.384 136.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1000 6.4e-05 512 390 256 129024 25.0509 6.61706 18.0436 206.424 256.348 256.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.001024 512 50 64 18816 0.371104 0.454944 17.8324 18.702 18.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.000128 1024 470 512 125184 11.615 6.83027 61.1204 209.477 289.173 289.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 0.001024 1024 70 576 12960 0.768 0.852768 6.81882 26.2381 34.758 34.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.000512 4096 135 3456 17568 5.79789 6.61914 154.568 209.669 376.727 376.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 6.4e-05 1024 100 2560 301248 17.5657 13.5083 543.821 419.33 994.327 994.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 0.000128 2048 245 1088 130752 18.2334 14.3565 200.842 419.604 653.144 653.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.000128 512 230 256 96768 8.67517 3.38784 10.8845 102.322 125.455 125.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 6.4e-05 4096 160 4736 152064 136.418 55.556 2103.39 1670.71 3966.24 3966.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 0.000512 2048 70 192 37728 3.47901 8.38086 121.15 133.053 133.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1000 6.4e-05 512 390 256 129024 24.4321 6.57974 16.0237 204.377 251.621 251.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.001024 512 50 64 18720 0.363264 0.369856 17.6074 18.3831 18.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.000128 1024 470 512 124416 11.6095 6.8343 49.7822 209.174 277.53 277.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 0.001024 1024 70 576 12672 0.769792 0.85392 6.32342 26.1817 34.2149 34.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 0.000512 4096 135 3456 17664 5.77542 6.62566 129.965 209.408 351.849 351.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 6.4e-05 1024 100 2560 300288 17.5696 13.5001 479.884 418.876 929.932 930.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 0.000128 2048 245 1088 130560 18.2143 14.3258 177.261 419.143 629.05 629.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.000128 512 230 256 98304 8.69504 3.40163 13.4331 103.39 129.102 129.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 6.4e-05 4096 160 4736 150528 136.209 55.355 1849.45 1667.04 3708.22 3708.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 0.000512 2048 70 192 37632 3.46835 7.42854 119.424 130.364 130.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1000 6.4e-05 512 390 256 122880 25.1216 6.61398 13.7109 206.477 252.131 252.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.001024 512 50 64 18624 0.360448 0.42576 17.6321 18.4604 18.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.000128 1024 470 512 124416 11.5838 6.82675 44.2199 208.626 271.386 271.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 0.001024 1024 70 576 12960 0.766816 0.85056 6.24842 26.2424 34.1931 34.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 0.000512 4096 135 3456 17280 5.72611 6.52461 110.432 207.605 330.364 330.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 6.4e-05 1024 100 2560 300480 17.5518 13.5172 423.515 419.197 873.887 873.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1220 0.000128 2048 245 1088 130560 18.2062 14.3946 260.239 418.244 711.19 711.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.000128 512 230 256 99840 8.63059 3.40429 12.5956 103.42 128.233 128.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 6.4e-05 4096 160 4736 149760 136.903 55.5911 1615.9 1671.22 3479.78 3479.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 0.000512 2048 70 192 37680 3.4857 6.2688 119.013 128.81 128.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1000 6.4e-05 512 390 256 122880 25.1303 6.62733 12.9636 206.507 251.443 251.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1610 0.001024 512 50 64 18720 0.362688 1.14419 18.7814 20.3307 20.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.000128 1024 470 512 124800 11.6305 6.84275 126.268 209.208 354.08 354.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.001024 1024 70 576 13104 0.775232 0.853248 12.5193 26.2051 40.4415 40.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.000512 4096 135 3456 17920 5.80778 6.61386 268.237 209.535 490.268 490.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 6.4e-05 1024 100 2560 301280 17.625 13.5793 992.427 418.948 1442.68 1442.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 0.000128 2048 245 1088 131040 18.2581 14.6369 366.556 419.031 818.585 818.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.000128 512 230 256 102144 8.71254 3.41408 20.2302 104.757 137.301 137.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 6.4e-05 4096 160 4736 153216 136.88 55.7079 3870.98 1673.07 5736.81 5736.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 0.000512 2048 70 192 37856 3.48979 14.8797 122.571 140.984 141.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 6.4e-05 512 390 256 136192 24.7512 6.72973 27.3985 209.362 268.457 268.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.001024 512 50 64 18872 0.364544 0.65072 18.1206 19.1782 19.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000128 1024 470 512 125440 11.6562 6.84816 90.9514 209.305 318.904 319.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 0.001024 1024 70 576 12992 0.765952 0.850368 8.38298 26.1533 36.2378 36.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.000512 4096 135 3456 17696 5.75693 6.57501 168.074 208.751 389.23 389.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 6.4e-05 1024 100 2560 301056 17.5684 13.5263 628.605 419.267 1079.07 1079.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 0.000128 2048 245 1088 130816 18.2034 14.432 235.083 419.035 686.856 686.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.000128 512 230 256 100352 8.63235 3.40266 13.1782 103.659 129.059 129.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 6.4e-05 4096 160 4736 152320 136.589 55.6492 2452.62 1674.23 4319.26 4319.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 0.000512 2048 70 192 37744 3.48403 9.50477 122.481 135.515 135.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 1000 6.4e-05 512 390 256 129024 24.8321 6.6447 17.2877 207.055 256.035 256.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.001024 512 50 64 18816 0.36352 0.501472 17.8828 18.7899 18.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000128 1024 470 512 125440 11.6148 6.83974 58.7338 209.497 286.814 286.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 0.001024 1024 70 576 12768 0.770048 0.848128 7.2313 26.0823 35.0181 35.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.000512 4096 135 3456 17472 5.7823 6.55725 139.671 208.507 360.595 360.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 6.4e-05 1024 100 2560 300384 17.6375 13.5569 531.568 418.841 981.71 981.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 0.000128 2048 245 1088 130368 18.272 14.3809 197.86 419.122 649.741 649.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.000128 512 230 256 102144 8.72253 3.41645 11.4959 104.914 128.729 128.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 6.4e-05 4096 160 4736 153216 136.903 55.7248 2075.38 1675.62 3943.79 3943.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 0.000512 2048 70 192 37632 3.47286 7.99763 116.983 128.497 128.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 1000 6.4e-05 512 390 256 129024 25.2522 6.73136 14.5908 209.547 256.327 256.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.001024 512 50 64 18648 0.360608 0.421888 17.8628 18.6894 18.7433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000128 1024 470 512 124992 11.6736 6.84186 49.3034 209.625 277.57 277.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 0.001024 1024 70 576 12992 0.770048 0.85136 6.48867 26.3109 34.5062 34.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.000512 4096 135 3456 17472 5.73914 6.5536 125.211 208.207 345.785 345.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 6.4e-05 1024 100 2560 300160 17.5496 13.528 467.578 418.916 917.679 917.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 0.000128 2048 245 1088 130816 18.1873 14.4814 175.886 419.289 627.946 628.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.000128 512 230 256 93184 8.71168 3.36662 9.58768 101.346 123.191 123.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 6.4e-05 4096 160 4736 150528 136.85 55.597 1790.1 1675.41 3658.12 3658.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 0.000512 2048 70 192 37632 3.48595 7.47245 120.313 131.32 131.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1000 6.4e-05 512 390 256 114688 25.0278 6.56634 11.4935 202.371 245.672 245.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.001024 512 50 64 18592 0.361344 0.47872 17.2933 18.1757 18.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.000128 1024 470 512 125440 11.608 6.83469 44.1762 209.692 272.442 272.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 0.001024 1024 70 576 12320 0.772096 0.84992 5.11795 26.0533 32.8765 32.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.000512 4096 135 3456 17360 5.77536 6.59827 107.712 208.899 329.056 329.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 6.4e-05 1024 100 2560 300160 17.6063 13.5185 415.127 417.976 864.328 864.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 0.000128 2048 245 1088 129920 18.3197 14.3991 156.452 418.419 607.694 607.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.000128 512 230 256 98560 8.62877 3.38963 9.11123 102.487 123.799 123.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 6.4e-05 4096 160 4736 147840 136.887 55.3192 1566.81 1659.53 3418.71 3418.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 0.000512 2048 70 192 37520 3.4696 6.25325 120.966 130.734 130.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1000 6.4e-05 512 390 256 125440 24.7663 6.59046 12.7574 204.605 248.938 249.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.001024 512 50 64 18480 0.3608 0.285216 17.5258 18.2164 18.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.000128 1024 470 512 123200 11.6097 6.8287 39.2131 207.769 265.552 265.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.001024 1024 70 576 13184 0.773504 0.854016 12.8235 26.3207 40.8569 40.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.000512 4096 135 3456 17792 5.76976 6.61312 260.45 209.205 482.113 482.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 6.4e-05 1024 100 2560 301312 17.5496 13.4984 957.386 418.986 1407.52 1407.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 0.000128 2048 245 1088 131072 18.2004 14.3811 364.438 419.133 816.256 816.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.000128 512 230 256 102400 8.65107 3.40723 20.2645 104.574 137.075 137.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 6.4e-05 4096 160 4736 153600 136.453 55.589 3806.63 1675.52 5674.36 5674.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 0.000512 2048 70 192 37824 3.48541 15.2626 123.818 142.606 142.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 6.4e-05 512 390 256 135168 24.7051 6.7073 27.1877 208.933 267.749 267.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.001024 512 50 64 18880 0.36608 0.725248 18.1371 19.271 19.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000128 1024 470 512 125440 11.6353 6.83571 91.0965 209.62 319.318 319.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.001024 1024 70 576 12800 0.765952 0.848864 8.89242 26.0591 36.6509 36.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.000512 4096 135 3456 17664 5.7945 6.62528 175.415 209.496 397.407 397.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 6.4e-05 1024 100 2560 301056 17.5639 13.5211 620.167 418.971 1070.33 1070.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 0.000128 2048 245 1088 130560 18.1956 14.3436 245.856 417.854 696.356 696.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.000128 512 230 256 102400 8.67498 3.41018 13.8341 104.701 130.811 130.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 6.4e-05 4096 160 4736 151552 136.475 55.5482 2513.41 1669.97 4375.58 4375.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 0.000512 2048 70 192 37760 3.48346 10.5906 123.284 137.402 137.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 6.4e-05 512 390 256 131072 25.0318 6.70925 17.902 208.928 258.779 258.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.001024 512 50 64 18816 0.364544 0.567264 18.0756 19.0494 19.1104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000128 1024 470 512 124928 11.6016 6.83421 61.1292 209.085 288.781 288.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 0.001024 1024 70 576 12672 0.76896 0.849984 7.32397 26.182 35.2082 35.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.000512 4096 135 3456 17664 5.7815 6.62118 149.923 209.406 371.809 371.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 6.4e-05 1024 100 2560 300288 17.5719 13.4961 509.613 418.882 959.668 959.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 0.000128 2048 245 1088 130560 18.2021 14.3299 203.468 419.206 655.311 655.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.000128 512 230 256 98304 8.71178 3.39834 11.1931 103.495 126.983 127.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 6.4e-05 4096 160 4736 150528 136.284 55.3778 2064.22 1666.86 3922.9 3923.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 0.000512 2048 70 192 37632 3.47136 8.5289 121.677 133.719 133.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 6.4e-05 512 390 256 122880 25.1384 6.61098 14.2524 206.579 252.798 252.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.001024 512 50 64 18624 0.362368 0.488768 17.6853 18.5792 18.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000128 1024 470 512 124416 11.5786 6.82803 50.5913 208.634 277.756 277.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 0.001024 1024 70 576 12288 0.76896 0.842432 7.12707 25.8895 34.7119 34.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 0.000512 4096 135 3456 16896 5.7303 6.53696 128.388 207.439 348.17 348.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 6.4e-05 1024 100 2560 300032 17.5518 13.4861 458.313 417.769 907.228 907.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 0.000128 2048 245 1088 130048 18.2212 14.3913 188.489 418.182 639.387 639.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.000128 512 230 256 98304 8.916 3.41197 10.4068 104.68 127.596 127.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 6.4e-05 4096 160 4736 151552 136.521 55.5432 1899.44 1670.66 3762.32 3762.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 0.000512 2048 70 192 37632 3.4793 8.09098 121.06 132.673 132.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 1000 6.4e-05 512 390 256 131072 25.0399 6.70934 13.8184 209.023 254.804 254.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.001024 512 50 64 18688 0.361568 0.55152 17.9335 18.889 18.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000128 1024 470 512 124928 11.6188 6.83155 46.9623 209.143 274.686 274.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 0.001024 1024 70 576 12800 0.77168 0.854272 6.60877 26.3284 34.6462 34.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 0.000512 4096 135 3456 17280 5.7417 6.55453 119.519 207.864 339.752 339.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 6.4e-05 1024 100 2560 299520 17.5564 13.4919 420.412 417.684 869.248 869.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 0.000128 2048 245 1088 129280 18.1434 14.3311 170.907 416.403 619.885 619.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.000128 512 230 256 92160 9.07818 3.39443 9.58915 103.392 125.639 125.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 6.4e-05 4096 160 4736 148480 135.631 54.9724 1717.14 1649.72 3557.63 3557.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 0.000512 2048 70 192 37440 3.46726 7.77421 112.438 123.72 123.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1000 6.4e-05 512 390 256 122880 25.1276 6.61955 12.2659 206.384 250.606 250.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.001024 512 50 64 18560 0.3624 0.352256 17.6662 18.4233 18.4783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000128 1024 470 512 122880 11.4769 6.80477 42.8907 206.566 267.864 267.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 0.001024 1024 70 576 11520 0.756384 0.82944 5.4743 25.3809 32.523 32.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 0.000512 4096 135 3456 16896 5.74669 6.56534 112.56 208.178 333.123 333.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 6.4e-05 1024 100 2560 299520 17.5664 13.494 388.073 418.734 837.973 838.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 0.000128 2048 245 1088 129024 18.2082 14.3299 163.877 417.262 613.783 613.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.000128 512 230 256 86016 8.87923 3.34781 8.72224 99.2997 120.434 120.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 6.4e-05 4096 160 4736 147456 135.634 54.9601 1606.63 1650.17 3447.57 3447.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 0.000512 2048 70 192 37248 3.45597 7.30538 117.38 128.185 128.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1000 6.4e-05 512 390 256 98304 25.5792 6.53312 10.422 198.164 240.917 241.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.001024 512 50 64 18432 0.36112 0.401952 15.8746 16.6816 16.7415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.000128 1024 470 512 122880 11.4911 6.8055 41.1313 206.629 266.183 266.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 0.001024 1024 70 640 12096 0.769632 0.856128 17.5124 26.3252 45.547 45.6199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 470 0.000512 4096 135 3456 17376 5.82192 6.62323 387.828 209.774 610.125 610.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1570 6.4e-05 1024 100 2560 301376 17.5845 13.5172 844.649 419.376 1295.24 1295.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 0.000128 2048 245 1152 129728 18.4209 14.42 565.736 419.494 1018.18 1018.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 950 0.000128 512 230 256 88064 9.51309 3.41258 23.7942 104.962 141.871 142.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 6.4e-05 4096 160 4736 151808 137.074 55.6517 3660.7 1676.6 5530.19 5530.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1640 0.000512 2048 70 256 37520 3.51642 26.4212 123.074 153.055 153.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1000 6.4e-05 512 390 256 138240 24.7326 6.72176 37.8862 209.811 279.364 279.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1610 0.001024 512 50 128 18368 0.365184 1.90115 18.9216 21.2318 21.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.000128 1024 470 512 124928 11.6941 6.83661 135.836 209.706 364.208 364.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.001024 1024 70 640 12032 0.767776 0.854016 12.7023 26.3036 40.7089 40.7859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 470 0.000512 4096 135 3456 17280 5.77578 6.61994 246.17 209.549 468.187 468.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 6.4e-05 1024 100 2560 301312 17.5371 13.7616 962.54 419.474 1413.42 1413.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1220 0.000128 2048 245 1152 129664 18.3195 14.3462 424.084 419.424 876.276 876.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.000128 512 230 256 87040 9.51626 3.40758 17.5921 104.644 135.344 135.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 6.4e-05 4096 160 4736 151552 136.754 55.5953 3680.3 1676.97 5549.78 5549.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 0.000512 2048 70 256 37504 3.48624 19.0496 120.779 143.356 143.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1000 6.4e-05 512 390 256 137216 24.6007 6.70518 35.455 209.086 276.064 276.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1610 0.001024 512 50 128 18336 0.362496 1.87597 18.4013 20.6815 20.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 0.000128 1024 470 512 124928 11.6603 6.8392 126.394 209.759 354.784 354.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 0.001024 1024 70 640 12032 0.775808 0.855808 8.45834 26.3254 36.5006 36.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 470 0.000512 4096 135 3456 17152 5.77517 6.61514 158.351 209.214 380.031 380.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 6.4e-05 1024 100 2560 301056 17.5743 14.0504 622.236 419 1072.96 1073.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1220 0.000128 2048 245 1152 129536 18.3352 14.3462 320.849 419.155 772.79 772.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.000128 512 230 256 86016 9.60496 3.41168 23.7654 104.584 141.553 141.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 6.4e-05 4096 160 4736 151552 136.931 55.6158 2383.52 1675.59 4251.81 4251.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 0.000512 2048 70 256 37440 3.47341 12.7023 124.815 141.034 141.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1000 6.4e-05 512 390 256 135168 24.739 6.70842 32.6241 208.939 273.225 273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1610 0.001024 512 50 128 18304 0.364544 1.87386 19.2973 21.5794 21.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 0.000128 1024 470 512 124928 11.6808 6.83168 116.576 209.664 344.887 345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 0.001024 1024 70 640 11904 0.768064 0.853408 7.41373 26.3067 35.425 35.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 470 0.000512 4096 135 3456 17088 5.74669 6.59248 129.995 208.89 351.297 351.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 6.4e-05 1024 100 2560 301056 17.5356 13.4936 505.615 419.26 956.007 956.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1220 0.000128 2048 245 1152 129408 18.2733 14.3647 286.798 418.936 738.477 738.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.000128 512 230 256 82944 9.57245 3.39766 23.0919 103.337 139.582 139.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 6.4e-05 4096 160 4736 150528 136.819 55.5908 1939.52 1674.57 3806.67 3806.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 0.000512 2048 70 256 37440 3.48666 10.3629 120.559 134.453 134.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1000 6.4e-05 512 390 256 129024 24.6861 6.61891 30.2771 206.408 268.2 268.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1610 0.001024 512 50 128 18240 0.363904 1.88029 18.2518 20.5373 20.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1590 0.000128 1024 470 512 124416 11.674 6.83418 139.292 209.527 367.46 367.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 0.001024 1024 70 640 11776 0.767968 0.852704 16.3097 26.0685 44.0841 44.1611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 470 0.000512 4096 135 3456 17152 5.79197 6.636 116.146 209.577 338.223 338.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 6.4e-05 1024 100 2560 301056 17.5673 13.4982 451.491 419.143 901.803 901.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1220 0.000128 2048 245 1152 129024 18.3254 14.3384 586.669 418.018 1037.45 1037.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 950 0.000128 512 230 256 86016 9.62864 3.41203 23.7997 104.642 141.664 141.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 6.4e-05 4096 160 4736 149504 137.028 55.5295 1714.31 1670.68 3577.71 3577.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1640 0.000512 2048 70 256 37376 3.4816 9.18118 120.001 132.708 132.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1000 6.4e-05 512 390 256 131072 25.0564 6.70502 30.3531 209.009 271.332 271.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1610 0.001024 512 50 128 18176 0.362496 1.85958 19.3552 21.6193 21.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1590 0.000128 1024 470 512 123904 11.6933 6.82755 137.134 209.063 364.846 364.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 0.001024 1024 70 640 11520 0.764448 0.851712 16.1743 26.113 43.9855 44.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 470 0.000512 4096 135 3456 16960 5.74669 6.59712 107.854 208.726 328.997 329.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 6.4e-05 1024 100 2560 300800 17.5595 13.562 413.587 419.187 863.998 864.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1220 0.000128 2048 245 1152 128640 18.2898 14.4466 585.303 417.927 1036.07 1036.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 950 0.000128 512 230 256 81920 9.62976 3.39798 22.8885 103.287 139.392 139.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 6.4e-05 4096 160 4736 151040 136.794 55.5914 1589.89 1676.32 3458.77 3458.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1640 0.000512 2048 70 256 37280 3.47523 8.20426 121.377 133.1 133.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1000 6.4e-05 512 390 256 133120 24.4194 6.61299 35.0424 206.284 272.576 272.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1610 0.001024 512 50 128 18080 0.361824 1.84525 18.0179 20.2682 20.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 0.000128 1024 470 512 122880 11.6354 6.82378 137.42 208.075 364.088 364.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 0.001024 1024 70 640 11520 0.768064 0.850016 15.4935 26.1609 43.356 43.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 470 0.000512 4096 135 3456 16896 5.77962 6.61136 97.0436 209.233 318.741 318.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 6.4e-05 1024 100 2560 300288 17.578 13.5415 381.367 418.534 831.123 831.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1220 0.000128 2048 245 1152 129024 18.3541 14.3258 586.43 418.799 1038.01 1038.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 950 0.000128 512 230 256 79872 9.75027 3.3936 22.16 103.306 138.799 138.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 540 6.4e-05 4096 160 4736 147456 137.276 55.3615 1432.39 1665.66 3290.86 3290.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1640 0.000512 2048 70 256 37248 3.46698 7.76448 119.32 130.593 130.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1000 6.4e-05 512 390 256 122880 25.1503 6.61488 34.5561 206.299 272.837 272.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1610 0.001024 512 50 128 18048 0.359232 1.83296 17.1029 19.3381 19.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.000128 1024 470 512 122880 11.7002 6.82803 136.917 208.455 364.031 364.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 0.001024 1024 70 640 11648 0.769568 0.851168 15.7259 26.2788 43.7082 43.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 470 0.000512 4096 135 3456 16576 5.74352 6.55974 92.6933 207.999 313.068 313.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 6.4e-05 1024 100 2560 300160 17.5521 13.9796 358.986 418.523 809.142 809.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1220 0.000128 2048 245 1152 129024 18.3426 14.3296 588.314 418.832 1039.92 1040.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 950 0.000128 512 230 256 78848 9.53494 3.36618 21.9594 101.256 136.3 136.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 540 6.4e-05 4096 160 4736 150528 136.847 55.5971 1376.13 1673.64 3242.37 3242.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1640 0.000512 2048 70 256 37184 3.47136 7.15328 119.995 130.661 130.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1000 6.4e-05 512 390 256 114688 25.0805 6.56589 32.1716 202.177 266.209 266.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1610 0.001024 512 50 128 18144 0.364544 1.85139 17.7816 20.0401 20.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.000128 1024 470 512 123648 11.7207 6.83312 138.133 209.496 366.316 366.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 0.001024 1024 70 640 11264 0.763008 0.84544 15.3723 25.8932 42.9537 43.0286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 470 0.000512 4096 135 3456 16384 5.72416 6.53312 83.7725 207.485 303.587 303.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 6.4e-05 1024 100 2560 300032 17.5441 13.7188 340.38 417.866 789.609 789.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1220 0.000128 2048 245 1152 129024 18.3356 14.3442 586.407 418.227 1037.41 1037.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 950 0.000128 512 230 256 81920 9.83776 3.41325 22.6831 104.706 140.821 140.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 540 6.4e-05 4096 160 4736 147456 137.998 55.5438 1282.4 1671.04 3147.14 3147.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1640 0.000512 2048 70 256 37120 3.45805 7.6896 120.731 131.92 131.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1000 6.4e-05 512 390 256 131072 25.0983 6.71392 36.7037 209.06 277.789 277.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1610 0.001024 512 50 128 17920 0.360448 1.82685 18.3448 20.5749 20.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.000128 1024 470 512 122880 11.758 6.93882 136.284 209.199 364.314 364.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 0.001024 1024 70 540 12992 0.765952 0.84992 15.822 26.2861 43.8059 43.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 0.000512 4096 135 3480 17024 5.75408 6.55901 383.621 208.034 604.037 604.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 6.4e-05 1024 100 2580 300160 17.5395 13.4965 330.568 418.583 780.287 780.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 0.000128 2048 245 1080 131712 18.2164 14.3462 540.316 418.942 991.923 992.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 950 0.000128 512 230 300 93184 8.72451 3.36586 28.1813 101.275 141.726 141.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 6.4e-05 4096 160 4740 157696 135.126 55.6114 1950.88 1673.92 3815.69 3815.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1640 0.000512 2048 70 180 37632 3.49421 19.9621 123.445 146.946 146.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1000 6.4e-05 512 390 240 129024 24.0202 6.56384 33.7012 202.213 266.706 266.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1610 0.001024 512 50 60 18592 0.36272 0.876544 17.6743 18.9558 19.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.000128 1024 470 540 125440 11.6357 6.8352 142.351 209.531 370.484 370.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 0.001024 1024 70 576 12992 0.765952 0.857792 16.4345 26.3068 44.446 44.5214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 0.000512 4096 135 3456 17472 5.7599 6.55811 383.714 208.196 604.307 604.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 6.4e-05 1024 100 2560 300160 17.5388 13.4958 321.067 418.911 771.114 771.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 0.000128 2048 245 1088 130816 18.2454 14.3585 528.447 419.272 980.428 980.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 950 0.000128 512 230 256 93184 8.71683 3.36739 24.8881 101.349 138.508 138.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 6.4e-05 4096 160 4736 150528 136.868 55.59 1244.66 1675.93 3113.21 3113.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1640 0.000512 2048 70 192 37632 3.50182 20.0163 122.536 146.098 146.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1000 6.4e-05 512 390 256 114688 25.0611 6.56131 31.175 202.451 265.467 265.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1610 0.001024 512 50 64 18592 0.362496 0.901152 17.7541 19.0603 19.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.000128 1024 470 512 125440 11.642 6.83472 129.603 209.695 357.905 358.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 0.001024 1024 70 550 13440 0.770048 0.847872 16.6493 26.0531 44.4004 44.4791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 0.000512 4096 135 3450 17360 5.79005 6.59619 394.018 208.893 615.37 615.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 6.4e-05 1024 100 2600 300160 17.5998 13.5188 334.964 417.96 784.144 784.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 0.000128 2048 245 1100 129920 18.4076 14.363 556.587 418.406 1007.87 1007.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 950 0.000128 512 230 250 107520 8.11446 3.38739 27.8285 102.484 142.002 142.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 6.4e-05 4096 160 4750 152320 135.933 55.3001 1922.44 1659.8 3773.64 3773.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1640 0.000512 2048 70 200 37520 3.49168 22.1102 120.403 146.046 146.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1000 6.4e-05 512 390 250 161280 22.2443 6.58499 45.0615 204.603 278.708 278.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1610 0.001024 512 50 50 18760 0.366048 0.726208 18.2263 19.36 19.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.000128 1024 470 500 123200 11.6576 6.82406 132.058 207.933 358.609 358.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 0.001024 1024 70 576 12320 0.76848 0.847872 16.3979 26.0789 44.1764 44.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 0.000512 4096 135 3456 16800 5.79517 6.58912 377.623 209.1 599.182 599.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 6.4e-05 1024 100 2592 300160 17.6095 13.5226 331.871 418.382 781.489 781.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 0.000128 2048 245 1104 131040 18.3603 14.4322 560.301 418.824 1012.02 1012.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 950 0.000128 512 230 288 107520 8.09811 3.38739 31.7326 102.59 145.993 146.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 6.4e-05 4096 160 4752 152320 136.018 55.3288 1878.46 1661.46 3731.43 3731.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1640 0.000512 2048 70 192 37520 3.49706 21.3874 122.542 147.469 147.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1000 6.4e-05 512 390 240 161280 22.1933 6.58899 43.3558 204.805 277.157 277.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1610 0.001024 512 50 48 18760 0.365792 0.71696 19.1692 20.2941 20.3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.000128 1024 470 528 125440 11.5949 6.82995 139.337 207.967 365.86 365.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 0.001024 1024 70 544 13312 0.76608 0.84992 15.6948 26.087 43.4824 43.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 0.000512 4096 135 3456 17664 5.81837 6.63248 392.756 209.723 615.003 615.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1570 6.4e-05 1024 100 2560 301056 17.5838 13.5025 377.648 419.432 828.273 828.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 0.000128 2048 245 1088 132096 18.2231 14.3457 535.246 418.29 986.209 986.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 0.000128 512 230 256 114688 7.96346 3.40598 29.4663 104.719 145.74 145.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 6.4e-05 4096 160 4736 155648 135.55 55.5437 2103.44 1671.81 3966.51 3966.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1640 0.000512 2048 70 160 37888 3.49053 17.4626 119.233 140.229 140.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1000 6.4e-05 512 390 256 172032 22.0923 6.70314 45.6198 209.157 283.789 283.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1610 0.001024 512 50 64 18816 0.366784 0.923936 18.8316 20.1672 20.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.000128 1024 470 512 128000 11.5343 6.82736 133.456 209.2 361.152 361.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 460 0.001024 1024 70 544 12480 0.74736 0.823136 20.5936 25.2716 47.5159 47.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 470 0.000512 4096 135 3456 17280 5.75408 6.58838 151.295 208.843 372.552 372.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 6.4e-05 1024 100 2560 299520 17.5297 13.49 569.258 418.137 1018.52 1018.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 0.000128 2048 245 1088 130560 18.1927 14.42 770.939 418.786 1222.45 1222.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 950 0.000128 512 230 256 107520 8.20067 3.39754 39.2927 103.563 154.638 154.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 6.4e-05 4096 160 4736 145920 135.868 54.9804 2133.41 1651.53 3975.96 3976.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1640 0.000512 2048 70 160 37440 3.46371 25.6426 120.003 149.172 149.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1000 6.4e-05 512 390 256 153600 22.8708 6.62374 57.6275 206.621 293.954 294.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1610 0.001024 512 50 64 18240 0.358848 1.28944 17.6148 19.305 19.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.000128 1024 470 512 122880 11.4892 6.80355 174.109 206.908 399.439 399.558
