\hypertarget{union__hw__mcg__c8}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c8 Union Reference}
\label{union__hw__mcg__c8}\index{\+\_\+hw\+\_\+mcg\+\_\+c8@{\+\_\+hw\+\_\+mcg\+\_\+c8}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+C8 -\/ M\+CG Control 8 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__c8_abf5a3ccbf515988b53ef4284213d0594}{}\label{union__hw__mcg__c8_abf5a3ccbf515988b53ef4284213d0594}

\item 
struct \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__c8_a84ea4103c4a6f29e11887262fcd771c2}{}\label{union__hw__mcg__c8_a84ea4103c4a6f29e11887262fcd771c2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+C8 -\/ M\+CG Control 8 Register (RW) 

Reset value\+: 0x80U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
