

================================================================
== Vivado HLS Report for 'qrf_top_Loop_qrf_out'
================================================================
* Date:           Sat Aug  1 16:07:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.637|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- qrf_out_row_assign     |   52|   52|        13|          -|          -|     4|    no    |
        | + qrf_out_col_assign_Q  |    4|    4|         2|          1|          1|     4|    yes   |
        | + qrf_out_col_assign_R  |    4|    4|         2|          1|          1|     4|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader1.i"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r14_0_i = phi i3 [ %r, %qrf_out_row_assign_end ], [ 0, %newFuncRoot ]"   --->   Operation 10 'phi' 'r14_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln532 = icmp eq i3 %r14_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 11 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%r = add i3 %r14_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 13 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln532, label %"qrf_basic<false, 4, 4, QRF_CONFIG, complex<float>, complex<float> >.exit.exitStub", label %qrf_out_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str31) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str31)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 16 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i3 %r14_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 17 'zext' 'zext_ln545' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r14_0_i, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i5 %tmp to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 19 'zext' 'zext_ln533' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 20 'br' <Predicate = (!icmp_ln532)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (icmp_ln532)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%c15_0_i = phi i3 [ 0, %qrf_out_row_assign_begin ], [ %c, %qrf_out_col_assign_Q ]"   --->   Operation 22 'phi' 'c15_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp eq i3 %c15_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 23 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 24 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%c = add i3 %c15_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 25 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln533, label %.preheader.i.preheader, label %qrf_out_col_assign_Q" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i3 %c15_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 27 'zext' 'zext_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln538 = add i6 %zext_ln538, %zext_ln533" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 28 'add' 'add_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i6 %add_ln538 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 29 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln538_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 30 'getelementptr' 'Qi_M_real_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln538_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 31 'getelementptr' 'Qi_M_imag_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c15_0_i, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 33 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 34 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str32) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str32)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 36 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:534->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i5 %tmp_2 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 38 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln538_1 = add i6 %zext_ln545, %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 39 'add' 'add_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln538_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 40 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 41 'getelementptr' 'Q_M_real_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 42 'getelementptr' 'Q_M_imag_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 43 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 44 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast float %tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 45 'bitcast' 'bitcast_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 46 'xor' 'xor_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_M_imag_1 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 47 'bitcast' 'tmp_M_imag_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.32ns)   --->   "store float %tmp_M_real, float* %Q_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 48 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "store float %tmp_M_imag_1, float* %Q_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 49 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str32, i32 %tmp_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:540->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 50 'specregionend' 'empty_69' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 51 'br' <Predicate = (!icmp_ln533)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.10>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c16_0_i = phi i3 [ %c_1, %qrf_out_col_assign_R_end ], [ 0, %.preheader.i.preheader ]"   --->   Operation 53 'phi' 'c16_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln541 = icmp eq i3 %c16_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 54 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.65ns)   --->   "%c_1 = add i3 %c16_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 56 'add' 'c_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %qrf_out_row_assign_end, label %qrf_out_col_assign_R_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.13ns)   --->   "%icmp_ln543 = icmp ugt i3 %r14_0_i, %c16_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 58 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln541)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln543, label %qrf_out_col_assign_R_end, label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 59 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i3 %c16_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 60 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln545 = add i6 %zext_ln533, %zext_ln545_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 61 'add' 'add_ln545' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i6 %add_ln545 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 62 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 63 'getelementptr' 'Ri_M_real_addr' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 64 'getelementptr' 'Ri_M_imag_addr' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 65 'load' 'Ri_M_real_load' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 66 [2/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 66 'load' 'Ri_M_imag_load' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 5> <Delay = 4.64>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str33)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 68 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:542->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 69 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 70 'getelementptr' 'R_M_real_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 71 'getelementptr' 'R_M_imag_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 72 'load' 'Ri_M_real_load' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 73 [1/1] (2.32ns)   --->   "store float %Ri_M_real_load, float* %R_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 73 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 74 'load' 'Ri_M_imag_load' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/1] (2.32ns)   --->   "store float %Ri_M_imag_load, float* %R_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 75 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %qrf_out_col_assign_R_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:546->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 76 'br' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str33, i32 %tmp_4)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:547->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 77 'specregionend' 'empty_67' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 78 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str31, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:548->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 79 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader1.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [24]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [24]  (0 ns)
	'add' operation ('add_ln538', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [34]  (1.78 ns)
	'getelementptr' operation ('Qi_M_real_addr', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [36]  (0 ns)
	'load' operation ('din._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) on array 'Qi_M_real' [44]  (2.32 ns)

 <State 4>: 5.64ns
The critical path consists of the following:
	'load' operation ('din._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) on array 'Qi_M_imag' [45]  (2.32 ns)
	'xor' operation ('xor_ln155', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [47]  (0.993 ns)
	'store' operation ('store_ln538', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) of variable '__val', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714 on array 'Q_M_imag' [50]  (2.32 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [56]  (1.77 ns)

 <State 6>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [56]  (0 ns)
	'add' operation ('add_ln545', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [69]  (1.78 ns)
	'getelementptr' operation ('Ri_M_real_addr', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) [72]  (0 ns)
	'load' operation ('Ri_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) on array 'Ri_M_real' [75]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('Ri_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) on array 'Ri_M_real' [75]  (2.32 ns)
	'store' operation ('store_ln545', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) of variable 'Ri_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714 on array 'R_M_real' [76]  (2.32 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
