ENTRADAS:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

SALIDAS:
11111111000000000
00110000000000000
01101000000010100
01111000000010000
00110000010010000
01011000010010000
01011000010010100
01110000000000000
11111111000100000
01110000000100000
01011000010110100
01011000010110000
00110000010110000
01111000000110000
01101000000110100
00110000000100000


=======SWICTH VHDL==========
when "0000" => display <= "11111111000000000";
when "0001" => display <= "00110000000000000";
when "0010" => display <= "01101000000010100";
when "0011" => display <= "01111000000010000";
when "0100" => display <= "00110000010010000";
when "0101" => display <= "01011000010010000";
when "0110" => display <= "01011000010010100";
when "0111" => display <= "01110000000000000";
when "1000" => display <= "11111111000100000";
when "1001" => display <= "01110000000100000";
when "1010" => display <= "01011000010110100";
when "1011" => display <= "01011000010110000";
when "1100" => display <= "00110000010110000";
when "1101" => display <= "01111000000110000";
when "1110" => display <= "01101000000110100";
when "1111" => display <= "00110000000100000";
