// Seed: 2421112413
module module_0 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wand id_4
    , id_8,
    input wand id_5,
    output wand id_6
);
  id_9(
      "", 1
  );
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output tri id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output logic id_11
);
  supply1 id_13 = id_10 < id_9;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_2 = id_6;
        id_11 <= 1;
      end else id_0 <= 1;
    end else disable id_14;
  end
  module_0 modCall_1 (
      id_3,
      id_10,
      id_13,
      id_13,
      id_5,
      id_9,
      id_1
  );
  assign modCall_1.type_1 = 0;
  wire id_15;
  wire id_16;
  assign id_13 = (~id_13 || id_10);
  assign id_2  = 1 ? id_13 : id_7;
endmodule
