// Seed: 3560566663
module module_0 ();
  wire id_1;
  parameter id_2 = 1;
  parameter id_3 = id_2;
  assign id_1 = id_1;
  wire id_4;
  assign module_1.id_6 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout reg id_8;
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  parameter id_9 = 1;
  always @(1 or posedge id_5) begin : LABEL_0
    id_8 <= id_8;
  end
  assign id_3[id_6] = id_4;
endmodule
