use crate::common::{run_until_hlt, setup_vm};
use vm_memory::{Bytes, GuestAddress};

// PMULHUW - Multiply Packed Unsigned Integers and Store High Result
//
// Multiplies 8 packed unsigned word integers and stores the high 16 bits of each result.
//
// Opcode:
// 66 0F E4 /r         PMULHUW xmm1, xmm2/m128   - Multiply high unsigned words

const ALIGNED_ADDR: u64 = 0x3000;
const ALIGNED_ADDR2: u64 = 0x3100;

#[test]
fn test_pmulhuw_all_zeros() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00, // MOVDQA XMM0, [RAX]
        0x66, 0x0f, 0x6f, 0x0b, // MOVDQA XMM1, [RBX]
        0x66, 0x0f, 0xe4, 0xc1, // PMULHUW XMM0, XMM1
        0xf4, // HLT
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x00; 16], GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x00; 16], GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_all_ones() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00,
                      0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00,
                      0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_max_values() {
    // 0xFFFF * 0xFFFF = 0xFFFE0001, high 16 bits = 0xFFFE
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0xFF; 16], GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0xFF; 16], GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_small_values() {
    // 0x0002 * 0x0003 = 0x00000006, high 16 bits = 0x0000
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x02, 0x00, 0x02, 0x00, 0x02, 0x00, 0x02, 0x00,
                      0x02, 0x00, 0x02, 0x00, 0x02, 0x00, 0x02, 0x00],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x03, 0x00, 0x03, 0x00, 0x03, 0x00, 0x03, 0x00,
                      0x03, 0x00, 0x03, 0x00, 0x03, 0x00, 0x03, 0x00],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_large_values() {
    // 0x8000 * 0x8000 = 0x40000000, high 16 bits = 0x4000
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80,
                      0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80,
                      0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_mixed_values() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    let data1 = [0x00, 0x01, 0x00, 0x02, 0x00, 0x04, 0x00, 0x08,
                 0x00, 0x10, 0x00, 0x20, 0x00, 0x40, 0x00, 0x80];
    let data2 = [0x00, 0x80, 0x00, 0x40, 0x00, 0x20, 0x00, 0x10,
                 0x00, 0x08, 0x00, 0x04, 0x00, 0x02, 0x00, 0x01];
    mem.write_slice(&data1, GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&data2, GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_xmm2_xmm3() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x10, // MOVDQA XMM2, [RAX]
        0x66, 0x0f, 0x6f, 0x1b, // MOVDQA XMM3, [RBX]
        0x66, 0x0f, 0xe4, 0xd3, // PMULHUW XMM2, XMM3
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x11, 0x11, 0x22, 0x22, 0x33, 0x33, 0x44, 0x44,
                      0x55, 0x55, 0x66, 0x66, 0x77, 0x77, 0x88, 0x88],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00,
                      0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_from_memory() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0xe4, 0x03, // PMULHUW XMM0, [RBX]
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
                      0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x02, 0x00, 0x02, 0x00, 0x02, 0x00, 0x02, 0x00,
                      0x02, 0x00, 0x02, 0x00, 0x02, 0x00, 0x02, 0x00],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_power_of_two() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x00, 0x01, 0x00, 0x02, 0x00, 0x04, 0x00, 0x08,
                      0x00, 0x10, 0x00, 0x20, 0x00, 0x40, 0x00, 0x80],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x00, 0x01, 0x00, 0x02, 0x00, 0x04, 0x00, 0x08,
                      0x00, 0x10, 0x00, 0x20, 0x00, 0x40, 0x00, 0x80],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_xmm8_xmm9() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x44, 0x0f, 0x6f, 0x00, // MOVDQA XMM8, [RAX]
        0x66, 0x44, 0x0f, 0x6f, 0x0b, // MOVDQA XMM9, [RBX]
        0x66, 0x45, 0x0f, 0xe4, 0xc1, // PMULHUW XMM8, XMM9
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
                      0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
                      0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_same_register() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00, // MOVDQA XMM0, [RAX]
        0x66, 0x0f, 0xe4, 0xc0, // PMULHUW XMM0, XMM0
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01,
                      0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_sequence() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00, // MOVDQA XMM0, [RAX]
        0x66, 0x0f, 0x6f, 0x08, // MOVDQA XMM1, [RAX]
        0x66, 0x0f, 0xe4, 0xc1, // PMULHUW XMM0, XMM1
        0x66, 0x0f, 0xe4, 0xc1, // PMULHUW XMM0, XMM1 again
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10,
                      0x00, 0x10, 0x00, 0x10, 0x00, 0x10, 0x00, 0x10],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_alternating_values() {
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0xFF, 0xFF, 0x01, 0x00, 0xFF, 0xFF, 0x01, 0x00,
                      0xFF, 0xFF, 0x01, 0x00, 0xFF, 0xFF, 0x01, 0x00],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0x01, 0x00, 0xFF, 0xFF, 0x01, 0x00, 0xFF, 0xFF,
                      0x01, 0x00, 0xFF, 0xFF, 0x01, 0x00, 0xFF, 0xFF],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}

#[test]
fn test_pmulhuw_half_max() {
    // 0x7FFF * 0x7FFF, testing mid-range values
    let code = [0x48, 0xb8];
    let mut full_code = code.to_vec();
    full_code.extend_from_slice(&ALIGNED_ADDR.to_le_bytes());
    full_code.extend_from_slice(&[0x48, 0xbb]);
    full_code.extend_from_slice(&ALIGNED_ADDR2.to_le_bytes());
    full_code.extend_from_slice(&[
        0x66, 0x0f, 0x6f, 0x00,
        0x66, 0x0f, 0x6f, 0x0b,
        0x66, 0x0f, 0xe4, 0xc1,
        0xf4,
    ]);

    let (mut vcpu, mem) = setup_vm(&full_code, None);
    mem.write_slice(&[0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F,
                      0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F],
                     GuestAddress(ALIGNED_ADDR)).unwrap();
    mem.write_slice(&[0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F,
                      0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F, 0xFF, 0x7F],
                     GuestAddress(ALIGNED_ADDR2)).unwrap();
    run_until_hlt(&mut vcpu).unwrap();
}
