********************************************************************************
                     (C) COPYRIGHT 2013 STMicroelectronics 
********************************************************************************
* File    log.txt
* Brief   This file is generated by the clock configuration tool
*         STM32L1xx_Clock_Configuration_V1.2.0.xls
* Author  MCD Application Team
* Version V1.2.0
* Date    29-September-2018
* Time    20:57:56
********************************************************************************

================================================================================
                      Selected System Clock Configuration
================================================================================
System Clock source          : PLL(HSI)
SYSCLK                       : 32000000 Hz
HCLK                         : 32000000 Hz
AHB Prescaler                : 1
APB1 Prescaler               : 1
APB2 Prescaler               : 1
HSE Frequency                : 16000000 Hz
PLL DIV                      : 2
PLL MUL                      : 4
VDD                          : 3.3 V
VCore                        : 1.8 V (Range 1)
Flash Latency                : 1 WS
Require 48MHz for USB Clock  : Disabled
================================================================================

********************************************************************************
* 4 System Clock configurations are possible to achieve the selected frequency.
* All those configurations can be obtained with the following common parameters
* (VDD, USB Clock):
================================================================================
* VDD                          : 3.3 V
* Require 48MHz for USB Clock  : Disabled
================================================================================

********************************************************************************

================================================================================
                       Case 1: System Clock source: PLL(HSI) 
================================================================================
System Clock source                   : PLL(HSI)
SYSCLK                                : 32000000 Hz
HCLK                                  : 32000000 Hz
AHB Prescaler                         : 1
PLL DIV                               : 2
PLL MUL                               : 4
PLLVCO                                : 64000000 Hz
Possible VCore and Flash Latency      : Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================

================================================================================
                       Case 2: System Clock source: PLL(HSI) 
================================================================================
System Clock source                   : PLL(HSI)
SYSCLK                                : 32000000 Hz
HCLK                                  : 32000000 Hz
AHB Prescaler                         : 1
PLL DIV                               : 3
PLL MUL                               : 6
PLLVCO                                : 96000000 Hz
Possible VCore and Flash Latency      : Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================


================================================================================
                       Case 3: System Clock source: PLL(HSE) 
================================================================================
System Clock source                   : PLL(HSE)
SYSCLK                                : 32000000 Hz
HCLK                                  : 32000000 Hz
AHB Prescaler                         : 1
PLL DIV                               : 2
PLL MUL                               : 4
PLLVCO                                : 64000000 Hz
Possible VCore and Flash Latency      : Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================

================================================================================
                       Case 4: System Clock source: PLL(HSE) 
================================================================================
System Clock source                   : PLL(HSE)
SYSCLK                                : 32000000 Hz
HCLK                                  : 32000000 Hz
AHB Prescaler                         : 1
PLL DIV                               : 3
PLL MUL                               : 6
PLLVCO                                : 96000000 Hz
Possible VCore and Flash Latency      : Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================

********************************************************************************
                     (C) COPYRIGHT 2013 STMicroelectronics 
********************************************************************************
