Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Mon Jan 19 02:12:01 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1[1].interrupt_pending_register/interrupt_pending_reg[0]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority[1]:D
  Delay (ns):              0.312
  Slack (ns):              0.064
  Arrival (ns):            3.237
  Required (ns):           3.173
  Operating Conditions: slow_lv_lt

Path 2
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[2]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[2].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            2.125
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 3
  From: sram_test_module_0/expected[12]:CLK
  To:   sram_test_module_0/exp_d1[12]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            2.097
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 4
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            2.114
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 5
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[7]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            2.109
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            2.109
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.080
  Arrival (ns):            2.097
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 8
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.154
  Slack (ns):              0.081
  Arrival (ns):            2.120
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 9
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.130
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.102
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            2.121
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[6]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.136
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 13
  From: sram_test_module_0/exp_d2[11]:CLK
  To:   sram_test_module_0/exp_d3[11]:D
  Delay (ns):              0.154
  Slack (ns):              0.086
  Arrival (ns):            2.116
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.104
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.104
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.162
  Slack (ns):              0.087
  Arrival (ns):            2.127
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 17
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin1[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.122
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 18
  From: sram_test_module_0/expected[13]:CLK
  To:   sram_test_module_0/exp_d1[13]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.108
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 19
  From: sram_test_module_0/exp_d2[16]:CLK
  To:   sram_test_module_0/exp_d3[16]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.124
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.089
  Arrival (ns):            2.106
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 21
  From: sram_test_module_0/expected[5]:CLK
  To:   sram_test_module_0/exp_d1[5]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.110
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 22
  From: sram_test_module_0/exp_d1[7]:CLK
  To:   sram_test_module_0/exp_d2[7]:D
  Delay (ns):              0.167
  Slack (ns):              0.090
  Arrival (ns):            2.121
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.141
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.131
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.091
  Arrival (ns):            2.108
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 26
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:D
  Delay (ns):              0.168
  Slack (ns):              0.094
  Arrival (ns):            2.139
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 27
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:D
  Delay (ns):              0.173
  Slack (ns):              0.100
  Arrival (ns):            2.144
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[25]:D
  Delay (ns):              0.196
  Slack (ns):              0.101
  Arrival (ns):            2.165
  Required (ns):           2.064
  Operating Conditions: fast_hv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.183
  Slack (ns):              0.106
  Arrival (ns):            2.143
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:D
  Delay (ns):              0.181
  Slack (ns):              0.107
  Arrival (ns):            2.152
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:D
  Delay (ns):              0.259
  Slack (ns):              0.109
  Arrival (ns):            2.203
  Required (ns):           2.094
  Operating Conditions: fast_hv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.110
  Arrival (ns):            2.147
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:D
  Delay (ns):              0.206
  Slack (ns):              0.112
  Arrival (ns):            2.137
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.189
  Slack (ns):              0.112
  Arrival (ns):            2.149
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 35
  From: sram_test_module_0/st1:CLK
  To:   sram_test_module_0/st_prev:D
  Delay (ns):              0.190
  Slack (ns):              0.117
  Arrival (ns):            2.159
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.191
  Slack (ns):              0.117
  Arrival (ns):            2.156
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 37
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[2]:D
  Delay (ns):              0.210
  Slack (ns):              0.118
  Arrival (ns):            2.145
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.118
  Arrival (ns):            2.144
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 39
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.118
  Arrival (ns):            2.158
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.118
  Arrival (ns):            2.155
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0]
  Delay (ns):              0.301
  Slack (ns):              0.119
  Arrival (ns):            2.259
  Required (ns):           2.140
  Operating Conditions: fast_hv_lt

Path 42
  From: sram_test_module_0/rd_d2[18]:CLK
  To:   sram_test_module_0/rd_d3[18]:D
  Delay (ns):              0.204
  Slack (ns):              0.120
  Arrival (ns):            2.152
  Required (ns):           2.032
  Operating Conditions: fast_hv_lt

Path 43
  From: sram_test_module_0/expected[15]:CLK
  To:   sram_test_module_0/exp_d1[15]:D
  Delay (ns):              0.210
  Slack (ns):              0.120
  Arrival (ns):            2.156
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 44
  From: sram_test_module_0/exp_d1[14]:CLK
  To:   sram_test_module_0/exp_d2[14]:D
  Delay (ns):              0.210
  Slack (ns):              0.120
  Arrival (ns):            2.156
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.120
  Arrival (ns):            3.542
  Required (ns):           3.422
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.120
  Arrival (ns):            2.157
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 47
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]:D
  Delay (ns):              0.198
  Slack (ns):              0.122
  Arrival (ns):            3.536
  Required (ns):           3.414
  Operating Conditions: fast_hv_lt

Path 48
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.169
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 49
  From: sram_test_module_0/rd_d2[6]:CLK
  To:   sram_test_module_0/rd_d3[6]:D
  Delay (ns):              0.203
  Slack (ns):              0.123
  Arrival (ns):            2.154
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 50
  From: sram_test_module_0/exp_d1[8]:CLK
  To:   sram_test_module_0/exp_d2[8]:D
  Delay (ns):              0.191
  Slack (ns):              0.123
  Arrival (ns):            2.153
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]:D
  Delay (ns):              0.198
  Slack (ns):              0.123
  Arrival (ns):            3.534
  Required (ns):           3.411
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.170
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 53
  From: sram_test_module_0/exp_d1[9]:CLK
  To:   sram_test_module_0/exp_d2[9]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.145
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.214
  Slack (ns):              0.124
  Arrival (ns):            2.182
  Required (ns):           2.058
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:D
  Delay (ns):              0.200
  Slack (ns):              0.124
  Arrival (ns):            3.540
  Required (ns):           3.416
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[24]:D
  Delay (ns):              0.199
  Slack (ns):              0.124
  Arrival (ns):            3.548
  Required (ns):           3.424
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.124
  Arrival (ns):            2.161
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 58
  From: sram_test_module_0/exp_d2[6]:CLK
  To:   sram_test_module_0/exp_d3[6]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.161
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 59
  From: sram_test_module_0/exp_d1[4]:CLK
  To:   sram_test_module_0/exp_d2[4]:D
  Delay (ns):              0.212
  Slack (ns):              0.125
  Arrival (ns):            2.162
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 60
  From: sram_test_module_0/exp_d1[16]:CLK
  To:   sram_test_module_0/exp_d2[16]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.161
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.125
  Arrival (ns):            3.763
  Required (ns):           3.638
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]:D
  Delay (ns):              0.200
  Slack (ns):              0.125
  Arrival (ns):            3.538
  Required (ns):           3.413
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[23]:D
  Delay (ns):              0.217
  Slack (ns):              0.125
  Arrival (ns):            2.175
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 64
  From: sram_test_module_0/exp_d2[2]:CLK
  To:   sram_test_module_0/exp_d3[2]:D
  Delay (ns):              0.207
  Slack (ns):              0.126
  Arrival (ns):            2.152
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 65
  From: sram_test_module_0/exp_d2[0]:CLK
  To:   sram_test_module_0/exp_d3[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.145
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 66
  From: sram_test_module_0/exp_d1[3]:CLK
  To:   sram_test_module_0/exp_d2[3]:D
  Delay (ns):              0.213
  Slack (ns):              0.126
  Arrival (ns):            2.158
  Required (ns):           2.032
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.142
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[24]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.178
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.165
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.193
  Slack (ns):              0.126
  Arrival (ns):            2.159
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.172
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 72
  From: sram_test_module_0/rd_d1[14]:CLK
  To:   sram_test_module_0/rd_d2[14]:D
  Delay (ns):              0.209
  Slack (ns):              0.127
  Arrival (ns):            2.163
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 73
  From: sram_test_module_0/expected[9]:CLK
  To:   sram_test_module_0/exp_d1[9]:D
  Delay (ns):              0.214
  Slack (ns):              0.127
  Arrival (ns):            2.160
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 74
  From: sram_test_module_0/expected[18]:CLK
  To:   sram_test_module_0/exp_d1[18]:D
  Delay (ns):              0.217
  Slack (ns):              0.127
  Arrival (ns):            2.163
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 75
  From: sram_test_module_0/exp_d1[11]:CLK
  To:   sram_test_module_0/exp_d2[11]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.163
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.127
  Arrival (ns):            2.171
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr[5]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.177
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6]:D
  Delay (ns):              0.203
  Slack (ns):              0.127
  Arrival (ns):            3.538
  Required (ns):           3.411
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.557
  Required (ns):           3.430
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[15]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.557
  Required (ns):           3.430
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.166
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:D
  Delay (ns):              0.195
  Slack (ns):              0.127
  Arrival (ns):            2.172
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 83
  From: sram_test_module_0/expected[19]:CLK
  To:   sram_test_module_0/exp_d1[19]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.148
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.164
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:D
  Delay (ns):              0.201
  Slack (ns):              0.128
  Arrival (ns):            2.141
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[29]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[28]:D
  Delay (ns):              0.204
  Slack (ns):              0.128
  Arrival (ns):            3.553
  Required (ns):           3.425
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:D
  Delay (ns):              0.213
  Slack (ns):              0.128
  Arrival (ns):            2.179
  Required (ns):           2.051
  Operating Conditions: fast_hv_lt

Path 88
  From: CoreTimer_C0_0/CoreTimer_C0_0/Load[5]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[5]:D
  Delay (ns):              0.205
  Slack (ns):              0.128
  Arrival (ns):            2.158
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 89
  From: sram_test_module_0/st0:CLK
  To:   sram_test_module_0/st1:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.172
  Required (ns):           2.043
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[51]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[50]:D
  Delay (ns):              0.206
  Slack (ns):              0.129
  Arrival (ns):            2.177
  Required (ns):           2.048
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.143
  Required (ns):           2.014
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:D
  Delay (ns):              0.214
  Slack (ns):              0.129
  Arrival (ns):            2.159
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21]:D
  Delay (ns):              0.204
  Slack (ns):              0.129
  Arrival (ns):            3.545
  Required (ns):           3.416
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset:D
  Delay (ns):              0.205
  Slack (ns):              0.129
  Arrival (ns):            3.543
  Required (ns):           3.414
  Operating Conditions: fast_hv_lt

Path 95
  From: sram_test_module_0/exp_d1[6]:CLK
  To:   sram_test_module_0/exp_d2[6]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.166
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[28]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[28]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.182
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.130
  Arrival (ns):            2.148
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[26]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]:D
  Delay (ns):              0.206
  Slack (ns):              0.130
  Arrival (ns):            3.555
  Required (ns):           3.425
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16]:D
  Delay (ns):              0.205
  Slack (ns):              0.130
  Arrival (ns):            3.560
  Required (ns):           3.430
  Operating Conditions: fast_hv_lt

Path 100
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock:EN
  Delay (ns):              0.157
  Slack (ns):              0.131
  Arrival (ns):            2.106
  Required (ns):           1.975
  Operating Conditions: fast_hv_lt

