<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64CallingConvention.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64CallingConvention.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64CallingConvention_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== AArch64CallingConvention.cpp - AArch64 CC impl ------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the table-generated and custom routines for the AArch64</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// Calling Convention.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">   23</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a>[] = {AArch64::X0, AArch64::X1, AArch64::X2,</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;                                     AArch64::X3, AArch64::X4, AArch64::X5,</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                                     AArch64::X6, AArch64::X7};</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">   26</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a>[] = {AArch64::H0, AArch64::H1, AArch64::H2,</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                                     AArch64::H3, AArch64::H4, AArch64::H5,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                     AArch64::H6, AArch64::H7};</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">   29</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a>[] = {AArch64::S0, AArch64::S1, AArch64::S2,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                     AArch64::S3, AArch64::S4, AArch64::S5,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                     AArch64::S6, AArch64::S7};</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">   32</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a>[] = {AArch64::D0, AArch64::D1, AArch64::D2,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                     AArch64::D3, AArch64::D4, AArch64::D5,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                     AArch64::D6, AArch64::D7};</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">   35</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a>[] = {AArch64::Q0, AArch64::Q1, AArch64::Q2,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                     AArch64::Q3, AArch64::Q4, AArch64::Q5,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                     AArch64::Q6, AArch64::Q7};</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a1f64ea772f9807d4982d869d79e9c64f">   39</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a1f64ea772f9807d4982d869d79e9c64f">finishStackBlock</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                             <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                             <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <span class="keywordtype">unsigned</span> SlotAlign) {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = LocVT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() / 8;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> StackAlign =</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a852b1e6f23911034e69dba1548b0b377">getStackAlignment</a>();</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> OrigAlign(ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a75fb685888ec7abc307ceaaa88b204ec">getOrigAlign</a>());</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="structllvm_1_1Align.html">Align</a> = std::min(OrigAlign, StackAlign);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    It.convertToMem(State.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        Size, <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>((<span class="keywordtype">unsigned</span>)Align.value(), SlotAlign)));</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    SlotAlign = 1;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// All pending members have now been allocated</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  PendingMembers.clear();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. An</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// [N x Ty] type must still be contiguous in memory though.</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">   62</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">CC_AArch64_Custom_Stack_Block</a>(</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">getPendingLocs</a>();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// block.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">isInConsecutiveRegsLast</a>())</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a1f64ea772f9807d4982d869d79e9c64f">finishStackBlock</a>(PendingMembers, LocVT, ArgFlags, State, 8);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/// Given an [N x Ty] block, it should be passed in a consecutive sequence of</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// registers. If no such sequence is available, mark the rest of the registers</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// of that type as used and place the argument on the stack.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">   81</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">CC_AArch64_Custom_Block</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                    <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                    <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>());</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> IsDarwinILP32 = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() &amp;&amp; Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Try to allocate a contiguous block of registers, each of the correct</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// size to hold one member.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> RegList;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || (IsDarwinILP32 &amp;&amp; LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>))</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#a4f3047f07ed3863b0b1ef4d5cb8c61e7">is32BitVector</a>())</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">is64BitVector</a>())</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">is128BitVector</a>())</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// Not an array we want to split up after all.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">getPendingLocs</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// block.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">isInConsecutiveRegsLast</a>())</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// [N x i32] arguments get packed into x-registers on Darwin&#39;s arm64_32</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// because that&#39;s how the armv7k Clang front-end emits small structs.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">unsigned</span> EltsPerReg = (IsDarwinILP32 &amp;&amp; LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? 2 : 1;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">unsigned</span> RegResult = State.<a class="code" href="classllvm_1_1CCState.html#a934c89e964d34418684c395428f8bdf3">AllocateRegBlock</a>(</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      RegList, <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(PendingMembers.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(), EltsPerReg) / EltsPerReg);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">if</span> (RegResult &amp;&amp; EltsPerReg == 1) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      It.convertToReg(RegResult);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      ++RegResult;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    PendingMembers.clear();</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegResult) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltsPerReg == 2 &amp;&amp; <span class="stringliteral">&quot;unexpected ABI&quot;</span>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordtype">bool</span> UseHigh = <span class="keyword">false</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      Info = UseHigh ? <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a> : <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(It.getValNo(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RegResult,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      UseHigh = !UseHigh;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keywordflow">if</span> (!UseHigh)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        ++RegResult;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    PendingMembers.clear();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// Mark all regs in the class as unavailable</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RegList)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">unsigned</span> SlotAlign = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() ? 1 : 8;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a1f64ea772f9807d4982d869d79e9c64f">finishStackBlock</a>(PendingMembers, LocVT, ArgFlags, State, SlotAlign);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// TableGen provides definitions of the calling convention analysis entry</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// points.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#include &quot;AArch64GenCallingConv.inc&quot;</span></div><div class="ttc" id="AArch64CallingConvention_8cpp_html_a3a52bb93ebef29f32b7b50a6d22820cd"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a></div><div class="ttdeci">static const MCPhysReg XRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00023">AArch64CallingConvention.cpp:23</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a1022d05ab2d1337a97addf0ea4678fed"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">llvm::CCValAssign::getPending</a></div><div class="ttdeci">static CCValAssign getPending(unsigned ValNo, MVT ValVT, MVT LocVT, LocInfo HTP, unsigned ExtraInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00127">CallingConvLower.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_a89f578c8a00e8791b49f67a4bbf31d75"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a></div><div class="ttdeci">static const MCPhysReg HRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00026">AArch64CallingConvention.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a852b1e6f23911034e69dba1548b0b377"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a852b1e6f23911034e69dba1548b0b377">llvm::DataLayout::getStackAlignment</a></div><div class="ttdeci">Align getStackAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00268">DataLayout.h:268</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a2c5878b16454ce5911fc9d043e1fee9c"><div class="ttname"><a href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00266">CallingConvLower.h:266</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_af3f5f44efd30903d2316ec3e8f20cda3"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">CC_AArch64_Custom_Stack_Block</a></div><div class="ttdeci">static bool CC_AArch64_Custom_Stack_Block(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00062">AArch64CallingConvention.cpp:62</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_a747404a7467b628266a19d10fd43733e"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a></div><div class="ttdeci">static const MCPhysReg DRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00032">AArch64CallingConvention.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a4d2e6b50d2d120966b45253b1ad825b4"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">llvm::AArch64Subtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00407">AArch64Subtarget.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_af04b635419bda8cbc4fe1f056b160f8d"><div class="ttname"><a href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">llvm::CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00261">CallingConvLower.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00265">MachineValueType.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">llvm::CCValAssign::AExtUpper</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00044">CallingConvLower.h:44</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_ad01ca71e7ac4d40890239c90f14d64cb"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a></div><div class="ttdeci">static const MCPhysReg QRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00035">AArch64CallingConvention.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a6d2ea0d87e248160e202c25124c91fa9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">llvm::AArch64Subtarget::isTargetMachO</a></div><div class="ttdeci">bool isTargetMachO() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00416">AArch64Subtarget.h:416</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_a1f64ea772f9807d4982d869d79e9c64f"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a1f64ea772f9807d4982d869d79e9c64f">finishStackBlock</a></div><div class="ttdeci">static bool finishStackBlock(SmallVectorImpl&lt; CCValAssign &gt; &amp;PendingMembers, MVT LocVT, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State, unsigned SlotAlign)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00039">AArch64CallingConvention.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_af3624c7c6830c842d120434c17d1c846"><div class="ttname"><a href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">llvm::MVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00341">MachineValueType.h:341</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_ac03dda6ebdb31bf9d7470e799f286d5f"><div class="ttname"><a href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">llvm::CCState::getPendingLocs</a></div><div class="ttdeci">SmallVectorImpl&lt; CCValAssign &gt; &amp; getPendingLocs()</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00509">CallingConvLower.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a28ea2e0582d62e52d2971a459daec6e8"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">llvm::CCValAssign::getReg</a></div><div class="ttdeci">static CCValAssign getReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00079">CallingConvLower.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a0c1ae89f2c2765a979f999ecdc11304c"><div class="ttname"><a href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">llvm::MVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const</div><div class="ttdoc">Return true if this is a 128-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00349">MachineValueType.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a75fb685888ec7abc307ceaaa88b204ec"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a75fb685888ec7abc307ceaaa88b204ec">llvm::ISD::ArgFlagsTy::getOrigAlign</a></div><div class="ttdeci">unsigned getOrigAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00137">TargetCallingConv.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">llvm::MVT::f128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00054">MachineValueType.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a934c89e964d34418684c395428f8bdf3"><div class="ttname"><a href="classllvm_1_1CCState.html#a934c89e964d34418684c395428f8bdf3">llvm::CCState::AllocateRegBlock</a></div><div class="ttdeci">unsigned AllocateRegBlock(ArrayRef&lt; MCPhysReg &gt; Regs, unsigned RegsRequired)</div><div class="ttdoc">AllocateRegBlock - Attempt to allocate a block of RegsRequired consecutive registers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00385">CallingConvLower.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">llvm::CCValAssign::ZExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00038">CallingConvLower.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a4f3047f07ed3863b0b1ef4d5cb8c61e7"><div class="ttname"><a href="classllvm_1_1MVT.html#a4f3047f07ed3863b0b1ef4d5cb8c61e7">llvm::MVT::is32BitVector</a></div><div class="ttdeci">bool is32BitVector() const</div><div class="ttdoc">Return true if this is a 32-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00334">MachineValueType.h:334</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_a5e8ea691a96ed564d69d8484a2814f04"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a></div><div class="ttdeci">static const MCPhysReg SRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00029">AArch64CallingConvention.cpp:29</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a0a8a105c9948455943fa071bf5d8f589"><div class="ttname"><a href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Alignment)</div><div class="ttdoc">AllocateStack - Allocate a chunk of stack space with the specified size and alignment. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00426">CallingConvLower.h:426</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_abb4b62c28d4a4aab9269cd62b1b3e094"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast</a></div><div class="ttdeci">bool isInConsecutiveRegsLast() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00113">TargetCallingConv.h:113</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a59137b132e07516767761d5decf7e252"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">llvm::AArch64Subtarget::isTargetILP32</a></div><div class="ttdeci">bool isTargetILP32() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00418">AArch64Subtarget.h:418</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00354">CallingConvLower.h:354</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8cpp_html_a631b12e0c91c3249444afcf60f3f538c"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">CC_AArch64_Custom_Block</a></div><div class="ttdeci">static bool CC_AArch64_Custom_Block(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Given an [N x Ty] block, it should be passed in a consecutive sequence of registers. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00081">AArch64CallingConvention.cpp:81</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8h_html"><div class="ttname"><a href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:21 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
