

================================================================
== Vivado HLS Report for 'apply'
================================================================
* Date:           Sun Apr 28 15:57:23 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     4.049|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_compute_pro_fu_164      |compute_pro      |    ?|    ?|    ?|    ?|   none  |
        |grp_output_result_fu_180    |output_result    |    ?|    ?|    ?|    ?|   none  |
        |grp_load_data353167_fu_195  |load_data353167  |    ?|    ?|    ?|    ?|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outputs_offset2)"   --->   Operation 7 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 8 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 9 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 10 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outputs_offset_c3 = alloca i31, align 4"   --->   Operation 11 'alloca' 'outputs_offset_c3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outputs_offset_c = alloca i10, align 2" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 12 'alloca' 'outputs_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1272]   --->   Operation 13 'alloca' 'input_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1275]   --->   Operation 14 'alloca' 'output_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1279]   --->   Operation 15 'alloca' 'data_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%result_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1281]   --->   Operation 16 'alloca' 'result_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1284]   --->   Operation 17 'alloca' 'data_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1286]   --->   Operation 18 'alloca' 'data_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1288]   --->   Operation 19 'alloca' 'data_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%result_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1291]   --->   Operation 20 'alloca' 'result_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1293]   --->   Operation 21 'alloca' 'result_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%result_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1295]   --->   Operation 22 'alloca' 'result_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 23 [2/2] (1.83ns)   --->   "call void @load_data353167(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i1* %data_buffer_V, i32* %data_n_V, i32* %data_r_V, i32* %data_c_V, i10 %outputs_offset2_read, i10* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c3)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 23 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call void @load_data353167(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i1* %data_buffer_V, i32* %data_n_V, i32* %data_r_V, i32* %data_c_V, i10 %outputs_offset2_read, i10* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c3)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @compute_pro(half* %input_buffer_V, half* %output_buffer_V, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_n_V, i32* %data_r_V, i32* %data_c_V, i32* %result_n_V, i32* %result_r_V, i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:1302]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @compute_pro(half* %input_buffer_V, half* %output_buffer_V, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_n_V, i32* %data_r_V, i32* %data_c_V, i32* %result_n_V, i32* %result_r_V, i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:1302]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "call void @output_result(half* %outputs, i31* nocapture %outputs_offset_c3, i10* %outputs_offset_c, half* %output_buffer_V, i1* %result_buffer_V, i32* %result_n_V, i32* %result_r_V, i32* %result_c_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1298]   --->   Operation 29 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [7 x i8]* @p_str31, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @input_buffer_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, half* %input_buffer_V, half* %input_buffer_V)"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1273]   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_937 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, half* %output_buffer_V, half* %output_buffer_V)"   --->   Operation 35 'specchannel' 'empty_937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1276]   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_938 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_buffer_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %data_buffer_V, i1* %data_buffer_V)"   --->   Operation 38 'specchannel' 'empty_938' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_939 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @result_buffer_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %result_buffer_V, i1* %result_buffer_V)"   --->   Operation 40 'specchannel' 'empty_939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_940 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_n_V, i32* %data_n_V)"   --->   Operation 42 'specchannel' 'empty_940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_941 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_r_V, i32* %data_r_V)"   --->   Operation 44 'specchannel' 'empty_941' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_942 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_c_V, i32* %data_c_V)"   --->   Operation 46 'specchannel' 'empty_942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_943 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_n_V, i32* %result_n_V)"   --->   Operation 48 'specchannel' 'empty_943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_944 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_r_V, i32* %result_r_V)"   --->   Operation 50 'specchannel' 'empty_944' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_945 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_c_V, i32* %result_c_V)"   --->   Operation 52 'specchannel' 'empty_945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_946 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @outputs_OC_offset_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i10* %outputs_offset_c, i10* %outputs_offset_c)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 54 'specchannel' 'empty_946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_947 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @outputs_OC_offset_c3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i31* %outputs_offset_c3, i31* %outputs_offset_c3)"   --->   Operation 56 'specchannel' 'empty_947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_c3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/2] (0.00ns)   --->   "call void @output_result(half* %outputs, i31* nocapture %outputs_offset_c3, i10* %outputs_offset_c, half* %output_buffer_V, i1* %result_buffer_V, i32* %result_n_V, i32* %result_r_V, i32* %result_c_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1304]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1305]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset2_read (read                ) [ 0010000]
outputs_offset_read  (read                ) [ 0010000]
inputs_offset1_read  (read                ) [ 0010000]
inputs_offset_read   (read                ) [ 0010000]
outputs_offset_c3    (alloca              ) [ 0111111]
outputs_offset_c     (alloca              ) [ 0111111]
input_buffer_V       (alloca              ) [ 0111111]
output_buffer_V      (alloca              ) [ 0011111]
data_buffer_V        (alloca              ) [ 0111111]
result_buffer_V      (alloca              ) [ 0011111]
data_n_V             (alloca              ) [ 0111111]
data_r_V             (alloca              ) [ 0111111]
data_c_V             (alloca              ) [ 0111111]
result_n_V           (alloca              ) [ 0011111]
result_r_V           (alloca              ) [ 0011111]
result_c_V           (alloca              ) [ 0011111]
StgValue_24          (call                ) [ 0000000]
StgValue_26          (call                ) [ 0000000]
StgValue_28          (specinterface       ) [ 0000000]
StgValue_29          (specdataflowpipeline) [ 0000000]
StgValue_30          (specinterface       ) [ 0000000]
StgValue_31          (specinterface       ) [ 0000000]
empty                (specchannel         ) [ 0000000]
StgValue_33          (specinterface       ) [ 0000000]
StgValue_34          (specmemcore         ) [ 0000000]
empty_937            (specchannel         ) [ 0000000]
StgValue_36          (specinterface       ) [ 0000000]
StgValue_37          (specmemcore         ) [ 0000000]
empty_938            (specchannel         ) [ 0000000]
StgValue_39          (specinterface       ) [ 0000000]
empty_939            (specchannel         ) [ 0000000]
StgValue_41          (specinterface       ) [ 0000000]
empty_940            (specchannel         ) [ 0000000]
StgValue_43          (specinterface       ) [ 0000000]
empty_941            (specchannel         ) [ 0000000]
StgValue_45          (specinterface       ) [ 0000000]
empty_942            (specchannel         ) [ 0000000]
StgValue_47          (specinterface       ) [ 0000000]
empty_943            (specchannel         ) [ 0000000]
StgValue_49          (specinterface       ) [ 0000000]
empty_944            (specchannel         ) [ 0000000]
StgValue_51          (specinterface       ) [ 0000000]
empty_945            (specchannel         ) [ 0000000]
StgValue_53          (specinterface       ) [ 0000000]
empty_946            (specchannel         ) [ 0000000]
StgValue_55          (specinterface       ) [ 0000000]
empty_947            (specchannel         ) [ 0000000]
StgValue_57          (specinterface       ) [ 0000000]
StgValue_58          (call                ) [ 0000000]
StgValue_59          (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outputs_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outputs_offset2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cntl_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="block_cnt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_cnt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data353167"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pro"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_result"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_OC_offset_c_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_OC_offset_c3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="outputs_offset_c3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_offset_c3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outputs_offset_c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_offset_c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_buffer_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buffer_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_buffer_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_buffer_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buffer_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="result_buffer_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_buffer_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_n_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_n_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_r_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_r_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_c_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_c_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="result_n_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_n_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="result_r_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_r_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="result_c_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_c_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="outputs_offset2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="outputs_offset_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="31" slack="0"/>
<pin id="149" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inputs_offset1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="0"/>
<pin id="155" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="inputs_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="31" slack="0"/>
<pin id="161" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_compute_pro_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2"/>
<pin id="167" dir="0" index="2" bw="16" slack="2"/>
<pin id="168" dir="0" index="3" bw="1" slack="2"/>
<pin id="169" dir="0" index="4" bw="1" slack="2"/>
<pin id="170" dir="0" index="5" bw="32" slack="2"/>
<pin id="171" dir="0" index="6" bw="32" slack="2"/>
<pin id="172" dir="0" index="7" bw="32" slack="2"/>
<pin id="173" dir="0" index="8" bw="32" slack="2"/>
<pin id="174" dir="0" index="9" bw="32" slack="2"/>
<pin id="175" dir="0" index="10" bw="32" slack="2"/>
<pin id="176" dir="0" index="11" bw="32" slack="0"/>
<pin id="177" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_output_result_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="31" slack="4"/>
<pin id="184" dir="0" index="3" bw="10" slack="4"/>
<pin id="185" dir="0" index="4" bw="16" slack="4"/>
<pin id="186" dir="0" index="5" bw="1" slack="4"/>
<pin id="187" dir="0" index="6" bw="32" slack="4"/>
<pin id="188" dir="0" index="7" bw="32" slack="4"/>
<pin id="189" dir="0" index="8" bw="32" slack="4"/>
<pin id="190" dir="0" index="9" bw="1" slack="0"/>
<pin id="191" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_load_data353167_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="31" slack="0"/>
<pin id="199" dir="0" index="3" bw="18" slack="0"/>
<pin id="200" dir="0" index="4" bw="16" slack="0"/>
<pin id="201" dir="0" index="5" bw="1" slack="0"/>
<pin id="202" dir="0" index="6" bw="32" slack="0"/>
<pin id="203" dir="0" index="7" bw="32" slack="0"/>
<pin id="204" dir="0" index="8" bw="32" slack="0"/>
<pin id="205" dir="0" index="9" bw="10" slack="0"/>
<pin id="206" dir="0" index="10" bw="10" slack="0"/>
<pin id="207" dir="0" index="11" bw="31" slack="0"/>
<pin id="208" dir="0" index="12" bw="31" slack="0"/>
<pin id="209" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="outputs_offset2_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset2_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="outputs_offset_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="inputs_offset1_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="1"/>
<pin id="228" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="inputs_offset_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="1"/>
<pin id="233" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="outputs_offset_c3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outputs_offset_c3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="outputs_offset_c_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="outputs_offset_c "/>
</bind>
</comp>

<comp id="248" class="1005" name="input_buffer_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="output_buffer_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="2"/>
<pin id="256" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="data_buffer_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="data_buffer_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="result_buffer_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2"/>
<pin id="268" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_buffer_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_n_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_n_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="data_r_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_r_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="data_c_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_c_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="result_n_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_n_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="result_r_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_r_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="result_c_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_c_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="212"><net_src comp="158" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="213"><net_src comp="152" pin="2"/><net_sink comp="195" pin=3"/></net>

<net id="214"><net_src comp="140" pin="2"/><net_sink comp="195" pin=9"/></net>

<net id="215"><net_src comp="146" pin="2"/><net_sink comp="195" pin=11"/></net>

<net id="219"><net_src comp="140" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="195" pin=9"/></net>

<net id="224"><net_src comp="146" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="195" pin=11"/></net>

<net id="229"><net_src comp="152" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="234"><net_src comp="158" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="239"><net_src comp="92" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="195" pin=12"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="245"><net_src comp="96" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="195" pin=10"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="251"><net_src comp="100" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="257"><net_src comp="104" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="263"><net_src comp="108" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="269"><net_src comp="112" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="275"><net_src comp="116" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="281"><net_src comp="120" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="195" pin=7"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="164" pin=6"/></net>

<net id="287"><net_src comp="124" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="195" pin=8"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="164" pin=7"/></net>

<net id="293"><net_src comp="128" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="299"><net_src comp="132" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="164" pin=9"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="305"><net_src comp="136" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="164" pin=10"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="180" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {5 6 }
	Port: cntl_V | {5 6 }
	Port: block_cnt | {3 4 }
 - Input state : 
	Port: apply : inputs | {1 2 }
	Port: apply : inputs_offset | {1 }
	Port: apply : inputs_offset1 | {1 }
	Port: apply : outputs_offset | {1 }
	Port: apply : outputs_offset2 | {1 }
	Port: apply : block_cnt | {3 4 }
  - Chain level:
	State 1
		StgValue_23 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_compute_pro_fu_164      |    1    |    2    | 7.96575 |   1628  |   1867  |
|   call   |     grp_output_result_fu_180     |    0    |    0    |  0.656  |   302   |   502   |
|          |    grp_load_data353167_fu_195    |    0    |    0    |  1.968  |   358   |   397   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          | outputs_offset2_read_read_fu_140 |    0    |    0    |    0    |    0    |    0    |
|   read   |  outputs_offset_read_read_fu_146 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset1_read_read_fu_152 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset_read_read_fu_158  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    1    |    2    | 10.5897 |   2288  |   2766  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    data_buffer_V_reg_260   |    1   |
|      data_c_V_reg_284      |   32   |
|      data_n_V_reg_272      |   32   |
|      data_r_V_reg_278      |   32   |
|   input_buffer_V_reg_248   |   16   |
| inputs_offset1_read_reg_226|   18   |
| inputs_offset_read_reg_231 |   31   |
|   output_buffer_V_reg_254  |   16   |
|outputs_offset2_read_reg_216|   10   |
|  outputs_offset_c3_reg_236 |   31   |
|  outputs_offset_c_reg_242  |   10   |
| outputs_offset_read_reg_221|   31   |
|   result_buffer_V_reg_266  |    1   |
|     result_c_V_reg_302     |   32   |
|     result_n_V_reg_290     |   32   |
|     result_r_V_reg_296     |   32   |
+----------------------------+--------+
|            Total           |   357  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_load_data353167_fu_195 |  p2  |   2  |  31  |   62   ||    9    |
| grp_load_data353167_fu_195 |  p3  |   2  |  18  |   36   ||    9    |
| grp_load_data353167_fu_195 |  p9  |   2  |  10  |   20   ||    9    |
| grp_load_data353167_fu_195 |  p11 |   2  |  31  |   62   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   180  ||  2.624  ||    36   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    2   |   10   |  2288  |  2766  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   357  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   13   |  2645  |  2802  |
+-----------+--------+--------+--------+--------+--------+
