{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531566548828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566548828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:09:08 2018 " "Processing started: Sat Jul 14 14:09:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566548828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531566548828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off move -c move " "Command: quartus_map --read_settings_files=on --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531566548828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531566549344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificare.v 1 1 " "Found 1 design units, including 1 entities, in source file verificare.v" { { "Info" "ISGN_ENTITY_NAME" "1 verificare " "Found entity 1: verificare" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO.v(43) " "Verilog HDL information at SIPO.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_coord.v 1 1 " "Found 1 design units, including 1 entities, in source file random_coord.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_coord " "Found entity 1: random_coord" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_ck.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_ck " "Found entity 1: latch_D_ck" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Found entity 1: hsync" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_simplu.v 1 1 " "Found 1 design units, including 1 entities, in source file divizor_simplu.v" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_simplu " "Found entity 1: divizor_simplu" {  } { { "divizor_simplu.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/divizor_simplu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_sync " "Found entity 1: choose_sync" {  } { { "choose_sync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ceas.v 1 1 " "Found 1 design units, including 1 entities, in source file ceas.v" { { "Info" "ISGN_ENTITY_NAME" "1 ceas " "Found entity 1: ceas" {  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 1 1 " "Found 1 design units, including 1 entities, in source file move.v" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vga.v(170) " "Verilog HDL syntax warning at vga.v(170): extra block comment delimiter characters /* within block comment" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 170 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp_active_h syncro.v(19) " "Verilog HDL Implicit Net warning at syncro.v(19): created implicit net for \"disp_active_h\"" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp_active_v syncro.v(20) " "Verilog HDL Implicit Net warning at syncro.v(20): created implicit net for \"disp_active_v\"" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R random_coord.v(58) " "Verilog HDL Implicit Net warning at random_coord.v(58): created implicit net for \"R\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G random_coord.v(59) " "Verilog HDL Implicit Net warning at random_coord.v(59): created implicit net for \"G\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B random_coord.v(60) " "Verilog HDL Implicit Net warning at random_coord.v(60): created implicit net for \"B\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xpos move.v(17) " "Verilog HDL Implicit Net warning at move.v(17): created implicit net for \"xpos\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ypos move.v(17) " "Verilog HDL Implicit Net warning at move.v(17): created implicit net for \"ypos\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led move.v(18) " "Verilog HDL Implicit Net warning at move.v(18): created implicit net for \"led\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_movement vga.v(201) " "Verilog HDL Implicit Net warning at vga.v(201): created implicit net for \"clock_movement\"" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566549422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531566549469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:display " "Elaborating entity \"vga\" for hierarchy \"vga:display\"" {  } { { "move.v" "display" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549485 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vga.v(49) " "Verilog HDL Case Statement warning at vga.v(49): case item expression covers a value already covered by a previous case item" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1531566549485 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(59) " "Verilog HDL assignment warning at vga.v(59): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549485 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(63) " "Verilog HDL assignment warning at vga.v(63): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549485 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(67) " "Verilog HDL assignment warning at vga.v(67): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549485 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(71) " "Verilog HDL assignment warning at vga.v(71): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549485 "|move|vga:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ceas vga:display\|ceas:c " "Elaborating entity \"ceas\" for hierarchy \"vga:display\|ceas:c\"" {  } { { "vga.v" "c" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_simplu vga:display\|ceas:c\|divizor_simplu:d " "Elaborating entity \"divizor_simplu\" for hierarchy \"vga:display\|ceas:c\|divizor_simplu:d\"" {  } { { "ceas.v" "d" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_simplu vga:display\|divizor_simplu:d1 " "Elaborating entity \"divizor_simplu\" for hierarchy \"vga:display\|divizor_simplu:d1\"" {  } { { "vga.v" "d1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_sync vga:display\|choose_sync:sincr " "Elaborating entity \"choose_sync\" for hierarchy \"vga:display\|choose_sync:sincr\"" {  } { { "vga.v" "sincr" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro vga:display\|choose_sync:sincr\|syncro:s0 " "Elaborating entity \"syncro\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\"" {  } { { "choose_sync.v" "s0" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1 " "Elaborating entity \"hsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\"" {  } { { "syncro.v" "h1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync.v(12) " "Verilog HDL assignment warning at hsync.v(12): truncated value with size 32 to match size of target (11)" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549531 "|move|choose_sync:sincr|syncro:s0|hsync:h1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:display\|choose_sync:sincr\|syncro:s0\|vsync:v1 " "Elaborating entity \"vsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\|vsync:v1\"" {  } { { "syncro.v" "v1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync.v(13) " "Verilog HDL assignment warning at vsync.v(13): truncated value with size 32 to match size of target (11)" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549531 "|move|choose_sync:sincr|syncro:s0|vsync:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro vga:display\|choose_sync:sincr\|syncro:s1 " "Elaborating entity \"syncro\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\"" {  } { { "choose_sync.v" "s1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1 " "Elaborating entity \"hsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\"" {  } { { "syncro.v" "h1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync.v(12) " "Verilog HDL assignment warning at hsync.v(12): truncated value with size 32 to match size of target (11)" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549547 "|move|choose_sync:sincr|syncro:s1|hsync:h1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:display\|choose_sync:sincr\|syncro:s1\|vsync:v1 " "Elaborating entity \"vsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\|vsync:v1\"" {  } { { "syncro.v" "v1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync.v(13) " "Verilog HDL assignment warning at vsync.v(13): truncated value with size 32 to match size of target (11)" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549547 "|move|choose_sync:sincr|syncro:s1|vsync:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "move.v" "keyboard" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(36) " "Verilog HDL assignment warning at ps2.v(36): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549563 "|move|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_D_ck ps2:keyboard\|latch_D_ck:ceas " "Elaborating entity \"latch_D_ck\" for hierarchy \"ps2:keyboard\|latch_D_ck:ceas\"" {  } { { "ps2.v" "ceas" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549563 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_D_ck.v(12) " "Inferred latch for \"Q\" at latch_D_ck.v(12)" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566549563 "|move|ps2:keyboard|latch_D_ck:ceas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO ps2:keyboard\|SIPO:registru " "Elaborating entity \"SIPO\" for hierarchy \"ps2:keyboard\|SIPO:registru\"" {  } { { "ps2.v" "registru" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SIPO.v(62) " "Verilog HDL assignment warning at SIPO.v(62): truncated value with size 32 to match size of target (4)" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566549563 "|move|ps2:keyboard|SIPO:registru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificare ps2:keyboard\|verificare:ver " "Elaborating entity \"verificare\" for hierarchy \"ps2:keyboard\|verificare:ver\"" {  } { { "ps2.v" "ver" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566549563 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum verificare.v(88) " "Verilog HDL Always Construct warning at verificare.v(88): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(88) " "Verilog HDL Always Construct warning at verificare.v(88): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(90) " "Verilog HDL Always Construct warning at verificare.v(90): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "par_check verificare.v(90) " "Verilog HDL Always Construct warning at verificare.v(90): variable \"par_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum verificare.v(86) " "Verilog HDL Always Construct warning at verificare.v(86): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ok verificare.v(86) " "Verilog HDL Always Construct warning at verificare.v(86): inferring latch(es) for variable \"ok\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ok verificare.v(89) " "Inferred latch for \"ok\" at verificare.v(89)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum verificare.v(89) " "Inferred latch for \"sum\" at verificare.v(89)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566549578 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "vga:display\|ceas:c\|out " "Found clock multiplexer vga:display\|ceas:c\|out" {  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531566549703 "|move|vga:display|ceas:c|out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1531566549703 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[3\]~0 " "Converted tri-state buffer \"vga:display\|R2\[3\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[2\]~1 " "Converted tri-state buffer \"vga:display\|R2\[2\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[1\]~2 " "Converted tri-state buffer \"vga:display\|R2\[1\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[0\]~3 " "Converted tri-state buffer \"vga:display\|R2\[0\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[3\]~0 " "Converted tri-state buffer \"vga:display\|G2\[3\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[2\]~1 " "Converted tri-state buffer \"vga:display\|G2\[2\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[1\]~2 " "Converted tri-state buffer \"vga:display\|G2\[1\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[0\]~3 " "Converted tri-state buffer \"vga:display\|G2\[0\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[3\]~1 " "Converted tri-state buffer \"vga:display\|B2\[3\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[2\]~2 " "Converted tri-state buffer \"vga:display\|B2\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[1\]~3 " "Converted tri-state buffer \"vga:display\|B2\[1\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[0\]~0 " "Converted tri-state buffer \"vga:display\|B2\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[0\]~0 " "Converted tri-state buffer \"vga:display\|B1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[1\]~1 " "Converted tri-state buffer \"vga:display\|B1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[2\]~2 " "Converted tri-state buffer \"vga:display\|B1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[3\]~3 " "Converted tri-state buffer \"vga:display\|B1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[0\]~0 " "Converted tri-state buffer \"vga:display\|G1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[1\]~1 " "Converted tri-state buffer \"vga:display\|G1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[2\]~2 " "Converted tri-state buffer \"vga:display\|G1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[3\]~3 " "Converted tri-state buffer \"vga:display\|G1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[0\]~0 " "Converted tri-state buffer \"vga:display\|R1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[1\]~1 " "Converted tri-state buffer \"vga:display\|R1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[2\]~2 " "Converted tri-state buffer \"vga:display\|R1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[3\]~3 " "Converted tri-state buffer \"vga:display\|R1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566549703 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1531566549703 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531566550344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2:keyboard\|verificare:ver\|sum " "Latch ps2:keyboard\|verificare:ver\|sum has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:keyboard\|SIPO:registru\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal ps2:keyboard\|SIPO:registru\|count\[2\]" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531566550375 ""}  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531566550375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531566551312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.map.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531566551375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531566551500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566551500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531566551562 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531566551562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531566551562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531566551562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566551593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:09:11 2018 " "Processing ended: Sat Jul 14 14:09:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566551593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566551593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566551593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531566551593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531566552781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566552781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:09:12 2018 " "Processing started: Sat Jul 14 14:09:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566552781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531566552781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off move -c move " "Command: quartus_fit --read_settings_files=off --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531566552781 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531566552874 ""}
{ "Info" "0" "" "Project  = move" {  } {  } 0 0 "Project  = move" 0 0 "Fitter" 0 0 1531566552874 ""}
{ "Info" "0" "" "Revision = move" {  } {  } 0 0 "Revision = move" 0 0 "Fitter" 0 0 1531566552874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1531566552984 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "move EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"move\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531566552999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531566553031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531566553031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531566553124 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531566553140 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531566553640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531566553640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531566553640 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531566553640 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531566553640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531566553640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531566553640 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531566553640 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 31 " "No exact pin location assignment(s) for 3 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_active " "Pin disp_active not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp_active } } } { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp_active } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531566553734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hsync_neg " "Pin hsync_neg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hsync_neg } } } { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsync_neg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531566553734 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vsync_neg " "Pin vsync_neg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vsync_neg } } } { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsync_neg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531566553734 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531566553734 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1531566553905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "move.sdc " "Synopsys Design Constraints File file not found: 'move.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531566553905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531566553905 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531566553921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:display\|ceas:c\|divizor_simplu:d\|numar\[0\] " "Destination node vga:display\|ceas:c\|divizor_simplu:d\|numar\[0\]" {  } { { "divizor_simplu.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/divizor_simplu.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|ceas:c|divizor_simplu:d|numar[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:display\|ceas:c\|out " "Destination node vga:display\|ceas:c\|out" {  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|ceas:c|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:display\|ceas:c\|out  " "Automatically promoted node vga:display\|ceas:c\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|ceas:c|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:display\|divizor_simplu:d1\|numar\[17\]  " "Automatically promoted node vga:display\|divizor_simplu:d1\|numar\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:display\|divizor_simplu:d1\|numar\[17\]~49 " "Destination node vga:display\|divizor_simplu:d1\|numar\[17\]~49" {  } { { "divizor_simplu.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/divizor_simplu.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|divizor_simplu:d1|numar[17]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "divizor_simplu.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/divizor_simplu.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|divizor_simplu:d1|numar[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard\|latch_D_ck:ceas\|Q  " "Automatically promoted node ps2:keyboard\|latch_D_ck:ceas\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|SIPO:registru\|count\[1\] " "Destination node ps2:keyboard\|SIPO:registru\|count\[1\]" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard|SIPO:registru|count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|SIPO:registru\|count\[2\] " "Destination node ps2:keyboard\|SIPO:registru\|count\[2\]" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard|SIPO:registru|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|SIPO:registru\|count\[3\] " "Destination node ps2:keyboard\|SIPO:registru\|count\[3\]" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard|SIPO:registru|count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|latch_D_ck:ceas\|Q " "Destination node ps2:keyboard\|latch_D_ck:ceas\|Q" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard|latch_D_ck:ceas|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard|latch_D_ck:ceas|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "Automatically promoted node vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|choose_sync:sincr|syncro:s0|hsync:h1|newline } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "Automatically promoted node vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531566553952 ""}  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:display|choose_sync:sincr|syncro:s1|hsync:h1|newline } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531566553952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531566554077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531566554108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531566554108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531566554108 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531566554108 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531566554108 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531566554108 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 38 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 24 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531566554108 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531566554108 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531566554108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531566554140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531566555546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531566555827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531566555842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531566557186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531566557186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531566557311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531566558420 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531566558420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531566559092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531566559092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531566559092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531566559107 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531566559107 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_active 0 " "Pin \"disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[0\] 0 " "Pin \"G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[1\] 0 " "Pin \"G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[2\] 0 " "Pin \"G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[3\] 0 " "Pin \"G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_neg 0 " "Pin \"hsync_neg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_neg 0 " "Pin \"vsync_neg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "new_code 0 " "Pin \"new_code\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531566559123 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1531566559123 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531566559357 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531566559388 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531566559623 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531566559904 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1531566559998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.fit.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531566560123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566560341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:09:20 2018 " "Processing ended: Sat Jul 14 14:09:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566560341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566560341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566560341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531566560341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531566561381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566561381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:09:21 2018 " "Processing started: Sat Jul 14 14:09:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566561381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531566561381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off move -c move " "Command: quartus_asm --read_settings_files=off --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531566561381 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531566562553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531566562599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566563177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:09:23 2018 " "Processing ended: Sat Jul 14 14:09:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566563177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566563177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566563177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531566563177 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531566563833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531566564396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:09:24 2018 " "Processing started: Sat Jul 14 14:09:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566564396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531566564396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta move -c move " "Command: quartus_sta move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531566564396 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531566564490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531566564661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531566564708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531566564708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1531566564818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "move.sdc " "Synopsys Design Constraints File file not found: 'move.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1531566564833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:display\|divizor_simplu:d1\|numar\[17\] vga:display\|divizor_simplu:d1\|numar\[17\] " "create_clock -period 1.000 -name vga:display\|divizor_simplu:d1\|numar\[17\] vga:display\|divizor_simplu:d1\|numar\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard\|latch_D_ck:ceas\|Q ps2:keyboard\|latch_D_ck:ceas\|Q " "create_clock -period 1.000 -name ps2:keyboard\|latch_D_ck:ceas\|Q ps2:keyboard\|latch_D_ck:ceas\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard\|SIPO:registru\|count\[0\] ps2:keyboard\|SIPO:registru\|count\[0\] " "create_clock -period 1.000 -name ps2:keyboard\|SIPO:registru\|count\[0\] ps2:keyboard\|SIPO:registru\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " "create_clock -period 1.000 -name vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " "create_clock -period 1.000 -name vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564833 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531566564833 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1531566564911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531566564927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.929 " "Worst-case setup slack is -5.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.929      -125.820 vga:display\|divizor_simplu:d1\|numar\[17\]  " "   -5.929      -125.820 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.882        -9.333 ps2:keyboard\|SIPO:registru\|count\[0\]  " "   -5.882        -9.333 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372      -108.900 clk  " "   -3.372      -108.900 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356       -27.252 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "   -2.356       -27.252 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001       -23.732 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "   -2.001       -23.732 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924        -2.507 ps2:keyboard\|latch_D_ck:ceas\|Q  " "   -0.924        -2.507 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.286 " "Worst-case hold slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286        -3.293 ps2:keyboard\|latch_D_ck:ceas\|Q  " "   -3.286        -3.293 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.761       -27.349 clk  " "   -2.761       -27.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 ps2:keyboard\|SIPO:registru\|count\[0\]  " "    0.549         0.000 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624         0.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "    0.624         0.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649         0.000 vga:display\|divizor_simplu:d1\|numar\[17\]  " "    0.649         0.000 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650         0.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "    0.650         0.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531566564943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531566564943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -95.725 clk  " "   -1.631       -95.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -26.884 vga:display\|divizor_simplu:d1\|numar\[17\]  " "   -0.611       -26.884 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -18.330 ps2:keyboard\|latch_D_ck:ceas\|Q  " "   -0.611       -18.330 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "   -0.611       -14.664 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "   -0.611       -14.664 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ps2:keyboard\|SIPO:registru\|count\[0\]  " "    0.500         0.000 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566564943 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531566565130 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1531566565130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531566565161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.483 " "Worst-case setup slack is -2.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483        -3.781 ps2:keyboard\|SIPO:registru\|count\[0\]  " "   -2.483        -3.781 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938       -40.722 vga:display\|divizor_simplu:d1\|numar\[17\]  " "   -1.938       -40.722 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -9.834 clk  " "   -0.658        -9.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331        -3.641 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "   -0.331        -3.641 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -2.177 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "   -0.195        -2.177 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 ps2:keyboard\|latch_D_ck:ceas\|Q  " "    0.236         0.000 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.836 " "Worst-case hold slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836        -2.060 ps2:keyboard\|latch_D_ck:ceas\|Q  " "   -1.836        -2.060 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579       -15.286 clk  " "   -1.579       -15.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 ps2:keyboard\|SIPO:registru\|count\[0\]  " "    0.202         0.000 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240         0.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "    0.240         0.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252         0.000 vga:display\|divizor_simplu:d1\|numar\[17\]  " "    0.252         0.000 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "    0.254         0.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566565177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531566565193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531566565193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -78.380 clk  " "   -1.380       -78.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 vga:display\|divizor_simplu:d1\|numar\[17\]  " "   -0.500       -22.000 vga:display\|divizor_simplu:d1\|numar\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -15.000 ps2:keyboard\|latch_D_ck:ceas\|Q  " "   -0.500       -15.000 ps2:keyboard\|latch_D_ck:ceas\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline  " "   -0.500       -12.000 vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline  " "   -0.500       -12.000 vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ps2:keyboard\|SIPO:registru\|count\[0\]  " "    0.500         0.000 ps2:keyboard\|SIPO:registru\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531566565208 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531566565474 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531566565521 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531566565521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566565661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:09:25 2018 " "Processing ended: Sat Jul 14 14:09:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566565661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566565661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566565661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531566565661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531566566739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566566739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:09:26 2018 " "Processing started: Sat Jul 14 14:09:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566566739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531566566739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off move -c move " "Command: quartus_eda --read_settings_files=off --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531566566739 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "move.vo\", \"move_fast.vo move_v.sdo move_v_fast.sdo E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/simulation/modelsim/ simulation " "Generated files \"move.vo\", \"move_fast.vo\", \"move_v.sdo\" and \"move_v_fast.sdo\" in directory \"E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1531566567364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566567411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:09:27 2018 " "Processing ended: Sat Jul 14 14:09:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566567411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566567411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566567411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531566567411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531566568051 ""}
