; RUN: opt -opaque-pointers=0 %s -passes=sycl-kernel-vector-variant-fillin -S -enable-debugify -disable-output 2>&1 | FileCheck -check-prefix=DEBUGIFY %s
; RUN: opt -opaque-pointers=0 %s -passes="function(instnamer),sycl-kernel-vector-variant-fillin" -S | FileCheck %s


; This test is to check the VectorVariantFillIn pass correctly replace operand
; in getelementptr instruction with different type.


%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range" = type { %"class._ZTSN2cl4sycl6detail5arrayILi1EEE.cl::sycl::detail::array" }
%"class._ZTSN2cl4sycl6detail5arrayILi1EEE.cl::sycl::detail::array" = type { [1 x i64] }

@"_Z3addii$SIMDTable" = global [1 x i32 (i32, i32)*] [i32 (i32, i32)* @_Z3addii], align 8
@"_Z3subii$SIMDTable" = global [1 x i32 (i32, i32)*] [i32 (i32, i32)* @_Z3subii], align 8

; Function Attrs: nounwind readnone
define i32 @_Z3addii(i32 %A, i32 %B) #0 {
entry:
  %add = add nsw i32 %B, %A
  ret i32 %add
}

; Function Attrs: nounwind readnone
define i32 @_Z3subii(i32 %A, i32 %B) #1 {
entry:
  %sub = sub nsw i32 %A, %B
  ret i32 %sub
}

; Function Attrs: nofree nosync nounwind readnone willreturn mustprogress
declare i64 @_Z13get_global_idj(i32) local_unnamed_addr #5

; Function Attrs: nounwind
define void @"_ZTSN2cl4sycl6detail19__pf_kernel_wrapperIZZ4mainENK3$_0clERNS0_7handlerEE1KEE"(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_, i64 addrspace(1)* %_arg_1, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_2, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_3, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_4, i64 addrspace(1)* %_arg_5, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_7, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_8, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_9) local_unnamed_addr #2 {
entry:
  %0 = tail call i64 @_Z13get_global_idj(i32 0) #7
  %1 = getelementptr inbounds %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range", %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* %_arg_9, i64 0, i32 0, i32 0, i64 0
  %2 = load i64, i64* %1, align 8
  %add.ptr.i = getelementptr inbounds i64, i64 addrspace(1)* %_arg_5, i64 %2
  %3 = getelementptr inbounds %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range", %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* %_arg_4, i64 0, i32 0, i32 0, i64 0
  %4 = load i64, i64* %3, align 8
  %add.ptr.i34 = getelementptr inbounds i64, i64 addrspace(1)* %_arg_1, i64 %4
  %rem.i.i.i = and i64 %0, 1
  %cmp.not.i.i.i = icmp eq i64 %rem.i.i.i, 0
  %ptridx.i19.i.i = getelementptr inbounds i64, i64 addrspace(1)* %add.ptr.i34, i64 %0
  %5 = load i64, i64 addrspace(1)* %ptridx.i19.i.i, align 8
  %conv.i.i = trunc i64 %5 to i32
  %ptridx.i15.i.i = getelementptr inbounds i64, i64 addrspace(1)* %add.ptr.i, i64 %0
  %6 = load i64, i64 addrspace(1)* %ptridx.i15.i.i, align 8
  %conv7.i.i = trunc i64 %6 to i32
  ; CHECK: select i1 %cmp.not.i.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([2 x i32 (i32, i32)*], [2 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([2 x i32 (i32, i32)*], [2 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)
  ; CHECK-NOT: select i1 %cmp.not.i.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)

  %7 = select i1 %cmp.not.i.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)
  %8 = tail call i32 (i32 (i32, i32)* addrspace(4)*, i32, i32, ...) @__intel_indirect_call(i32 (i32, i32)* addrspace(4)* %7, i32 %conv.i.i, i32 %conv7.i.i) #8
  %conv8.i.i = sext i32 %8 to i64
  store i64 %conv8.i.i, i64 addrspace(1)* %ptridx.i19.i.i, align 8
  ret void
}

declare i32 @__intel_indirect_call(i32 (i32, i32)* addrspace(4)*, i32, i32, ...) local_unnamed_addr #3

; Function Attrs: nounwind
define void @"_ZTSZZ4mainENK3$_0clERN2cl4sycl7handlerEE1K"(i64 addrspace(1)* %_arg_, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_1, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_2, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_3, i64 addrspace(1)* %_arg_4, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_6, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_7, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* byval(%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range") %_arg_8) local_unnamed_addr {
entry:
  %0 = getelementptr inbounds %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range", %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* %_arg_3, i64 0, i32 0, i32 0, i64 0
  %1 = load i64, i64* %0, align 8
  %add.ptr.i33 = getelementptr inbounds i64, i64 addrspace(1)* %_arg_, i64 %1
  %2 = getelementptr inbounds %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range", %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"* %_arg_8, i64 0, i32 0, i32 0, i64 0
  %3 = load i64, i64* %2, align 8
  %add.ptr.i = getelementptr inbounds i64, i64 addrspace(1)* %_arg_4, i64 %3
  %4 = tail call i64 @_Z13get_global_idj(i32 0) #7
  %rem.i.i = and i64 %4, 1
  %cmp.not.i.i = icmp eq i64 %rem.i.i, 0
  %ptridx.i19.i = getelementptr inbounds i64, i64 addrspace(1)* %add.ptr.i33, i64 %4
  %5 = load i64, i64 addrspace(1)* %ptridx.i19.i, align 8
  %conv.i = trunc i64 %5 to i32
  %ptridx.i15.i = getelementptr inbounds i64, i64 addrspace(1)* %add.ptr.i, i64 %4
  %6 = load i64, i64 addrspace(1)* %ptridx.i15.i, align 8
  %conv7.i = trunc i64 %6 to i32

  ; CHECK: select i1 %cmp.not.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([2 x i32 (i32, i32)*], [2 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([2 x i32 (i32, i32)*], [2 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)
  ; CHECK-NOT: select i1 %cmp.not.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)
  %7 = select i1 %cmp.not.i.i, i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3addii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*), i32 (i32, i32)* addrspace(4)* addrspacecast (i32 (i32, i32)** getelementptr inbounds ([1 x i32 (i32, i32)*], [1 x i32 (i32, i32)*]* @"_Z3subii$SIMDTable", i64 0, i64 0) to i32 (i32, i32)* addrspace(4)*)
  %8 = tail call i32 (i32 (i32, i32)* addrspace(4)*, i32, i32, ...) @__intel_indirect_call.1(i32 (i32, i32)* addrspace(4)* %7, i32 %conv.i, i32 %conv7.i) #8
  %conv8.i = sext i32 %8 to i64
  store i64 %conv8.i, i64 addrspace(1)* %ptridx.i19.i, align 8
  ret void
}

declare i32 @__intel_indirect_call.1(i32 (i32, i32)* addrspace(4)*, i32, i32, ...) local_unnamed_addr #3

declare <16 x i32> @_ZGVeM16vv__Z3addii(<16 x i32> %A, <16 x i32> %B, <16 x i32> %mask)
declare <16 x i32> @_ZGVeN16vv__Z3addii(<16 x i32> %A, <16 x i32> %B)
declare <16 x i32> @_ZGVeM16vv__Z3subii(<16 x i32> %A, <16 x i32> %B, <16 x i32> %mask)
declare <16 x i32> @_ZGVeN16vv__Z3subii(<16 x i32> %A, <16 x i32> %B)

attributes #0 = { nounwind readnone "prefer-vector-width"="512" "referenced-indirectly" "vector-variants"="_ZGVeM16vv__Z3addii,_ZGVeN16vv__Z3addii" "vector_function_ptrs"="_Z3addii$SIMDTable(_ZGVeM16vv__Z3addii,_ZGVeN16vv__Z3addii)" }
attributes #1 = { nounwind readnone "prefer-vector-width"="512" "referenced-indirectly" "vector-variants"="_ZGVeM16vv__Z3subii,_ZGVeN16vv__Z3subii" "vector_function_ptrs"="_Z3subii$SIMDTable(_ZGVeM16vv__Z3subii,_ZGVeN16vv__Z3subii)" }
attributes #2 = { nounwind "prefer-vector-width"="512" }
attributes #3 = { "prefer-vector-width"="512" }
attributes #5 = { nofree nosync nounwind readnone willreturn mustprogress "prefer-vector-width"="512" }
attributes #7 = { nounwind readnone willreturn }

!spirv.Source = !{!1}
!opencl.spir.version = !{!2}
!opencl.ocl.version = !{!3}
!sycl.kernels = !{!11}

!1 = !{i32 4, i32 100000}
!2 = !{i32 1, i32 2}
!3 = !{i32 1, i32 0}
!11 = !{void (%"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, i64 addrspace(1)*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, i64 addrspace(1)*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*)* @"_ZTSN2cl4sycl6detail19__pf_kernel_wrapperIZZ4mainENK3$_0clERNS0_7handlerEE1KEE", void (i64 addrspace(1)*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, i64 addrspace(1)*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*, %"class._ZTSN2cl4sycl5rangeILi1EEE.cl::sycl::range"*)* @"_ZTSZZ4mainENK3$_0clERN2cl4sycl7handlerEE1K"}

; DEBUGIFY-NOT: WARNING
