<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUTestBench.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="ALUTestBench.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTestBench.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUTestBench.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUTestBench.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUTestBench_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTestBench_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUTestBench_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="Mutilcycle_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="multi_cycle_core.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multi_cycle_core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multi_cycle_core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="multi_cycle_core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="multi_cycle_core.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="multi_cycle_core.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multi_cycle_core.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="multi_cycle_core.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="multi_cycle_core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multi_cycle_core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multi_cycle_core.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multi_cycle_core_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multi_cycle_core_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multi_cycle_core_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multi_cycle_core_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="single_cycle_core_testbench.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1336526478" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1336526478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336526478" xil_pn:in_ck="-2986543720070096126" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1336526478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_5b.vhd"/>
      <outfile xil_pn:name="adder_8b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="ex_mem_reg.vhd"/>
      <outfile xil_pn:name="id_ex_reg.vhd"/>
      <outfile xil_pn:name="if_id_reg.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mem_wb_reg.vhd"/>
      <outfile xil_pn:name="multi_cycle_core.vhd"/>
      <outfile xil_pn:name="mux_2to1_16b.vhd"/>
      <outfile xil_pn:name="mux_2to1_1b.vhd"/>
      <outfile xil_pn:name="mux_2to1_4b.vhd"/>
      <outfile xil_pn:name="mux_2to1_5b.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extend_4to16.vhd"/>
      <outfile xil_pn:name="single_cycle_core_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1336526478" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8954699710573915519" xil_pn:start_ts="1336526478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336526478" xil_pn:in_ck="-2986543720070096126" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1336526478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_5b.vhd"/>
      <outfile xil_pn:name="adder_8b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="ex_mem_reg.vhd"/>
      <outfile xil_pn:name="id_ex_reg.vhd"/>
      <outfile xil_pn:name="if_id_reg.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mem_wb_reg.vhd"/>
      <outfile xil_pn:name="multi_cycle_core.vhd"/>
      <outfile xil_pn:name="mux_2to1_16b.vhd"/>
      <outfile xil_pn:name="mux_2to1_1b.vhd"/>
      <outfile xil_pn:name="mux_2to1_4b.vhd"/>
      <outfile xil_pn:name="mux_2to1_5b.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extend_4to16.vhd"/>
      <outfile xil_pn:name="single_cycle_core_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1336526663" xil_pn:in_ck="-2986543720070096126" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3409483643823342875" xil_pn:start_ts="1336526661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="single_cycle_core_testbench.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1336458535" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1336458534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336458535" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8954699710573915519" xil_pn:start_ts="1336458535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336526340" xil_pn:in_ck="7940183488019366362" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-4157727059420377163" xil_pn:start_ts="1336526318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="multi_cycle_core.cmd_log"/>
      <outfile xil_pn:name="multi_cycle_core.lso"/>
      <outfile xil_pn:name="multi_cycle_core.ngc"/>
      <outfile xil_pn:name="multi_cycle_core.ngr"/>
      <outfile xil_pn:name="multi_cycle_core.prj"/>
      <outfile xil_pn:name="multi_cycle_core.stx"/>
      <outfile xil_pn:name="multi_cycle_core.syr"/>
      <outfile xil_pn:name="multi_cycle_core.xst"/>
      <outfile xil_pn:name="multi_cycle_core_summary.html"/>
      <outfile xil_pn:name="multi_cycle_core_vhdl.prj"/>
      <outfile xil_pn:name="multi_cycle_core_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1336458613" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6853200433483830762" xil_pn:start_ts="1336458612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mutilcycle_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1336526348" xil_pn:in_ck="1560551243964981800" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1103032324385615147" xil_pn:start_ts="1336526340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="multi_cycle_core.bld"/>
      <outfile xil_pn:name="multi_cycle_core.cmd_log"/>
      <outfile xil_pn:name="multi_cycle_core.ngd"/>
      <outfile xil_pn:name="multi_cycle_core_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1336526351" xil_pn:in_ck="1560551243964981801" xil_pn:name="TRANEXT_vm6File_xa9500xl" xil_pn:prop_ck="-4043367872118802413" xil_pn:start_ts="1336526348">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="multi_cycle_core.rpt"/>
    </transform>
  </transforms>

</generated_project>
