<?xml version="1.0" encoding="ASCII"?>
<pcmmm:PCM xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:pcmmm="pcmmm" name="Comparison_of_Nvidia_chipsets">
  <matrices name="nForce">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: release date" verbatim="Release Date" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: processors supported" verbatim="Processors Supported" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: memory" verbatim="Memory" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: max. memory" verbatim="Max. memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: agp" verbatim="AGP" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: southbridge" verbatim="Southbridge" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: features" verbatim="Features" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: notes" verbatim="Notes" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 215" verbatim="nForce 215" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: 2001" verbatim="2001" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: athlon xp, athlon, duron" verbatim="Athlon XP, Athlon, Duron" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: " verbatim="" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 266mhz, 200mhz" verbatim="266MHz, 200MHz" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ddr266 single channel" verbatim="DDR266&#xA;single channel" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1.5gb" verbatim="1.5GB" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: agp4x" verbatim="AGP4X" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: mcp mcp-d" verbatim="MCP&#xA;MCP-D" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: " verbatim="" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: " verbatim="" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 220" verbatim="nForce 220" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: 2001" verbatim="2001" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: athlon xp, athlon, duron" verbatim="Athlon XP, Athlon, Duron" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: " verbatim="" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 266mhz, 200mhz" verbatim="266MHz, 200MHz" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ddr266 dual channel" verbatim="DDR266&#xA;dual channel" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1.5gb" verbatim="1.5GB" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: agp4x" verbatim="AGP4X" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: mcp mcp-d" verbatim="MCP&#xA;MCP-D" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: geforce 2 mx igp" verbatim="Geforce 2 MX IGP" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: " verbatim="" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 415" verbatim="nForce 415" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: 2001" verbatim="2001" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: athlon xp, athlon, duron" verbatim="Athlon XP, Athlon, Duron" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: " verbatim="" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 266mhz, 200mhz" verbatim="266MHz, 200MHz" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ddr266 single channel" verbatim="DDR266&#xA;single channel" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 1.5gb" verbatim="1.5GB" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: agp4x" verbatim="AGP4X" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: mcp mcp-d" verbatim="MCP&#xA;MCP-D" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: " verbatim="" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: " verbatim="" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 420" verbatim="nForce 420" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: 2001" verbatim="2001" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: athlon xp, athlon, duron" verbatim="Athlon XP, Athlon, Duron" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: " verbatim="" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: 266mhz, 200mhz" verbatim="266MHz, 200MHz" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ddr266 dual channel" verbatim="DDR266&#xA;dual channel" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 1.5gb" verbatim="1.5GB" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: agp4x" verbatim="AGP4X" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: mcp mcp-d" verbatim="MCP&#xA;MCP-D" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: geforce 2 mx igp" verbatim="Geforce 2 MX IGP" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: " verbatim="" row="4" rowspan="1" column="10" colspan="1"/>
  </matrices>
  <matrices name="nForce Southbridges">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: release date" verbatim="Release Date" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: pci" verbatim="PCI" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: usb" verbatim="USB" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: firewire (ieee1394)" verbatim="FireWire&#xA;(IEEE1394)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pata" verbatim="PATA" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sata" verbatim="SATA" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: lan" verbatim="LAN" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: sound" verbatim="Sound" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: features" verbatim="Features" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: notes" verbatim="Notes" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: mcp" verbatim="MCP" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: 2001" verbatim="2001" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: " verbatim="" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 6 ports rev 1.1" verbatim="6 Ports Rev 1.1" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: no" verbatim="No" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2 ports udma 100" verbatim="2 Ports UDMA 100" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: ac'97 2.1" verbatim="AC'97 2.1" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: " verbatim="" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: " verbatim="" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: mcp-d" verbatim="MCP-D" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: 2001" verbatim="2001" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: " verbatim="" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 6 ports rev 1.1" verbatim="6 Ports Rev 1.1" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: no" verbatim="No" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 2 ports udma 100" verbatim="2 Ports UDMA 100" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 100 mbit/s" verbatim="100 Mbit/s" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: ac'97 2.1 nvapu soundstorm" verbatim="AC'97 2.1&#xA;NVAPU SoundStorm" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: " verbatim="" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: " verbatim="" row="2" rowspan="1" column="11" colspan="1"/>
  </matrices>
  <matrices name="nForce2">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: release date" verbatim="Release Date" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: processors supported" verbatim="Processors Supported" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: memory" verbatim="Memory" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: max. memory" verbatim="Max. memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: agp" verbatim="AGP" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: southbridge" verbatim="Southbridge" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: features" verbatim="Features" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: notes" verbatim="Notes" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce2 spp" verbatim="nForce2 SPP" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: 2002" verbatim="2002" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: athlon xp, athlon, sempron, duron" verbatim="Athlon XP, Athlon, Sempron, Duron" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: " verbatim="" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 333mhz, 266mhz, 200mhz" verbatim="333MHz, 266MHz, 200MHz" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ddr266/333 dual channel" verbatim="DDR266/333&#xA;dual channel" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 3gb" verbatim="3GB" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: agp8x" verbatim="AGP8X" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: mcp2 mcp2-t" verbatim="MCP2&#xA;MCP2-T" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: " verbatim="" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: " verbatim="" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce2 igp" verbatim="nForce2 IGP" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: 2002" verbatim="2002" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: athlon xp, athlon, sempron, duron" verbatim="Athlon XP, Athlon, Sempron, Duron" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: " verbatim="" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 333mhz, 266mhz, 200mhz" verbatim="333MHz, 266MHz, 200MHz" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ddr266/333 dual channel" verbatim="DDR266/333&#xA;dual channel" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 3gb" verbatim="3GB" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: agp8x" verbatim="AGP8X" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: mcp2 mcp2-t" verbatim="MCP2&#xA;MCP2-T" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: geforce 4 mx igp" verbatim="GeForce 4 MX IGP" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: " verbatim="" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce2 400" verbatim="nForce2 400" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: 2003" verbatim="2003" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: athlon xp, athlon, sempron, duron" verbatim="Athlon XP, Athlon, Sempron, Duron" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: " verbatim="" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 400mhz, 333mhz, 266mhz, 200mhz" verbatim="400MHz, 333MHz, 266MHz, 200MHz" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ddr266/333/400 single channel" verbatim="DDR266/333/400&#xA;single channel" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 3gb" verbatim="3GB" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: agp8x" verbatim="AGP8X" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: mcp2 mcp2-t mcp2-s/r/gb" verbatim="MCP2&#xA;MCP2-T&#xA;MCP2-S/R/GB" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: " verbatim="" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: " verbatim="" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce2 ultra 400" verbatim="nForce2 Ultra 400" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: 2003" verbatim="2003" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: athlon xp, athlon, sempron, duron" verbatim="Athlon XP, Athlon, Sempron, Duron" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: " verbatim="" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: 400mhz, 333mhz, 266mhz, 200mhz" verbatim="400MHz, 333MHz, 266MHz, 200MHz" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ddr266/333/400 dual channel" verbatim="DDR266/333/400&#xA;dual channel" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 3gb" verbatim="3GB" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: agp8x" verbatim="AGP8X" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: mcp2 mcp2-t mcp2-s/r/gb" verbatim="MCP2&#xA;MCP2-T&#xA;MCP2-S/R/GB" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: " verbatim="" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: " verbatim="" row="4" rowspan="1" column="10" colspan="1"/>
  </matrices>
  <matrices name="nForce2 Southbridges">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: release date" verbatim="Release Date" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: pci" verbatim="PCI" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: usb" verbatim="USB" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: firewire (ieee1394)" verbatim="FireWire&#xA;(IEEE1394)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pata" verbatim="PATA" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sata" verbatim="SATA" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: lan" verbatim="LAN" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: sound" verbatim="Sound" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: features" verbatim="Features" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: notes" verbatim="Notes" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: mcp2" verbatim="MCP2" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: 2002" verbatim="2002" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: " verbatim="" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 6 ports rev 2.0" verbatim="6 Ports Rev 2.0" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: no" verbatim="No" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: ac'97 2.1" verbatim="AC'97 2.1" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: " verbatim="" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: " verbatim="" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: mcp2-t" verbatim="MCP2-T" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: 2002" verbatim="2002" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: " verbatim="" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 6 ports rev 2.0" verbatim="6 Ports Rev 2.0" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 2 ports" verbatim="2 Ports" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 2*100 mbit/s" verbatim="2*100 Mbit/s" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: ac'97 2.1 nvapu soundstorm" verbatim="AC'97 2.1&#xA;NVAPU SoundStorm" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: additional 100mbit/s lan by 3com" verbatim="Additional 100Mbit/s LAN by 3Com" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: " verbatim="" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: mcp2-s/r" verbatim="MCP2-S/R" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: 2004" verbatim="2004" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: " verbatim="" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: no" verbatim="No" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 2 ports 1.5gbit/s" verbatim="2 Ports 1.5Gbit/s" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 100 mbit/s" verbatim="100 Mbit/s" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: ac'97 2.1" verbatim="AC'97 2.1" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: raid 0,1,0+1 (mcp2-r)" verbatim="RAID 0,1,0+1 (MCP2-R)" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: " verbatim="" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: mcp2-gb" verbatim="MCP2-GB" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: 2004" verbatim="2004" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: " verbatim="" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: 6 ports" verbatim="6 Ports" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: no" verbatim="No" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 2 ports 1.5gbit/s" verbatim="2 Ports 1.5Gbit/s" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: ac'97 2.1" verbatim="AC'97 2.1" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: raid 0,1,0+1 gigabit lan with nvidia firewall" verbatim="RAID 0,1,0+1&#xA;gigabit LAN with nVidia Firewall" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: " verbatim="" row="4" rowspan="1" column="11" colspan="1"/>
  </matrices>
  <matrices name="nForce3">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: agp" verbatim="AGP" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci" verbatim="PCI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: usb" verbatim="USB" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pata" verbatim="PATA" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: sata" verbatim="SATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: lan" verbatim="LAN" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sound" verbatim="Sound" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: features" verbatim="Features" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: notes" verbatim="Notes" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce3 150" verbatim="nForce3 150" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: ck8" verbatim="CK8" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: september 23, 2003" verbatim="September 23, 2003" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon 64, sempron 64 socket 939, 754" verbatim="Athlon 64, Sempron 64&#xA;Socket 939, 754" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 800 mhz" verbatim="HT 800 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: agp8x" verbatim="AGP8X" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 6 ports rev 2.0" verbatim="6 Ports Rev 2.0" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 2 ports 1.5gbit/s" verbatim="2 Ports 1.5Gbit/s" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: ac'97 2.1" verbatim="AC'97 2.1" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: " verbatim="" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: " verbatim="" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce3 250" verbatim="nForce3 250" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: ck8" verbatim="CK8" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: september 23, 2003" verbatim="September 23, 2003" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: athlon 64, sempron 64 socket 939, 754" verbatim="Athlon 64, Sempron 64&#xA;Socket 939, 754" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 800 mhz" verbatim="HT 800 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: agp8x" verbatim="AGP8X" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 6 ports" verbatim="6 Ports" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 100 mbit/s" verbatim="100 Mbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: ac'97 2.3" verbatim="AC'97 2.3" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: " verbatim="" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: gb variant includes gigabit lan" verbatim="GB variant includes gigabit LAN" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce3 ultra" verbatim="nForce3 Ultra" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: ck8" verbatim="CK8" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: june 1, 2004" verbatim="June 1, 2004" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket 939, 754" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 1 ghz" verbatim="HT 1 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: agp8x" verbatim="AGP8X" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: ac'97 2.3" verbatim="AC'97 2.3" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: " verbatim="" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce4-4x" verbatim="nForce4-4x" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: ck8-04" verbatim="CK8-04" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: october, 2004" verbatim="October, 2004" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939, 754" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 800 mhz" verbatim="HT 800 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: ac'97 2.3" verbatim="AC'97 2.3" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: " verbatim="" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce4" verbatim="nForce4" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: ck8-04" verbatim="CK8-04" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: october, 2004" verbatim="October, 2004" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939, 754" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 1 ghz" verbatim="HT 1 GHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 6 ports" verbatim="6 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: ac'97 2.3" verbatim="AC'97 2.3" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: " verbatim="" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce4 ultra" verbatim="nForce4 Ultra" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: ck8-04" verbatim="CK8-04" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: october, 2004" verbatim="October, 2004" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939, 754" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 1 ghz" verbatim="HT 1 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: no" verbatim="No" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: ac'97 2.3" verbatim="AC'97 2.3" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: same chipset as nforce4 sli but with some resistor" verbatim="Same chipset as nForce4 SLI but with some resistors removed thus disabling SLI" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce4 sli" verbatim="nForce4 SLI" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: ck8-04" verbatim="CK8-04" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: october, 2004" verbatim="October, 2004" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939, 754" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht 1 ghz" verbatim="HT 1 GHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: x8+x8" verbatim="x8+x8" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: 6 ports" verbatim="6 Ports" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: ac'97 2.3" verbatim="AC'97 2.3" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: " verbatim="" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: " verbatim="" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce4 sli x16" verbatim="nForce4 SLI X16" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: crush51 + ck8-04" verbatim="Crush51 + CK8-04" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: november, 2005" verbatim="November, 2005" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: athlon 64 fx, athlon 64 x2, athlon 64, sempron 64 " verbatim="Athlon 64 FX, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket 939" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: ht 1 ghz" verbatim="HT 1 GHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: 1.0a 38 lanes" verbatim="1.0a&#xA;38 lanes" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: x16+x16" verbatim="x16+x16" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: 6 ports" verbatim="6 Ports" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: ac'97 2.3" verbatim="AC'97 2.3" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: " verbatim="" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: " verbatim="" row="5" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce4 ultra" verbatim="nForce4 Ultra" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: crush19 + mcp51" verbatim="Crush19 + MCP51" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: january 17, 2006" verbatim="January 17, 2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: pentium 4, pentium ee, pentium d, celeron d lga 77" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D&#xA;LGA 775" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1066 mhz" verbatim="1066 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce4 sli xe" verbatim="nForce4 SLI XE" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: crush19 + mcp51" verbatim="Crush19 + MCP51" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: january 17, 2006" verbatim="January 17, 2006" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: pentium 4, pentium ee, pentium d, celeron d lga 77" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D&#xA;LGA 775" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1066 mhz" verbatim="1066 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: x8+x8" verbatim="x8+x8" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 6 ports" verbatim="6 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce4 sli" verbatim="nForce4 SLI" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: crush19 + mcp04" verbatim="Crush19 + MCP04" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: april 5, 2005" verbatim="April 5, 2005" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: pentium 4, pentium ee, pentium d, celeron d lga 77" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D&#xA;LGA 775" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: 1066 mhz" verbatim="1066 MHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: x8+x8" verbatim="x8+x8" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: ac'97 2.3" verbatim="AC'97 2.3" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: " verbatim="" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,16: " verbatim="" row="3" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce4 sli x16" verbatim="nForce4 SLI X16" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: crush19 + mcp04" verbatim="Crush19 + MCP04" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: april 5, 2005" verbatim="April 5, 2005" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: pentium 4, pentium ee, pentium d, celeron d core2 " verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D&#xA;Core2 (unofficial, some MB)&#xA;LGA 775" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 1066 mhz" verbatim="1066 MHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 1.0a 40 lanes" verbatim="1.0a&#xA;40 lanes" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: x16+x16" verbatim="x16+x16" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 6 ports" verbatim="6 Ports" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: ac'97 2.3" verbatim="AC'97 2.3" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: " verbatim="" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,16: " verbatim="" row="4" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="nForce 400 (GeForce 6100/6150)">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 400" verbatim="nForce 400" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp61" verbatim="MCP61" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2006" verbatim="2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon 64 x2, athlon 64, sempron 64 socket am2, 93" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 1 ghz" verbatim="HT 1 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1.0a 2 lanes" verbatim="1.0a&#xA;2 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 2 ports 3.0gbit/s" verbatim="2 Ports 3.0Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: hda" verbatim="HDA" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: onboard geforce 6100" verbatim="Onboard GeForce 6100" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 405" verbatim="nForce 405" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp61" verbatim="MCP61" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2006" verbatim="2006" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: athlon 64 x2, athlon 64, sempron 64 socket am2, 93" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 1 ghz" verbatim="HT 1 GHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1.0a 10 lanes" verbatim="1.0a&#xA;10 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 6 ports" verbatim="6 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 2 ports 3.0gbit/s" verbatim="2 Ports 3.0Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 100 mbit/s" verbatim="100 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: hda" verbatim="HDA" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: onboard geforce 6100" verbatim="Onboard GeForce 6100" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 410" verbatim="nForce 410" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: mcp51" verbatim="MCP51" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2005" verbatim="2005" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: athlon 64 x2, athlon 64, sempron 64 socket am2, 93" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 1 ghz" verbatim="HT 1 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 1.0a 18 lanes" verbatim="1.0a&#xA;18 lanes" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: no" verbatim="No" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports 3.0gbit/s" verbatim="2 Ports 3.0Gbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 100 mbit/s" verbatim="100 Mbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: hda" verbatim="HDA" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: " verbatim="" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 430" verbatim="nForce 430" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: mcp51" verbatim="MCP51" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: 2005" verbatim="2005" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: athlon 64 x2, athlon 64, sempron 64 socket am2, 93" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2, 939" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht 1 ghz" verbatim="HT 1 GHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 1.0a 18 lanes" verbatim="1.0a&#xA;18 lanes" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: no" verbatim="No" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: 6 ports" verbatim="6 Ports" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: hda" verbatim="HDA" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: " verbatim="" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: " verbatim="" row="4" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 500" verbatim="nForce 500" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: ck8-04" verbatim="CK8-04" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2006" verbatim="2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 1 ghz" verbatim="HT 1 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: ac'97 2.3" verbatim="AC'97 2.3" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: " verbatim="" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: rebranded nforce4" verbatim="Rebranded nForce4" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 500 ultra" verbatim="nForce 500 Ultra" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: ck8-04" verbatim="CK8-04" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2006" verbatim="2006" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 1 ghz" verbatim="HT 1 GHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: ac'97 2.3" verbatim="AC'97 2.3" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: " verbatim="" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: rebranded nforce4 ultra" verbatim="Rebranded nForce4 Ultra" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 500 sli" verbatim="nForce 500 SLI" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: ck8-04" verbatim="CK8-04" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2006" verbatim="2006" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 1 ghz" verbatim="HT 1 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: x8+x8" verbatim="x8+x8" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: ac'97 2.3" verbatim="AC'97 2.3" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: rebranded nforce4 sli" verbatim="Rebranded nForce4 SLI" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 510" verbatim="nForce 510" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: mcp51" verbatim="MCP51" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: 2006" verbatim="2006" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht 1 ghz" verbatim="HT 1 GHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: no" verbatim="No" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 2 ports 3.0gbit/s" verbatim="2 Ports 3.0Gbit/s" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 100 mbit/s" verbatim="100 Mbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: hda" verbatim="HDA" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: " verbatim="" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: " verbatim="" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce 520 le" verbatim="nForce 520 LE" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: mcp65" verbatim="MCP65" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: 2007" verbatim="2007" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: ht 1 ghz" verbatim="HT 1 GHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: no" verbatim="No" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 2 ports 3.0gbit/s" verbatim="2 Ports 3.0Gbit/s" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 100 mbit/s" verbatim="100 Mbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: hda" verbatim="HDA" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: " verbatim="" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: " verbatim="" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce 520" verbatim="nForce 520" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: mcp65" verbatim="MCP65" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: 2007" verbatim="2007" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: ht 1 ghz" verbatim="HT 1 GHz" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: no" verbatim="No" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 100 mbit/s" verbatim="100 Mbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: hda" verbatim="HDA" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: " verbatim="" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: " verbatim="" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,0: nforce 550" verbatim="nForce 550" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: mcp55" verbatim="MCP55" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: march 7, 2006" verbatim="March 7, 2006" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="7" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: " verbatim="" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,5: ht 1 ghz" verbatim="HT 1 GHz" row="7" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="7" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: no" verbatim="No" row="7" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,8: 5 ports" verbatim="5 Ports" row="7" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="7" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="7" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="7" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="7" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,13: hda" verbatim="HDA" row="7" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,14: " verbatim="" row="7" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,15: " verbatim="" row="7" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,0: nforce 560" verbatim="nForce 560" row="8" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: mcp65" verbatim="MCP65" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,2: 2007" verbatim="2007" row="8" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="8" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,4: " verbatim="" row="8" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,5: ht 1 ghz" verbatim="HT 1 GHz" row="8" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,6: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="8" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,7: no" verbatim="No" row="8" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,8: 5 ports" verbatim="5 Ports" row="8" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="8" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="8" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="8" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="8" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,13: hda" verbatim="HDA" row="8" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,14: " verbatim="" row="8" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,15: same chipset as nforce 570 lt sli but with some re" verbatim="Same chipset as nForce 570 LT SLI but with some resistors removed thus disabling SLI" row="8" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,0: nforce 560 sli" verbatim="nForce 560 SLI" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: ck8-04" verbatim="CK8-04" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,2: 2007" verbatim="2007" row="9" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="9" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,4: " verbatim="" row="9" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,5: ht 1 ghz" verbatim="HT 1 GHz" row="9" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="9" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,7: x8+x8" verbatim="x8+x8" row="9" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,8: 5 ports" verbatim="5 Ports" row="9" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="9" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="9" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="9" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="9" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,13: ac'97 2.3" verbatim="AC'97 2.3" row="9" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,14: " verbatim="" row="9" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,15: rebranded nforce4 sli" verbatim="Rebranded nForce4 SLI" row="9" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,0: nforce 570 lt sli" verbatim="nForce 570 LT SLI" row="10" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,1: mcp65" verbatim="MCP65" row="10" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,2: 2007" verbatim="2007" row="10" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="10" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,4: " verbatim="" row="10" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,5: ht 1 ghz" verbatim="HT 1 GHz" row="10" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,6: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="10" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,7: x8+x8" verbatim="x8+x8" row="10" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,8: 5 ports" verbatim="5 Ports" row="10" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="10" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="10" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="10" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="10" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,13: hda" verbatim="HDA" row="10" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,14: " verbatim="" row="10" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,15: " verbatim="" row="10" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,0: nforce 570 ultra" verbatim="nForce 570 Ultra" row="11" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,1: mcp55" verbatim="MCP55" row="11" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,2: march 7, 2006" verbatim="March 7, 2006" row="11" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="11" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,4: " verbatim="" row="11" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,5: ht 1 ghz" verbatim="HT 1 GHz" row="11" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,6: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="11" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,7: no" verbatim="No" row="11" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,8: 5 ports" verbatim="5 Ports" row="11" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="11" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="11" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="11" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,12: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="11" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,13: hda" verbatim="HDA" row="11" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,14: " verbatim="" row="11" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="11,15: " verbatim="" row="11" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,0: nforce 570 sli" verbatim="nForce 570 SLI" row="12" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,1: mcp55" verbatim="MCP55" row="12" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,2: march 7, 2006" verbatim="March 7, 2006" row="12" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="12" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,4: " verbatim="" row="12" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,5: ht 1 ghz" verbatim="HT 1 GHz" row="12" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,6: 1.0a 28 lanes" verbatim="1.0a&#xA;28 lanes" row="12" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,7: x8+x8" verbatim="x8+x8" row="12" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,8: 5 ports" verbatim="5 Ports" row="12" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="12" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="12" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="12" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,12: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="12" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,13: hda" verbatim="HDA" row="12" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,14: " verbatim="" row="12" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="12,15: " verbatim="" row="12" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,0: nforce 590 sli" verbatim="nForce 590 SLI" row="13" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,1: crush51 + mcp55" verbatim="Crush51 + MCP55" row="13" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,2: march 7, 2006" verbatim="March 7, 2006" row="13" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="13" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,4: " verbatim="" row="13" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,5: ht 1 ghz" verbatim="HT 1 GHz" row="13" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,6: 1.0a 46 lanes" verbatim="1.0a&#xA;46 lanes" row="13" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,7: x16+x16" verbatim="x16+x16" row="13" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,8: 5 ports" verbatim="5 Ports" row="13" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,9: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="13" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="13" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="13" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,12: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="13" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,13: hda" verbatim="HDA" row="13" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,14: " verbatim="" row="13" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="13,15: " verbatim="" row="13" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 570 sli" verbatim="nForce 570 SLI" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: crush51 + mcp51" verbatim="Crush51 + MCP51" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2006" verbatim="2006" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1066 mhz" verbatim="1066 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 1.0a 20 lanes" verbatim="1.0a&#xA;20 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 590 sli" verbatim="nForce 590 SLI" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: crush51 + mcp55" verbatim="Crush51 + MCP55" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2006" verbatim="2006" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1066 mhz" verbatim="1066 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr2-666 dual channel" verbatim="DDR2-666&#xA;dual channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 1.0a 48 lanes" verbatim="1.0a&#xA;48 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: x16+x16" verbatim="x16+x16" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 630a" verbatim="nForce 630a" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp68" verbatim="MCP68" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: september, 2007" verbatim="September, 2007" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: athlon 64 x2, athlon 64, sempron 64 socket am2" verbatim="Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 1 ghz" verbatim="HT 1 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: hda" verbatim="HDA" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: onboard geforce 7025/7050" verbatim="Onboard GeForce 7025/7050" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 680a sli" verbatim="nForce 680a SLI" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: 2*mcp55" verbatim="2*MCP55" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: december 6, 2006" verbatim="December 6, 2006" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: amd dual dual-core socket f" verbatim="AMD Dual Dual-core Socket F" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 1 ghz *2" verbatim="HT 1 GHz *2" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 1.0a 56 lanes" verbatim="1.0a&#xA;56 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: x16+x16+x8+x8" verbatim="x16+x16+x8+x8" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 20 ports rev 2.0" verbatim="20 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 12 ports 3.0gbit/s" verbatim="12 Ports 3.0Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 4*1000 mbit/s" verbatim="4*1000 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: hda" verbatim="HDA" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: " verbatim="" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: for dual-socket systems" verbatim="For dual-socket systems" row="2" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 610i" verbatim="nForce 610i" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp73" verbatim="MCP73" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2007" verbatim="2007" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1066 mhz" verbatim="1066 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr2-666 single channel" verbatim="DDR2-666&#xA;single channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 1.1 18 lanes" verbatim="1.1&#xA;18 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: onboard geforce 7050" verbatim="Onboard GeForce 7050" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: supports quad core and 45nm cpus" verbatim="Supports quad core and 45nm CPUs" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 630i" verbatim="nForce 630i" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp73" verbatim="MCP73" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2007" verbatim="2007" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1333 mhz" verbatim="1333 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr2-800 single channel" verbatim="DDR2-800&#xA;single channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 1.1 18 lanes" verbatim="1.1&#xA;18 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: no" verbatim="No" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: onboard geforce 7100/7150" verbatim="Onboard GeForce 7100/7150" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: supports quad core and 45nm cpus" verbatim="Supports quad core and 45nm CPUs" row="2" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 650i ultra" verbatim="nForce 650i Ultra" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: crush55 + mcp51" verbatim="Crush55 + MCP51" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2006" verbatim="2006" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: 1333 mhz" verbatim="1333 MHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 1.1 18 lanes" verbatim="1.1&#xA;18 lanes" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: no" verbatim="No" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: hda" verbatim="HDA" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: " verbatim="" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,16: " verbatim="" row="3" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 650i sli" verbatim="nForce 650i SLI" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: crush55 + mcp51" verbatim="Crush55 + MCP51" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: 2006" verbatim="2006" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2&#xA;LGA 775" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 1333 mhz" verbatim="1333 MHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 1.1 18 lanes" verbatim="1.1&#xA;18 lanes" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: x8+x8" verbatim="x8+x8" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: hda" verbatim="HDA" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: " verbatim="" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,16: " verbatim="" row="4" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce 680i lt sli" verbatim="nForce 680i LT SLI" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: crush55 + mcp55" verbatim="Crush55 + MCP55" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: march 26, 2007" verbatim="March 26, 2007" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2, Core2EE&#xA;LGA 775" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: 1333 mhz" verbatim="1333 MHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: 1.1 46 lanes" verbatim="1.1&#xA;46 lanes" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: x16+x16" verbatim="x16+x16" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: hda" verbatim="HDA" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: " verbatim="" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,16: " verbatim="" row="5" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce 680i sli" verbatim="nForce 680i SLI" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: crush55 + mcp55" verbatim="Crush55 + MCP55" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: november 8, 2006" verbatim="November 8, 2006" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: pentium 4, pentium ee, pentium d, celeron d, core2" verbatim="Pentium 4, Pentium EE, Pentium D, Celeron D, Core2, Core2EE&#xA;LGA 775" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: 1333 mhz" verbatim="1333 MHz" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: 1.1 46 lanes" verbatim="1.1&#xA;46 lanes" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: x16+x16 x8+x8+x8" verbatim="x16+x16&#xA;x8+x8+x8" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: hda" verbatim="HDA" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: " verbatim="" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,16: unofficial support ddr2-1066" verbatim="Unofficial support DDR2-1066" row="6" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 710a" verbatim="nForce 710a" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp78" verbatim="MCP78" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2008" verbatim="2008" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: hda" verbatim="HDA" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: " verbatim="" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 720a" verbatim="nForce 720a" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp78" verbatim="MCP78" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2008" verbatim="2008" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: hda" verbatim="HDA" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: onboard geforce 8100" verbatim="Onboard GeForce 8100" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 720d" verbatim="nForce 720d" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: mcp78" verbatim="MCP78" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2008" verbatim="2008" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: no" verbatim="No" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: hda" verbatim="HDA" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: " verbatim="" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: rebranded nforce 710a" verbatim="Rebranded nForce 710a" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 730a" verbatim="nForce 730a" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: mcp72" verbatim="MCP72" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: may 2008" verbatim="May 2008" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: no" verbatim="No" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: hda" verbatim="HDA" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: onboard geforce 8200" verbatim="Onboard GeForce 8200" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: hybrid with igp" verbatim="Hybrid with IGP" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce 740a sli" verbatim="nForce 740a SLI" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: mcp72" verbatim="MCP72" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: may 2008" verbatim="May 2008" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: x8+x8" verbatim="x8+x8" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: hda" verbatim="HDA" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: " verbatim="" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: " verbatim="" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce 750a sli" verbatim="nForce 750a SLI" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: mcp72" verbatim="MCP72" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: may 2008" verbatim="May 2008" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: 2.0 18 lanes" verbatim="2.0&#xA;18 lanes" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: x8+x8" verbatim="x8+x8" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: hda" verbatim="HDA" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: onboard geforce 8200" verbatim="Onboard GeForce 8200" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: hybrid with igp" verbatim="Hybrid with IGP" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,0: nforce 780a sli" verbatim="nForce 780a SLI" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: mcp72 + nforce200" verbatim="MCP72 + nForce200" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: may 2008" verbatim="May 2008" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="7" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: " verbatim="" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="7" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,6: 2.0 51 lanes" verbatim="2.0&#xA;51 lanes" row="7" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,7: x16+x16 x16+x16+x8 x8+x8+x8" verbatim="x16+x16&#xA;x16+x16+x8&#xA;x8+x8+x8" row="7" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,8: 5 ports" verbatim="5 Ports" row="7" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="7" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="7" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="7" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="7" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,13: hda" verbatim="HDA" row="7" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,14: onboard geforce 8200" verbatim="Onboard GeForce 8200" row="7" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,15: hybrid with igp" verbatim="Hybrid with IGP" row="7" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 730i" verbatim="nForce 730i" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp7a" verbatim="MCP7A" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: october 16, 2008" verbatim="October 16, 2008" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1333 mhz" verbatim="1333 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr3-1333 dual channel" verbatim="DDR3-1333&#xA;dual channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: onboard geforce 9300" verbatim="Onboard GeForce 9300" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce 740i sli" verbatim="nForce 740i SLI" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp7a" verbatim="MCP7A" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: october 16, 2008" verbatim="October 16, 2008" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1333 mhz" verbatim="1333 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr3-1333 dual channel" verbatim="DDR3-1333&#xA;dual channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: x8+x8" verbatim="x8+x8" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 750i sli" verbatim="nForce 750i SLI" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: crush72 + mcp51 + nforce200" verbatim="Crush72 + MCP51 + nForce200" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2007" verbatim="2007" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 90nm" verbatim="90nm" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: 1333 mhz" verbatim="1333 MHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 2.0 24 lanes 1.1 2 lanes" verbatim="2.0&#xA;24 lanes&#xA;1.1&#xA;2 lanes" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: x8+x8" verbatim="x8+x8" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: hda" verbatim="HDA" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: " verbatim="" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,16: unofficial support ddr2-1066" verbatim="Unofficial support DDR2-1066" row="3" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 760i sli" verbatim="nForce 760i SLI" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: mcp7a" verbatim="MCP7A" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: october 16, 2008" verbatim="October 16, 2008" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: 1333 mhz" verbatim="1333 MHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: ddr3-1333 dual channel" verbatim="DDR3-1333&#xA;dual channel" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: x8+x8" verbatim="x8+x8" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: hda" verbatim="HDA" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: onboard geforce 9300" verbatim="Onboard GeForce 9300" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,16: " verbatim="" row="4" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce 780i sli" verbatim="nForce 780i SLI" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: crush72 + mcp55 + nforce200" verbatim="Crush72 + MCP55 + nForce200" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: december 17, 2007" verbatim="December 17, 2007" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: 90nm" verbatim="90nm" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: 1333 mhz" verbatim="1333 MHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: ddr2-800 dual channel" verbatim="DDR2-800&#xA;dual channel" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: 2.0 32 lanes 1.1 30 lanes" verbatim="2.0&#xA;32 lanes&#xA;1.1&#xA;30 lanes" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: x16+x16+x16" verbatim="x16+x16+x16" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: hda" verbatim="HDA" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: " verbatim="" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,16: unofficial support ddr2-1066" verbatim="Unofficial support DDR2-1066" row="5" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce 790i sli" verbatim="nForce 790i SLI" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: crush73 + mcp55" verbatim="Crush73 + MCP55" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: march 2008" verbatim="March 2008" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: intel core2, pentium dual-core, celeron compatible" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;Compatible with Intel 05B/05A/06 processors" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: 45nm" verbatim="45nm" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: 1600 mhz" verbatim="1600 MHz" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: ddr3-1333 dual channel, up to 8 gb" verbatim="DDR3-1333&#xA;dual channel, up to 8 GB" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: 2.0 32 lanes 1.1 28 lanes" verbatim="2.0&#xA;32 lanes&#xA;1.1&#xA;28 lanes" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: x16+x16+x16" verbatim="x16+x16+x16" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: hda" verbatim="HDA" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: " verbatim="" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,16: compatible with intel 05b/05a/06 processors" verbatim="Compatible with Intel 05B/05A/06 processors" row="6" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: geforce 8100" verbatim="GeForce 8100" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp78" verbatim="MCP78" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2008" verbatim="2008" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2.0 19 lanes" verbatim="2.0&#xA;19 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: hda" verbatim="HDA" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: onboard geforce 8100" verbatim="Onboard GeForce 8100" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: geforce 8200" verbatim="GeForce 8200" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp78" verbatim="MCP78" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2008" verbatim="2008" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: 2.0 19 lanes" verbatim="2.0&#xA;19 lanes" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: hda" verbatim="HDA" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: onboard geforce 8200" verbatim="Onboard GeForce 8200" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: geforce 8300" verbatim="GeForce 8300" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: mcp78" verbatim="MCP78" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2008" verbatim="2008" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: phenom, athlon 64 x2, athlon 64, sempron 64 socket" verbatim="Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM2+" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: 2.0 19 lanes" verbatim="2.0&#xA;19 lanes" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: no" verbatim="No" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: hda" verbatim="HDA" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: onboard geforce 8300" verbatim="Onboard GeForce 8300" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: " verbatim="" row="3" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: geforce 9300" verbatim="GeForce 9300" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp7a" verbatim="MCP7A" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: october 2008" verbatim="October 2008" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1333 mhz" verbatim="1333 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr3-1333 dual channel" verbatim="DDR3-1333&#xA;dual channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: no" verbatim="No" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: onboard geforce 9300" verbatim="Onboard GeForce 9300" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: geforce 9400" verbatim="GeForce 9400" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: mcp7a" verbatim="MCP7A" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: october 2008" verbatim="October 2008" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: intel core2, pentium dual-core, celeron lga 775" verbatim="Intel Core2, Pentium Dual-Core, Celeron&#xA;LGA 775" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1333 mhz" verbatim="1333 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr3-1333 dual channel" verbatim="DDR3-1333&#xA;dual channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: no" verbatim="No" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: no" verbatim="No" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: onboard geforce 9400" verbatim="Onboard GeForce 9400" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="nForce 900">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: pci-express" verbatim="PCI-Express" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: sli" verbatim="SLI" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: pci" verbatim="PCI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: usb" verbatim="USB" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: pata" verbatim="PATA" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: sata" verbatim="SATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: lan" verbatim="LAN" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: sound" verbatim="Sound" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: features" verbatim="Features" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: notes" verbatim="Notes" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce 980a sli" verbatim="nForce 980a SLI" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: mcp72 + nforce200" verbatim="MCP72 + nForce200" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2009" verbatim="2009" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: phenom ii, athlon ii, phenom, athlon 64 x2, athlon" verbatim="Phenom II, Athlon II, Phenom, Athlon 64 X2, Athlon 64, Sempron 64&#xA;Socket AM3" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: 2.0 51 lanes" verbatim="2.0&#xA;51 lanes" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: x16+x16 x16+x16+x8 x8+x8+x8" verbatim="x16+x16&#xA;x16+x16+x8&#xA;x8+x8+x8" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: hda" verbatim="HDA" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: onboard geforce 8200 purevideo hd, geforceboost, h" verbatim="Onboard GeForce 8200&#xA;PureVideo HD, GeForceBoost, HybridPower, SLI-Memory Ready, FirstPacket" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: rebranded nforce 780a sli" verbatim="Rebranded nForce 780a SLI" row="1" rowspan="1" column="15" colspan="1"/>
  </matrices>
  <matrices name="nForce Professional">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: agp" verbatim="AGP" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce3 professional 150/250" verbatim="nForce3 Professional 150/250" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: ck8" verbatim="CK8" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 08/2003" verbatim="08/2003" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: amd opteron" verbatim="AMD Opteron" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 150nm" verbatim="150nm" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 1.0 1.6 ghz" verbatim="HT 1.0&#xA;1.6 GHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: agp 3.0 533 mt/s" verbatim="AGP 3.0 533 MT/s" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 4 ports 1.5gbit/s" verbatim="4 Ports 1.5Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: ac'97 2.1" verbatim="AC'97 2.1" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: mediashield" verbatim="MediaShield" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce professional 2200 mcp" verbatim="nForce Professional 2200 MCP" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: ck8-04" verbatim="CK8-04" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 01/2005" verbatim="01/2005" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: amd opteron" verbatim="AMD Opteron" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 150nm" verbatim="150nm" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 1 ghz 2000 mt/s" verbatim="HT 1 GHz&#xA;2000 MT/s" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: no" verbatim="No" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 1.0a 20 lanes, 4 links flexible x16: 2 slots" verbatim="1.0a&#xA;20 lanes, 4 links flexible x16: 2 slots" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: x8+x8" verbatim="x8+x8" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: ac'97 2.3" verbatim="AC'97 2.3" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: mediashield raid 0,1,0+1,5" verbatim="MediaShield&#xA;RAID 0,1,0+1,5" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce professional 2200 and 2050" verbatim="nForce Professional 2200 and 2050" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: ck8-04" verbatim="CK8-04" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 01/2005" verbatim="01/2005" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: amd opteron" verbatim="AMD Opteron" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 150nm" verbatim="150nm" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 1 ghz 2000 mt/s" verbatim="HT 1 GHz&#xA;2000 MT/s" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: no" verbatim="No" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 1.0a 40 lanes, 8 links flexible x16: 2 slots" verbatim="1.0a&#xA;40 lanes, 8 links flexible x16: 2 slots" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: x16+x16" verbatim="x16+x16" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 5 ports" verbatim="5 Ports" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 8 ports 3.0gbit/s" verbatim="8 Ports 3.0Gbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: ac'97 2.3" verbatim="AC'97 2.3" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: mediashield raid 0,1,0+1,5" verbatim="MediaShield&#xA;RAID 0,1,0+1,5" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,16: " verbatim="" row="3" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce professional 3400 mcp" verbatim="nForce Professional 3400 MCP" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: mcp55 pro" verbatim="MCP55 Pro" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: 2006" verbatim="2006" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: amd opteron" verbatim="AMD Opteron" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht 1 ghz 2000 mt/s" verbatim="HT 1 GHz&#xA;2000 MT/s" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: no" verbatim="No" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 1.0a 28 lanes, 6 links fixed x16: 2 slots" verbatim="1.0a&#xA;28 lanes, 6 links fixed x16: 2 slots" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: x8+x8" verbatim="x8+x8" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: hda" verbatim="HDA" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: mediashield raid 0,1,0+1,5" verbatim="MediaShield&#xA;RAID 0,1,0+1,5" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,16: " verbatim="" row="4" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce professional 3600 mcp" verbatim="nForce Professional 3600 MCP" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: mcp55 pro" verbatim="MCP55 Pro" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: 2006" verbatim="2006" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: amd opteron" verbatim="AMD Opteron" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: ht 1 ghz 2000 mt/s" verbatim="HT 1 GHz&#xA;2000 MT/s" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: no" verbatim="No" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: 1.0a 28 lanes, 6 links fixed x16: 2 slots" verbatim="1.0a&#xA;28 lanes, 6 links fixed x16: 2 slots" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: x8+x8" verbatim="x8+x8" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: 2*1000 mbit/s" verbatim="2*1000 Mbit/s" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: hda" verbatim="HDA" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: mediashield raid 0,1,0+1,5" verbatim="MediaShield&#xA;RAID 0,1,0+1,5" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,16: " verbatim="" row="5" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce professional 3600 and 3050" verbatim="nForce Professional 3600 and 3050" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: mcp55 pro" verbatim="MCP55 Pro" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: 2006" verbatim="2006" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: amd opteron" verbatim="AMD Opteron" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: ht 1 ghz 2000 mt/s" verbatim="HT 1 GHz&#xA;2000 MT/s" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: no" verbatim="No" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: 1.0a 56 lanes, 12 links flexible x16: 2 slots" verbatim="1.0a&#xA;56 lanes, 12 links flexible x16: 2 slots" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: x16+x16" verbatim="x16+x16" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 12 ports 3.0gbit/s" verbatim="12 Ports 3.0Gbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: 4*1000 mbit/s" verbatim="4*1000 Mbit/s" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: hda" verbatim="HDA" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: mediashield raid 0,1,0+1,5" verbatim="MediaShield&#xA;RAID 0,1,0+1,5" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,16: " verbatim="" row="6" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="For AMD processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: agp" verbatim="AGP" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: nforce3 go 120" verbatim="nForce3 Go 120" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: " verbatim="" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2003" verbatim="2003" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: turion 64" verbatim="Turion 64" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: ht 400 mhz" verbatim="HT 400 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: agp4x" verbatim="AGP4X" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: no" verbatim="No" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 6 ports" verbatim="6 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 6 ports rev 2.0" verbatim="6 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: no" verbatim="No" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 100 mbit/s" verbatim="100 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: ac'97 2.1" verbatim="AC'97 2.1" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: " verbatim="" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: nforce3 go 150" verbatim="nForce3 Go 150" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: " verbatim="" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2003" verbatim="2003" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: turion 64" verbatim="Turion 64" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: ht 600 mhz" verbatim="HT 600 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: agp8x" verbatim="AGP8X" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: no" verbatim="No" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: no" verbatim="No" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 6 ports" verbatim="6 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 6 ports rev 2.0" verbatim="6 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: 3 ports udma 133" verbatim="3 Ports UDMA 133" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: no" verbatim="No" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: ac'97 2.1" verbatim="AC'97 2.1" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: " verbatim="" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: nforce 430 go" verbatim="nForce 430 Go" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: " verbatim="" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: 2005" verbatim="2005" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: turion 64, sempron 64" verbatim="Turion 64, Sempron 64" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: " verbatim="" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,5: ht 800 mhz" verbatim="HT 800 MHz" row="3" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,6: no" verbatim="No" row="3" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,7: 1.0a 18 lanes" verbatim="1.0a&#xA;18 lanes" row="3" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,8: no" verbatim="No" row="3" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,9: 6 ports" verbatim="6 Ports" row="3" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,10: 8 ports rev 2.0" verbatim="8 Ports Rev 2.0" row="3" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,11: 2 ports udma 133" verbatim="2 Ports UDMA 133" row="3" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="3" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="3" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,14: hda" verbatim="HDA" row="3" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,15: raid 0,1,0+1,5" verbatim="RAID 0,1,0+1,5" row="3" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,16: " verbatim="" row="3" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: nforce 610m" verbatim="nForce 610m" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: " verbatim="" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: 2007" verbatim="2007" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: turion 64, sempron 64" verbatim="Turion 64, Sempron 64" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: " verbatim="" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,5: ht 1 ghz" verbatim="HT 1 GHz" row="4" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,6: no" verbatim="No" row="4" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,7: 1.1 4 lanes" verbatim="1.1&#xA;4 lanes" row="4" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,8: no" verbatim="No" row="4" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,9: 5 ports" verbatim="5 Ports" row="4" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="4" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="4" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="4" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,13: 100 mbit/s" verbatim="100 Mbit/s" row="4" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,14: hda" verbatim="HDA" row="4" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,15: onboard geforce 7000m" verbatim="Onboard GeForce 7000M" row="4" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,16: " verbatim="" row="4" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: nforce 630m" verbatim="nForce 630m" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: " verbatim="" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: 2007" verbatim="2007" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: turion 64, sempron 64" verbatim="Turion 64, Sempron 64" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: " verbatim="" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,5: ht 1 ghz" verbatim="HT 1 GHz" row="5" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,6: no" verbatim="No" row="5" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,7: 1.1 20 lanes" verbatim="1.1&#xA;20 lanes" row="5" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,8: no" verbatim="No" row="5" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,9: 5 ports" verbatim="5 Ports" row="5" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="5" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,11: 1 ports udma 133" verbatim="1 Ports UDMA 133" row="5" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="5" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="5" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,14: hda" verbatim="HDA" row="5" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,15: onboard geforce 7150m" verbatim="Onboard GeForce 7150M" row="5" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,16: " verbatim="" row="5" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: nforce 8200m" verbatim="nForce 8200M" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: " verbatim="" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: 2008" verbatim="2008" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: turion 64, sempron 64" verbatim="Turion 64, Sempron 64" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: " verbatim="" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,5: ht3.0 2.6 ghz" verbatim="HT3.0 2.6 GHz" row="6" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,6: no" verbatim="No" row="6" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,7: 2.0 4 lanes" verbatim="2.0&#xA;4 lanes" row="6" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,8: no" verbatim="No" row="6" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,9: 5 ports" verbatim="5 Ports" row="6" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,10: 10 ports rev 2.0" verbatim="10 Ports Rev 2.0" row="6" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,11: no" verbatim="No" row="6" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="6" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="6" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,14: hda" verbatim="HDA" row="6" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,15: onboard geforce 8200m" verbatim="Onboard GeForce 8200M" row="6" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,16: " verbatim="" row="6" rowspan="1" column="16" colspan="1"/>
  </matrices>
  <matrices name="For Intel processors">
    <cells xsi:type="pcmmm:Header" name="0,0: model" verbatim="Model" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: code name" verbatim="Code Name" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: release date" verbatim="Release Date" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: processors supported" verbatim="Processors Supported" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: fabrication process (nm)" verbatim="Fabrication&#xA;process (nm)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,5: fsb/ht frequency (mhz)" verbatim="FSB/HT&#xA;Frequency (MHz)" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,6: memory" verbatim="Memory" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,7: pci-express" verbatim="PCI-Express" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,8: sli" verbatim="SLI" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,9: pci" verbatim="PCI" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,10: usb" verbatim="USB" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,11: pata" verbatim="PATA" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,12: sata" verbatim="SATA" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,13: lan" verbatim="LAN" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,14: sound" verbatim="Sound" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,15: features" verbatim="Features" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,16: notes" verbatim="Notes" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: geforce 9100m" verbatim="GeForce 9100M" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: " verbatim="" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: 2008" verbatim="2008" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: core2 mobile, celeron mobile" verbatim="Core2 Mobile, Celeron Mobile" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: " verbatim="" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,5: 1066 mhz" verbatim="1066 MHz" row="1" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,6: ddr3-1066 dual channel" verbatim="DDR3-1066&#xA;dual channel" row="1" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="1" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,8: no" verbatim="No" row="1" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,9: 5 ports" verbatim="5 Ports" row="1" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="1" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,11: no" verbatim="No" row="1" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,12: 4 ports 3.0gbit/s" verbatim="4 Ports 3.0Gbit/s" row="1" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="1" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,14: hda" verbatim="HDA" row="1" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,15: onboard geforce 9100m" verbatim="Onboard GeForce 9100M" row="1" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,16: " verbatim="" row="1" rowspan="1" column="16" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: geforce 9400m" verbatim="GeForce 9400M" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: " verbatim="" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 2008" verbatim="2008" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: core2 mobile, celeron mobile" verbatim="Core2 Mobile, Celeron Mobile" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: " verbatim="" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,5: 1066 mhz" verbatim="1066 MHz" row="2" rowspan="1" column="5" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,6: ddr3-1066 dual channel" verbatim="DDR3-1066&#xA;dual channel" row="2" rowspan="1" column="6" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,7: 2.0 20 lanes" verbatim="2.0&#xA;20 lanes" row="2" rowspan="1" column="7" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,8: x8+x8" verbatim="x8+x8" row="2" rowspan="1" column="8" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,9: 5 ports" verbatim="5 Ports" row="2" rowspan="1" column="9" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,10: 12 ports rev 2.0" verbatim="12 Ports Rev 2.0" row="2" rowspan="1" column="10" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,11: no" verbatim="No" row="2" rowspan="1" column="11" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,12: 6 ports 3.0gbit/s" verbatim="6 Ports 3.0Gbit/s" row="2" rowspan="1" column="12" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,13: 1000 mbit/s" verbatim="1000 Mbit/s" row="2" rowspan="1" column="13" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,14: hda" verbatim="HDA" row="2" rowspan="1" column="14" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,15: onboard geforce 9400m" verbatim="Onboard GeForce 9400M" row="2" rowspan="1" column="15" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,16: " verbatim="" row="2" rowspan="1" column="16" colspan="1"/>
  </matrices>
</pcmmm:PCM>
