# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name buffer_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_0 \
    op interface \
    ports { buffer_0_address0 { O 4 vector } buffer_0_ce0 { O 1 bit } buffer_0_we0 { O 1 bit } buffer_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name buffer_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_1 \
    op interface \
    ports { buffer_1_address0 { O 4 vector } buffer_1_ce0 { O 1 bit } buffer_1_we0 { O 1 bit } buffer_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name buffer_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_2 \
    op interface \
    ports { buffer_2_address0 { O 4 vector } buffer_2_ce0 { O 1 bit } buffer_2_we0 { O 1 bit } buffer_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_3 \
    op interface \
    ports { buffer_3_address0 { O 4 vector } buffer_3_ce0 { O 1 bit } buffer_3_we0 { O 1 bit } buffer_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name buffer_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_4 \
    op interface \
    ports { buffer_4_address0 { O 4 vector } buffer_4_ce0 { O 1 bit } buffer_4_we0 { O 1 bit } buffer_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name buffer_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_5 \
    op interface \
    ports { buffer_5_address0 { O 4 vector } buffer_5_ce0 { O 1 bit } buffer_5_we0 { O 1 bit } buffer_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name buffer_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_6 \
    op interface \
    ports { buffer_6_address0 { O 4 vector } buffer_6_ce0 { O 1 bit } buffer_6_we0 { O 1 bit } buffer_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_7 \
    op interface \
    ports { buffer_7_address0 { O 4 vector } buffer_7_ce0 { O 1 bit } buffer_7_we0 { O 1 bit } buffer_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name buffer_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_8 \
    op interface \
    ports { buffer_8_address0 { O 4 vector } buffer_8_ce0 { O 1 bit } buffer_8_we0 { O 1 bit } buffer_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name buffer_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_9 \
    op interface \
    ports { buffer_9_address0 { O 4 vector } buffer_9_ce0 { O 1 bit } buffer_9_we0 { O 1 bit } buffer_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_9'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name src_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_V \
    op interface \
    ports { src_V_dout { I 32 vector } src_V_empty_n { I 1 bit } src_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name src_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_1_V \
    op interface \
    ports { src_1_V_dout { I 32 vector } src_1_V_empty_n { I 1 bit } src_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name src_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_2_V \
    op interface \
    ports { src_2_V_dout { I 32 vector } src_2_V_empty_n { I 1 bit } src_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name src_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_3_V \
    op interface \
    ports { src_3_V_dout { I 32 vector } src_3_V_empty_n { I 1 bit } src_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name src_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_4_V \
    op interface \
    ports { src_4_V_dout { I 32 vector } src_4_V_empty_n { I 1 bit } src_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name src_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_5_V \
    op interface \
    ports { src_5_V_dout { I 32 vector } src_5_V_empty_n { I 1 bit } src_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name src_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_6_V \
    op interface \
    ports { src_6_V_dout { I 32 vector } src_6_V_empty_n { I 1 bit } src_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name src_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_7_V \
    op interface \
    ports { src_7_V_dout { I 32 vector } src_7_V_empty_n { I 1 bit } src_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name src_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_8_V \
    op interface \
    ports { src_8_V_dout { I 32 vector } src_8_V_empty_n { I 1 bit } src_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name src_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_9_V \
    op interface \
    ports { src_9_V_dout { I 32 vector } src_9_V_empty_n { I 1 bit } src_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name enable \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_enable \
    op interface \
    ports { enable { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


