{
	"route__net": 568,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 114,
	"route__wirelength__iter:1": 12597,
	"route__drc_errors__iter:2": 31,
	"route__wirelength__iter:2": 12575,
	"route__drc_errors__iter:3": 7,
	"route__wirelength__iter:3": 12496,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 12489,
	"route__drc_errors": 0,
	"route__wirelength": 12489,
	"route__vias": 3781,
	"route__vias__singlecut": 3781,
	"route__vias__multicut": 0,
	"design__io": 27,
	"design__die__area": 17880.4,
	"design__core__area": 13719.4,
	"design__instance__count": 749,
	"design__instance__area": 7193.15,
	"design__instance__count__stdcell": 749,
	"design__instance__area__stdcell": 7193.15,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.524305,
	"design__instance__utilization__stdcell": 0.524305,
	"design__instance__count__class:fill_cell": 86,
	"design__instance__count__class:tap_cell": 180,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 9,
	"design__instance__count__class:timing_repair_buffer": 114,
	"design__instance__count__class:inverter": 18,
	"design__instance__count__class:clock_inverter": 7,
	"design__instance__count__class:sequential_cell": 138,
	"design__instance__count__class:multi_input_combinational_cell": 281,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}