{"vcs1":{"timestamp_begin":1680120394.279405301, "rt":0.15, "ut":0.07, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680120393.885995842}
{"VCS_COMP_START_TIME": 1680120393.885995842}
{"VCS_COMP_END_TIME": 1680120394.484509424}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 321992}}
