<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2021.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>50.000</TargetClockPeriod>
    <AchievedClockPeriod>10.492</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>10.492</CP_FINAL>
    <CP_ROUTE>10.492</CP_ROUTE>
    <CP_SYNTH>7.508</CP_SYNTH>
    <CP_TARGET>50.000</CP_TARGET>
    <SLACK_FINAL>39.508</SLACK_FINAL>
    <SLACK_ROUTE>39.508</SLACK_ROUTE>
    <SLACK_SYNTH>42.492</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>39.508</WNS_FINAL>
    <WNS_ROUTE>39.508</WNS_ROUTE>
    <WNS_SYNTH>42.492</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>2</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>307</FF>
      <LATCH>0</LATCH>
      <LUT>923</LUT>
      <SLICE>250</SLICE>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="float_to_fixed_top" DISPNAME="inst" RTLNAME="float_to_fixed_top">
      <SubModules count="2">grp_float_to_fixed_top_Pipeline_1_fu_267 r_v_v_U</SubModules>
      <Resources BRAM="2" FF="307" LUT="923"/>
      <LocalResources FF="302" LUT="492"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_float_to_fixed_top_Pipeline_1_fu_267" DEPTH="1" TYPE="function" MODULENAME="float_to_fixed_top_Pipeline_1" DISPNAME="grp_float_to_fixed_top_Pipeline_1_fu_267" RTLNAME="float_to_fixed_top_float_to_fixed_top_Pipeline_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="5" LUT="16"/>
      <LocalResources FF="3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_float_to_fixed_top_Pipeline_1_fu_267/flow_control_loop_pipe_sequential_init_U" BINDMODULE="float_to_fixed_top_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="float_to_fixed_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/r_v_v_U" BINDMODULE="float_to_fixed_top_r_v_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="r_v_v_RAM_AUTO_1R1W" DISPNAME="r_v_v_U" RTLNAME="float_to_fixed_top_r_v_v_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="416"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="r_v_v_U" SOURCE="" URAM="0" VARIABLE="r_v_v"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="10.439" DATAPATH_LOGIC_DELAY="1.697" DATAPATH_NET_DELAY="8.742" ENDPOINT_PIN="select_ln1796_3_reg_1091_reg[11]/D" LOGIC_LEVELS="6" MAX_FANOUT="108" SLACK="39.508" STARTPOINT_PIN="s31_1_reg_896_reg[2]/C">
      <CELL NAME="s31_1_reg_896_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="277"/>
      <CELL NAME="zext_ln1799_reg_1066[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
      <CELL NAME="select_ln1796_3_reg_1091[12]_i_10" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="685"/>
      <CELL NAME="select_ln1796_3_reg_1091[12]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="685"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[11]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="701"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091_reg[11]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[11]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
      <CELL NAME="select_ln1796_3_reg_1091_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.984" DATAPATH_LOGIC_DELAY="1.463" DATAPATH_NET_DELAY="8.521" ENDPOINT_PIN="select_ln1796_3_reg_1091_reg[16]/D" LOGIC_LEVELS="6" MAX_FANOUT="108" SLACK="39.963" STARTPOINT_PIN="s31_1_reg_896_reg[2]/C">
      <CELL NAME="s31_1_reg_896_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="277"/>
      <CELL NAME="zext_ln1799_reg_1066[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
      <CELL NAME="select_ln1796_3_reg_1091[16]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="685"/>
      <CELL NAME="select_ln1796_3_reg_1091[16]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="685"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[16]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="701"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091_reg[16]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[16]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
      <CELL NAME="select_ln1796_3_reg_1091_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.943" DATAPATH_LOGIC_DELAY="1.666" DATAPATH_NET_DELAY="8.277" ENDPOINT_PIN="select_ln1796_3_reg_1091_reg[17]/D" LOGIC_LEVELS="6" MAX_FANOUT="108" SLACK="40.005" STARTPOINT_PIN="s31_1_reg_896_reg[2]/C">
      <CELL NAME="s31_1_reg_896_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="277"/>
      <CELL NAME="zext_ln1799_reg_1066[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
      <CELL NAME="select_ln1796_3_reg_1091[20]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="685"/>
      <CELL NAME="select_ln1796_3_reg_1091[18]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="685"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[17]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="701"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091_reg[17]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[17]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
      <CELL NAME="select_ln1796_3_reg_1091_reg[17]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.779" DATAPATH_LOGIC_DELAY="1.693" DATAPATH_NET_DELAY="8.086" ENDPOINT_PIN="select_ln1796_3_reg_1091_reg[21]/D" LOGIC_LEVELS="6" MAX_FANOUT="108" SLACK="40.169" STARTPOINT_PIN="s31_1_reg_896_reg[2]/C">
      <CELL NAME="s31_1_reg_896_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="277"/>
      <CELL NAME="zext_ln1799_reg_1066[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
      <CELL NAME="select_ln1796_3_reg_1091[21]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="685"/>
      <CELL NAME="select_ln1796_3_reg_1091[21]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="685"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[21]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="701"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091_reg[21]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[21]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
      <CELL NAME="select_ln1796_3_reg_1091_reg[21]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.676" DATAPATH_LOGIC_DELAY="1.697" DATAPATH_NET_DELAY="7.979" ENDPOINT_PIN="select_ln1796_3_reg_1091_reg[12]/D" LOGIC_LEVELS="6" MAX_FANOUT="108" SLACK="40.271" STARTPOINT_PIN="s31_1_reg_896_reg[2]/C">
      <CELL NAME="s31_1_reg_896_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="277"/>
      <CELL NAME="zext_ln1799_reg_1066[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
      <CELL NAME="select_ln1796_3_reg_1091[12]_i_10" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="685"/>
      <CELL NAME="select_ln1796_3_reg_1091[12]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="685"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[12]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="701"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091_reg[12]_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="721"/>
      <CELL NAME="r_v_v_U/select_ln1796_3_reg_1091[12]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="723"/>
      <CELL NAME="select_ln1796_3_reg_1091_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="300"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/float_to_fixed_top_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/float_to_fixed_top_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/float_to_fixed_top_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/float_to_fixed_top_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/float_to_fixed_top_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/float_to_fixed_top_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/float_to_fixed_top_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Mar 31 13:40:45 CEST 2023"/>
    <item NAME="Version" VALUE="2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)"/>
    <item NAME="Project" VALUE="float_to_fixed_xilinx"/>
    <item NAME="Solution" VALUE="float_to_fixed_xilinx_solution (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="50 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="50 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

