# Define primary clock
create_clock -name clk -period 10.0 [get_ports clk]

# Define input delay (arrival of input data at clk)
set_input_delay 2.0 -clock clk [get_ports data_in*]

# Define output delay (required time for output after clk)
set_output_delay 2.0 -clock clk [get_ports data_out*]

# Mark reset signal as asynchronous if applicable
set_false_path -from [get_ports rst]

# Optional: set driving cell assumptions (helps synthesis)
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 [get_ports data_in*]
set_load 0.1 [get_ports data_out*]

# Optional: constrain internal paths if multi-cycle exists (not known yet)
# set_multicycle_path 2 -setup -from [get_clocks clk] -to [get_clocks clk]

# Limit fanout for better timing
set_max_fanout 10 [all_outputs]

# Ensure tool doesn't optimize away top outputs
set_dont_touch [get_ports data_out*]
