{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:55:29 2013 " "Info: Processing started: Sun Sep 08 12:55:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw1 " "Info: Found entity 1: hw1" {  } { { "hw1.bdf" "" { Schematic "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/hw1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-rtl " "Info: Found design unit 1: andgate-rtl" {  } { { "andgate.vhd" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/andgate.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Info: Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/andgate.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 orgate " "Info: Found entity 1: orgate" {  } { { "orgate.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/orgate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw1 " "Info: Elaborating entity \"hw1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:inst2 " "Info: Elaborating entity \"andgate\" for hierarchy \"andgate:inst2\"" {  } { { "hw1.bdf" "inst2" { Schematic "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/hw1.bdf" { { 240 328 440 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate orgate:inst1 " "Info: Elaborating entity \"orgate\" for hierarchy \"orgate:inst1\"" {  } { { "hw1.bdf" "inst1" { Schematic "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/hw1.bdf" { { 360 336 448 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:55:34 2013 " "Info: Processing ended: Sun Sep 08 12:55:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
