#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 17:47:34 2019
# Process ID: 16756
# Current directory: C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1
# Command line: vivado.exe -log CNTxALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNTxALU.tcl
# Log file: C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/CNTxALU.vds
# Journal file: C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CNTxALU.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top CNTxALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 731.117 ; gain = 176.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CNTxALU' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:15]
INFO: [Synth 8-3491] module 'Demux' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/Demux.vhd:5' bound to instance 'dem' of component 'demux' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Demux' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/Demux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Demux' (1#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/Demux.vhd:13]
INFO: [Synth 8-3491] module 'TENxCOUNTER' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/TENxCOUNTER.vhd:8' bound to instance 'TxC' of component 'TENxCOUNTER' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:71]
INFO: [Synth 8-638] synthesizing module 'TENxCOUNTER' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/TENxCOUNTER.vhd:17]
	Parameter n bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'Q_OUT' is read in the process but is not in the sensitivity list [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/TENxCOUNTER.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'TENxCOUNTER' (2#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/TENxCOUNTER.vhd:17]
INFO: [Synth 8-3491] module 'bin_to_bcd' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/bin_to_bcd.vhd:7' bound to instance 'BCD' of component 'bin_to_bcd' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:81]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/bin_to_bcd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (3#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/bin_to_bcd.vhd:15]
INFO: [Synth 8-3491] module 'sev_seg' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/imports/Lab8/Sev_Seg.vhd:36' bound to instance 'SSEG' of component 'sev_seg' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sev_seg' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/imports/Lab8/Sev_Seg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'sev_seg' (4#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/imports/Lab8/Sev_Seg.vhd:43]
INFO: [Synth 8-3491] module 'ALU_wrapper' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.vhd:14' bound to instance 'ALU' of component 'ALU_wrapper' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ALU_wrapper' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1583' bound to instance 'ALU_i' of component 'ALU' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1598]
INFO: [Synth 8-3491] module 'ALU_axi_gpio_0_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ALU_axi_gpio_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1898]
INFO: [Synth 8-638] synthesizing module 'ALU_axi_gpio_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ALU_axi_uartlite_0_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'ALU_axi_uartlite_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1922]
INFO: [Synth 8-638] synthesizing module 'ALU_axi_uartlite_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'ALU_clk_wiz_1_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'ALU_clk_wiz_1_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1947]
INFO: [Synth 8-638] synthesizing module 'ALU_clk_wiz_1_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ALU_mdm_1_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'ALU_mdm_1_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1954]
INFO: [Synth 8-638] synthesizing module 'ALU_mdm_1_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_mdm_1_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'ALU_microblaze_0_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'ALU_microblaze_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'ALU_microblaze_0_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'ALU_microblaze_0_axi_periph_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1Q64M0B' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1Q64M0B' (5#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_H2JMR2' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_H2JMR2' (6#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_ZLJEW0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_ZLJEW0' (7#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_K984EP' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_K984EP' (8#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:922]
INFO: [Synth 8-3491] module 'ALU_xbar_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ALU_xbar_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'ALU_xbar_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ALU_microblaze_0_axi_periph_0' (9#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_281FRD' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:343]
INFO: [Synth 8-3491] module 'ALU_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'ALU_dlmb_bram_if_cntlr_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:557]
INFO: [Synth 8-638] synthesizing module 'ALU_dlmb_bram_if_cntlr_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ALU_dlmb_v10_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'ALU_dlmb_v10_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:611]
INFO: [Synth 8-638] synthesizing module 'ALU_dlmb_v10_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ALU_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'ALU_ilmb_bram_if_cntlr_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:639]
INFO: [Synth 8-638] synthesizing module 'ALU_ilmb_bram_if_cntlr_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ALU_ilmb_v10_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'ALU_ilmb_v10_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:693]
INFO: [Synth 8-638] synthesizing module 'ALU_ilmb_v10_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ALU_lmb_bram_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'ALU_lmb_bram_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:721]
INFO: [Synth 8-638] synthesizing module 'ALU_lmb_bram_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_281FRD' (10#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:343]
INFO: [Synth 8-3491] module 'ALU_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'ALU_rst_clk_wiz_1_100M_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:2149]
INFO: [Synth 8-638] synthesizing module 'ALU_rst_clk_wiz_1_100M_0' [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/.Xil/Vivado-16756-JACOB-FRACTALPC/realtime/ALU_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/synth/ALU.vhd:1598]
INFO: [Synth 8-256] done synthesizing module 'ALU_wrapper' (12#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CNTxALU' (13#1) [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/new/CNTxALU.vhd:15]
WARNING: [Synth 8-3331] design s00_couplers_imp_K984EP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_K984EP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_K984EP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_K984EP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ZLJEW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ZLJEW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ZLJEW0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ZLJEW0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_H2JMR2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_H2JMR2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_H2JMR2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_H2JMR2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q64M0B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q64M0B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q64M0B has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q64M0B has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 800.730 ; gain = 246.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 800.730 ; gain = 246.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 800.730 ; gain = 246.563
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_microblaze_0_0_1/ALU_microblaze_0_0/ALU_microblaze_0_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_microblaze_0_0_1/ALU_microblaze_0_0/ALU_microblaze_0_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_dlmb_v10_0_1/ALU_dlmb_v10_0/ALU_ilmb_v10_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_dlmb_v10_0_1/ALU_dlmb_v10_0/ALU_ilmb_v10_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_ilmb_v10_0_1/ALU_ilmb_v10_0/ALU_ilmb_v10_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_ilmb_v10_0_1/ALU_ilmb_v10_0/ALU_ilmb_v10_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_dlmb_bram_if_cntlr_0_1/ALU_dlmb_bram_if_cntlr_0/ALU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_dlmb_bram_if_cntlr_0_1/ALU_dlmb_bram_if_cntlr_0/ALU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_ilmb_bram_if_cntlr_0_1/ALU_ilmb_bram_if_cntlr_0/ALU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_ilmb_bram_if_cntlr_0_1/ALU_ilmb_bram_if_cntlr_0/ALU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_lmb_bram_0_1/ALU_lmb_bram_0/ALU_lmb_bram_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_lmb_bram_0_1/ALU_lmb_bram_0/ALU_lmb_bram_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_xbar_0_1/ALU_xbar_0/ALU_xbar_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_xbar_0_1/ALU_xbar_0/ALU_xbar_0_in_context.xdc] for cell 'ALU/ALU_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_mdm_1_0_1/ALU_mdm_1_0/ALU_mdm_1_0_in_context.xdc] for cell 'ALU/ALU_i/mdm_1'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_mdm_1_0_1/ALU_mdm_1_0/ALU_mdm_1_0_in_context.xdc] for cell 'ALU/ALU_i/mdm_1'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_clk_wiz_1_0_1/ALU_clk_wiz_1_0/ALU_clk_wiz_1_0_in_context.xdc] for cell 'ALU/ALU_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_clk_wiz_1_0_1/ALU_clk_wiz_1_0/ALU_clk_wiz_1_0_in_context.xdc] for cell 'ALU/ALU_i/clk_wiz_1'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_rst_clk_wiz_1_100M_0_1/ALU_rst_clk_wiz_1_100M_0/ALU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'ALU/ALU_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_rst_clk_wiz_1_100M_0_1/ALU_rst_clk_wiz_1_100M_0/ALU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'ALU/ALU_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_axi_gpio_0_0_1/ALU_axi_gpio_0_0/ALU_axi_gpio_0_0_in_context.xdc] for cell 'ALU/ALU_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_axi_gpio_0_0_1/ALU_axi_gpio_0_0/ALU_axi_gpio_0_0_in_context.xdc] for cell 'ALU/ALU_i/axi_gpio_0'
Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_axi_uartlite_0_0_1/ALU_axi_uartlite_0_0/ALU_axi_uartlite_0_0_in_context.xdc] for cell 'ALU/ALU_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_axi_uartlite_0_0_1/ALU_axi_uartlite_0_0/ALU_axi_uartlite_0_0_in_context.xdc] for cell 'ALU/ALU_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/constrs_1/imports/SSD_Test.xdc]
Finished Parsing XDC File [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/constrs_1/imports/SSD_Test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/constrs_1/imports/SSD_Test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CNTxALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CNTxALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 918.262 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ALU/ALU_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_clk_wiz_1_0_1/ALU_clk_wiz_1_0/ALU_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.srcs/sources_1/bd/ALU/ip/ALU_clk_wiz_1_0_1/ALU_clk_wiz_1_0/ALU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ALU/ALU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU/ALU_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Demux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module TENxCOUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
Module bin_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
Module sev_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ALU_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALU/ALU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ALU/ALU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALU/ALU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ALU/ALU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALU/ALU_i/mdm_1/Dbg_Clk_0' to pin 'ALU/ALU_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALU/ALU_i/mdm_1/Dbg_Update_0' to pin 'ALU/ALU_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALU/ALU_i/clk_wiz_1/clk_out1' to pin 'ALU/ALU_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 920.270 ; gain = 366.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 937.020 ; gain = 382.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ALU_xbar_0               |         1|
|2     |ALU_axi_gpio_0_0         |         1|
|3     |ALU_axi_uartlite_0_0     |         1|
|4     |ALU_clk_wiz_1_0          |         1|
|5     |ALU_mdm_1_0              |         1|
|6     |ALU_microblaze_0_0       |         1|
|7     |ALU_rst_clk_wiz_1_100M_0 |         1|
|8     |ALU_dlmb_bram_if_cntlr_0 |         1|
|9     |ALU_dlmb_v10_0           |         1|
|10    |ALU_ilmb_bram_if_cntlr_0 |         1|
|11    |ALU_ilmb_v10_0           |         1|
|12    |ALU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |ALU_axi_gpio_0_0_bbox_0          |     1|
|2     |ALU_axi_uartlite_0_0_bbox_1      |     1|
|3     |ALU_clk_wiz_1_0_bbox_2           |     1|
|4     |ALU_dlmb_bram_if_cntlr_0_bbox_6  |     1|
|5     |ALU_dlmb_v10_0_bbox_7            |     1|
|6     |ALU_ilmb_bram_if_cntlr_0_bbox_8  |     1|
|7     |ALU_ilmb_v10_0_bbox_9            |     1|
|8     |ALU_lmb_bram_0_bbox_10           |     1|
|9     |ALU_mdm_1_0_bbox_3               |     1|
|10    |ALU_microblaze_0_0_bbox_4        |     1|
|11    |ALU_rst_clk_wiz_1_100M_0_bbox_11 |     1|
|12    |ALU_xbar_0_bbox_5                |     1|
|13    |CARRY4                           |    79|
|14    |LUT1                             |    12|
|15    |LUT2                             |   111|
|16    |LUT3                             |    81|
|17    |LUT4                             |    75|
|18    |LUT5                             |    71|
|19    |LUT6                             |   159|
|20    |MUXF7                            |     1|
|21    |FDCE                             |    10|
|22    |FDRE                             |    35|
|23    |IBUF                             |    18|
|24    |OBUF                             |    28|
+------+---------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------------+------+
|      |Instance                        |Module                               |Cells |
+------+--------------------------------+-------------------------------------+------+
|1     |top                             |                                     |  1934|
|2     |  ALU                           |ALU_wrapper                          |  1264|
|3     |    ALU_i                       |ALU                                  |  1254|
|4     |      microblaze_0_axi_periph   |ALU_microblaze_0_axi_periph_0        |   374|
|5     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_281FRD |   496|
|6     |  SSEG                          |sev_seg                              |    75|
|7     |  TxC                           |TENxCOUNTER                          |   466|
+------+--------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 952.883 ; gain = 279.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 952.883 ; gain = 398.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 967.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 967.922 ; gain = 671.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 967.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jacob/source/repos/ECE-510-Final-Hardware-Project/ECE510_Hardware_Project/ECE510_Hardware_Project.runs/synth_1/CNTxALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNTxALU_utilization_synth.rpt -pb CNTxALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:48:09 2019...
