
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.603746                       # Number of seconds simulated
sim_ticks                                4603745563000                       # Number of ticks simulated
final_tick                               5076573598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  27605                       # Simulator instruction rate (inst/s)
host_op_rate                                    45305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1270873138                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346468                       # Number of bytes of host memory used
host_seconds                                  3622.51                       # Real time elapsed on the host
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     164116468                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       180160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               193344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           13056                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2815                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3021                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         2808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data        39133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                   28                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                   28                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                   41997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         2808                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst              28                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               2836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         2808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data        39133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                  28                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                  28                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                  41997                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4603745554                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         10956232                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     10956232                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       226535                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       6377857                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          6313152                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     22449835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              107909391                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            10956232                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6313152                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              28745172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         2061030                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     3739109743                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          12311099                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        104430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   3792085663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.047553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.584744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3765331066     99.29%     99.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           736901      0.02%     99.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           207312      0.01%     99.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           660957      0.02%     99.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2732803      0.07%     99.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1617136      0.04%     99.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2854717      0.08%     99.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2514396      0.07%     99.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         15430375      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3792085663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002380                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.023439                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32815683                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    3730884073                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          19826605                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6778462                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1780835                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      179534468                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        1780835                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         37352135                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      3697021644                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        67157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          21699754                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34164133                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      178674952                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9894                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       18086667                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14653043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         3195                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    234832163                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     554479960                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    526199360                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     28280600                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     216544533                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         18287538                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          60134629                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     39784659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13785051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1552796                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       973454                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          177449662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         166440351                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3902274                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     13320743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     29951520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   3792085663                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.043892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.289812                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3705327907     97.71%     97.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7075161      0.19%     97.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     79682595      2.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3792085663                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       552715      0.33%      0.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     107385810     64.52%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      6013965      3.61%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     39015393     23.44%     91.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13472468      8.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      166440351                       # Type of FU issued
system.switch_cpus.iq.rate                   0.036153                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4113022314                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    178293573                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    158407543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     15846323                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     12478977                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      7699935                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      158109894                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         7777742                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1695934                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1160315                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1931                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       333695                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       113869                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1780835                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      3670762300                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        155986                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    177449911                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        71083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      39784659                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     13785051                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           18                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6079                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1931                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        81973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       164116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246089                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     166323234                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      38999705                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       117115                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             52468071                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9298942                       # Number of branches executed
system.switch_cpus.iew.exec_stores           13468366                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.036128                       # Inst execution rate
system.switch_cpus.iew.wb_sent              166116229                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             166107478                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         136502952                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         275697010                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.036081                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.495119                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     13333503                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       226535                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3790304828                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.043299                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.418516                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3718905166     98.12%     98.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     38290967      1.01%     99.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     14280401      0.38%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5470368      0.14%     99.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4311628      0.11%     99.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1376758      0.04%     99.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       797471      0.02%     99.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3038092      0.08%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3833977      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3790304828                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      164116461                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               52075698                       # Number of memory references committed
system.switch_cpus.commit.loads              38624342                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9129810                       # Number of branches committed
system.switch_cpus.commit.fp_insts            7541322                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         159628010                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3833977                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3963920815                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           356681532                       # The number of ROB writes
system.switch_cpus.timesIdled                   37972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               811659891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             164116461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                      46.037455                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                46.037455                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.021721                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.021721                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        437894580                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       213126221                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          12730572                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          6045606                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        71312356                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       2013.426443                       # Cycle average of tags in use
system.l2.total_refs                           138339                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2224                       # Sample count of references to valid blocks.
system.l2.avg_refs                          62.202788                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1284.691700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     195.735984                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     529.998759                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               1.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.039206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.005973                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.016174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.061445                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         3074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        54154                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   57228                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           169864                       # number of Writeback hits
system.l2.Writeback_hits::total                169864                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       163874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                163874                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        218028                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221102                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3074                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       218028                       # number of overall hits
system.l2.overall_hits::total                  221102                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          202                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          583                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   788                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2233                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2815                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3021                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          202                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2815                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                  3021                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   4525306000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  13061722000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17587028000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  50001316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50001316500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4525306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  63063038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67588344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4525306000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  63063038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67588344500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         3276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        54737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               58016                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       169864                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            169864                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       166106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            166107                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         3276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       220843                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               224123                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         3276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       220843                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              224123                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.061661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013582                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.013437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013443                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.061661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.012747                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013479                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.061661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.012747                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013479                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402504.950495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22404325.900515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22318563.451777                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402023.521505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22391991.267353                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402504.950495                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402500.355240                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22372838.298577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402504.950495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402500.355240                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22372838.298577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          583                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              785                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3017                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4522881500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  13054726000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  17577607500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  49974532500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  49974532500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4522881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  63029258500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67552140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4522881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  63029258500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67552140000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010651                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013531                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.013437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013437                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.061661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.012747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.061661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.012747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013461                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390502.475248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22392325.900515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22391856.687898                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390023.521505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390023.521505                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390502.475248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390500.355240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390500.497183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390502.475248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390500.355240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390500.497183                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 10                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                   3086                       # number of replacements
system.cpu.icache.tagsinuse                186.809125                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12306769                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3278                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                3754.352959                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   184.809125                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.360955                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.364862                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12306764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            5                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12306769                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12306764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             5                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12306769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12306764                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            5                       # number of overall hits
system.cpu.icache.overall_hits::total        12306769                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         4335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4337                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         4335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         4335                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total          4337                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  94302843499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  94302843499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  94302843499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  94302843499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  94302843499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  94302843499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12311099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12311106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12311099                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            7                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12311106                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12311099                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            7                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12311106                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.285714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000352                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.285714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.285714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000352                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21753827.796770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21743796.056952                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21753827.796770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21743796.056952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21753827.796770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21743796.056952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        44483                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        24308                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 14827.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets  8102.666667                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1059                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1059                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1059                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1059                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1059                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1059                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3276                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         3276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3276                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         3276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3276                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  73266630499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  73266630499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  73266630499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  73266630499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  73266630499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  73266630499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000266                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000266                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000266                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000266                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22364661.324481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22364661.324481                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22364661.324481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22364661.324481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22364661.324481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22364661.324481                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 219821                       # number of replacements
system.cpu.dcache.tagsinuse               1021.209401                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 50402048                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 220845                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 228.223632                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           509827431000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1021.052576                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.156825                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.997122                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997275                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     37116804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37116804                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13285244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13285244                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     50402048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50402048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     50402048                       # number of overall hits
system.cpu.dcache.overall_hits::total        50402048                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       103069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        103070                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       166112                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166113                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       269181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         269183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       269181                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total        269183                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2265027299500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2265027299500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3715166099497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3715166099497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 5980193398997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5980193398997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 5980193398997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5980193398997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     37219873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37219874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13451356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13451357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     50671229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50671231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     50671229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50671231                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002769                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012349                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012349                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005312                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005312                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21975834.630199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21975621.417483                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22365428.743842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22365294.103995                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22216253.743752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22216088.679437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22216253.743752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22216088.679437                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25147764                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 14461.048879                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       169864                       # number of writebacks
system.cpu.dcache.writebacks::total            169864                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        48331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48331                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        48338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        48338                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48338                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        54738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        54738                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       166105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       166105                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       220843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       220843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       220843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       220843                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1224081549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1224081549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 3714533894997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3714533894997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 4938615443997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4938615443997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 4938615443997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4938615443997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22362555.244985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22362555.244985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22362565.214756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22362565.214756                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22362562.743655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22362562.743655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22362562.743655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22362562.743655                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
