/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2022 MediaTek Inc.
 */

#ifndef __APW_PLAT_MT589X_REG_H__
#define __APW_PLAT_MT589X_REG_H__
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/time.h>
#include "apu_common.h"

#define APMCU_RIUBASE 0x1C000000
#define RIU_ADDR(bank, offset)		(APMCU_RIUBASE + ((bank<<8)<<1) + (offset<<2))
#define REG_OFFSET_SHIFT_BITS		2

#define CKGEN00	0x1020
#define X32_AIA_TOP 0x2901
#define TZPC_AID_0 0x1203
#define TZPC_AID_1 0x1204
#define IOMMU_LOCAL_SSC3 0x153b
#define IOMMU_LOCAL_SSC4 0x153c
#define IOMMU_GLOBAL 0x120e
#define MCUSYS_XIU_BRIDGE 0x2009
#define X32_APUSYS (0x2800)

#define X32_APUSYS_BASE (0x2800<<9)

//// APB Module ipusys_vcore

// APB Module apu_mbox

// APB Module apu_up_sysctrl

// APB Module apu_wdt

// APB Module apu0_iommu

// APB Module apu0_iommu_bank

// APB Module apu0_iommu_bank

// APB Module apu0_iommu_bank

// APB Module apu0_iommu_bank

// APB Module apu1_iommu

// APB Module apu1_iommu_bank

// APB Module apu1_iommu_bank

// APB Module apu1_iommu_bank

// APB Module apu1_iommu_bank

// APB Module apu0_m0_rsi
//#define APU_RSI0_BASE (0x1901A000)
//Julian:                  ^^^^^^^^ not 0x1901C000 ?
//#define APU_RSI0_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x00000)
//#define APU_RSI0_APU0_M0_RSI_INTLV_CON	((phys_addr_t)(APU_RSI0_BASE+0x000))
//#define APU_RSI0_APU0_M0_RSI_DCM_CON	((phys_addr_t)(APU_RSI0_BASE+0x004))
//#define APU_RSI0_APU0_M0_RSI_DS_PM_CON	((phys_addr_t)(APU_RSI0_BASE+0x008))
//#define APU_RSI0_APU0_M0_RSI_MISC_CON	((phys_addr_t)(APU_RSI0_BASE+0x00c))
//#define APU_RSI0_APU0_M0_RSI_STA	((phys_addr_t)(APU_RSI0_BASE+0x010))
//#define APU_RSI0_APU0_M0_RSI_TEST_CON	((phys_addr_t)(APU_RSI0_BASE+0x060))
//#define APU_RSI0_APU0_M0_RSI_AWOSTD_S	((phys_addr_t)(APU_RSI0_BASE+0x080))
//#define APU_RSI0_APU0_M0_RSI_AWOSTD_M0	((phys_addr_t)(APU_RSI0_BASE+0x084))
//#define APU_RSI0_APU0_M0_RSI_AWOSTD_M1	((phys_addr_t)(APU_RSI0_BASE+0x088))
//#define APU_RSI0_APU0_M0_RSI_AWOSTD_PSEUDO	((phys_addr_t)(APU_RSI0_BASE+0x08c))
//#define APU_RSI0_APU0_M0_RSI_WOSTD_S	((phys_addr_t)(APU_RSI0_BASE+0x090))
//#define APU_RSI0_APU0_M0_RSI_WOSTD_M0	((phys_addr_t)(APU_RSI0_BASE+0x094))
//#define APU_RSI0_APU0_M0_RSI_WOSTD_M1	((phys_addr_t)(APU_RSI0_BASE+0x098))
//#define APU_RSI0_APU0_M0_RSI_AROSTD_S	((phys_addr_t)(APU_RSI0_BASE+0x0a0))
//#define APU_RSI0_APU0_M0_RSI_AROSTD_M0	((phys_addr_t)(APU_RSI0_BASE+0x0a4))
//#define APU_RSI0_APU0_M0_RSI_AROSTD_M1	((phys_addr_t)(APU_RSI0_BASE+0x0a8))
//#define APU_RSI0_APU0_M0_RSI_AROSTD_PSEUDO	((phys_addr_t)(APU_RSI0_BASE+0x0ac))
//#define APU_RSI0_APU0_M0_RSI_WLAST_OWE_CNT_S	((phys_addr_t)(APU_RSI0_BASE+0x0b0))
//#define APU_RSI0_APU0_M0_RSI_WLAST_OWE_CNT_M0	((phys_addr_t)(APU_RSI0_BASE+0x0b4))
//#define APU_RSI0_APU0_M0_RSI_WLAST_OWE_CNT_M1	((phys_addr_t)(APU_RSI0_BASE+0x0b8))
//#define APU_RSI0_APU0_M0_RSI_WDAT_CNT_S	((phys_addr_t)(APU_RSI0_BASE+0x0c0))
//#define APU_RSI0_APU0_M0_RSI_WDAT_CNT_M0	((phys_addr_t)(APU_RSI0_BASE+0x0c4))
//#define APU_RSI0_APU0_M0_RSI_WDAT_CNT_M1	((phys_addr_t)(APU_RSI0_BASE+0x0c8))
//#define APU_RSI0_APU0_M0_RSI_RDAT_CNT_S	((phys_addr_t)(APU_RSI0_BASE+0x0d0))
//#define APU_RSI0_APU0_M0_RSI_RDAT_CNT_M0	((phys_addr_t)(APU_RSI0_BASE+0x0d4))
//#define APU_RSI0_APU0_M0_RSI_RDAT_CNT_M1	((phys_addr_t)(APU_RSI0_BASE+0x0d8))
//#define APU_RSI0_APU0_M0_RSI_AXI_DBG_S	((phys_addr_t)(APU_RSI0_BASE+0x0f0))
//#define APU_RSI0_APU0_M0_RSI_AXI_DBG_M0	((phys_addr_t)(APU_RSI0_BASE+0x0f4))
//#define APU_RSI0_APU0_M0_RSI_AXI_DBG_M1	((phys_addr_t)(APU_RSI0_BASE+0x0f8))

// APB Module apu1_m0_rsi

// APB Module apu0_m0_rsi
//#define APU_RSI2_BASE (0x1901C000)
#define APU_RSI2_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x00000)
#define APU_RSI2_APU0_M0_RSI_INTLV_CON	((phys_addr_t)(APU_RSI2_BASE+0x000))
#define APU_RSI2_APU0_M0_RSI_DCM_CON	((phys_addr_t)(APU_RSI2_BASE+0x004))
#define APU_RSI2_APU0_M0_RSI_DS_PM_CON	((phys_addr_t)(APU_RSI2_BASE+0x008))
#define APU_RSI2_APU0_M0_RSI_MISC_CON	((phys_addr_t)(APU_RSI2_BASE+0x00c))
#define APU_RSI2_APU0_M0_RSI_STA	((phys_addr_t)(APU_RSI2_BASE+0x010))
#define APU_RSI2_APU0_M0_RSI_TEST_CON	((phys_addr_t)(APU_RSI2_BASE+0x060))
#define APU_RSI2_APU0_M0_RSI_AWOSTD_S	((phys_addr_t)(APU_RSI2_BASE+0x080))
#define APU_RSI2_APU0_M0_RSI_AWOSTD_M0	((phys_addr_t)(APU_RSI2_BASE+0x084))
#define APU_RSI2_APU0_M0_RSI_AWOSTD_M1	((phys_addr_t)(APU_RSI2_BASE+0x088))
#define APU_RSI2_APU0_M0_RSI_AWOSTD_PSEUDO	((phys_addr_t)(APU_RSI2_BASE+0x08c))
#define APU_RSI2_APU0_M0_RSI_WOSTD_S	((phys_addr_t)(APU_RSI2_BASE+0x090))
#define APU_RSI2_APU0_M0_RSI_WOSTD_M0	((phys_addr_t)(APU_RSI2_BASE+0x094))
#define APU_RSI2_APU0_M0_RSI_WOSTD_M1	((phys_addr_t)(APU_RSI2_BASE+0x098))
#define APU_RSI2_APU0_M0_RSI_AROSTD_S	((phys_addr_t)(APU_RSI2_BASE+0x0a0))
#define APU_RSI2_APU0_M0_RSI_AROSTD_M0	((phys_addr_t)(APU_RSI2_BASE+0x0a4))
#define APU_RSI2_APU0_M0_RSI_AROSTD_M1	((phys_addr_t)(APU_RSI2_BASE+0x0a8))
#define APU_RSI2_APU0_M0_RSI_AROSTD_PSEUDO	((phys_addr_t)(APU_RSI2_BASE+0x0ac))
#define APU_RSI2_APU0_M0_RSI_WLAST_OWE_CNT_S	((phys_addr_t)(APU_RSI2_BASE+0x0b0))
#define APU_RSI2_APU0_M0_RSI_WLAST_OWE_CNT_M0	((phys_addr_t)(APU_RSI2_BASE+0x0b4))
#define APU_RSI2_APU0_M0_RSI_WLAST_OWE_CNT_M1	((phys_addr_t)(APU_RSI2_BASE+0x0b8))
#define APU_RSI2_APU0_M0_RSI_WDAT_CNT_S	((phys_addr_t)(APU_RSI2_BASE+0x0c0))
#define APU_RSI2_APU0_M0_RSI_WDAT_CNT_M0	((phys_addr_t)(APU_RSI2_BASE+0x0c4))
#define APU_RSI2_APU0_M0_RSI_WDAT_CNT_M1	((phys_addr_t)(APU_RSI2_BASE+0x0c8))
#define APU_RSI2_APU0_M0_RSI_RDAT_CNT_S	((phys_addr_t)(APU_RSI2_BASE+0x0d0))
#define APU_RSI2_APU0_M0_RSI_RDAT_CNT_M0	((phys_addr_t)(APU_RSI2_BASE+0x0d4))
#define APU_RSI2_APU0_M0_RSI_RDAT_CNT_M1	((phys_addr_t)(APU_RSI2_BASE+0x0d8))
#define APU_RSI2_APU0_M0_RSI_AXI_DBG_S	((phys_addr_t)(APU_RSI2_BASE+0x0f0))
#define APU_RSI2_APU0_M0_RSI_AXI_DBG_M0	((phys_addr_t)(APU_RSI2_BASE+0x0f4))
#define APU_RSI2_APU0_M0_RSI_AXI_DBG_M1	((phys_addr_t)(APU_RSI2_BASE+0x0f8))

// APB Module apu_ssc1_smi_sub

// APB Module apu_ssc2_smi_sub

// APB Module apu_ssc3_smi_sub

// APB Module apu_conn
//#define APU_CONN_BASE (0x19020000)
#define APU_CONN_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x01000)
#define APU_CONN_CG_CON	((phys_addr_t)(APU_CONN_BASE+0x000))
#define APU_CONN_CG_SET	((phys_addr_t)(APU_CONN_BASE+0x004))
#define APU_CONN_CG_CLR	((phys_addr_t)(APU_CONN_BASE+0x008))
#define APU_CONN_SW_RST	((phys_addr_t)(APU_CONN_BASE+0x00C))
#define APU_CONN_DBG_APB_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x010))
#define APU_CONN_DBG_APB_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x014))
#define APU_CONN_DBG_APB_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x018))
#define APU_CONN_DBG_APB_CTRL3	((phys_addr_t)(APU_CONN_BASE+0x01C))
#define APU_TCM_HASH_TRUNCATE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x07C))
#define APU_VP6_0_S_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x080))
#define APU_VP6_0_S_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x084))
#define APU_VP6_0_S_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x088))
#define APU_VP6_1_S_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x08C))
#define APU_VP6_1_S_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x090))
#define APU_VP6_1_S_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x094))
#define APU_VP6_2_S_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x098))
#define APU_VP6_2_S_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x09C))
#define APU_VP6_2_S_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x0A0))
#define APU_DLA0_M0_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x0A4))
#define APU_DLA0_M0_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x0A8))
#define APU_DLA0_M0_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x0AC))
#define APU_DLA0_M1_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x0B0))
#define APU_DLA0_M1_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x0B4))
#define APU_DLA0_M1_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x0B8))
#define APU_DLA1_M0_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x0BC))
#define APU_DLA1_M0_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x0C0))
#define APU_DLA1_M0_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x0C4))
#define APU_DLA1_M1_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x0C8))
#define APU_DLA1_M1_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x0CC))
#define APU_DLA1_M1_AXI_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x0D0))
#define APU_VP6_0_M_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x10C))
#define APU_VP6_0_M_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x110))
#define APU_VP6_1_M_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x114))
#define APU_VP6_1_M_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x118))
#define APU_VP6_2_M_AXI_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x11C))
#define APU_VP6_2_M_AXI_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x120))
#define APU_CONN_FREQ_BRIDGE_AXI_CTRL	((phys_addr_t)(APU_CONN_BASE+0x130))
#define APU_CONN_VP6_GALS_THRE_CTRL	((phys_addr_t)(APU_CONN_BASE+0x134))
#define APU_CONN_DBGSEL_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x138))
#define APU_CONN_SLV_P2P_SLICE_IDLE_CTRL	((phys_addr_t)(APU_CONN_BASE+0x13C))
#define APU_CON2VP6_0_SLICE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x140))
#define APU_CON2VP6_0_SLICE_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x144))
#define APU_CON2VP6_1_SLICE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x148))
#define APU_CON2VP6_1_SLICE_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x14C))
#define APU_CON2VP6_2_SLICE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x150))
#define APU_CON2VP6_2_SLICE_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x154))
#define APU_DLA0_M0_SLICE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x158))
#define APU_DLA0_M0_SLICE_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x15C))
#define APU_DLA0_M1_SLICE_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x160))
#define APU_DLA0_M1_SLICE_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x164))
#define APU_DLA0_M0_SLICE_SLP_DBG_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x168))
#define APU_DLA0_M0_SLICE_SLP_DBG_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x16C))
#define APU_DLA0_M0_SLICE_SLP_DBG_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x170))
#define APU_DLA0_M1_SLICE_SLP_DBG_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x174))
#define APU_DLA0_M1_SLICE_SLP_DBG_CTRL1	((phys_addr_t)(APU_CONN_BASE+0x178))
#define APU_DLA0_M1_SLICE_SLP_DBG_CTRL2	((phys_addr_t)(APU_CONN_BASE+0x17C))
#define APU_DLA0_FB_RX_CTRL	((phys_addr_t)(APU_CONN_BASE+0x180))
#define APU_CONN_HWID	((phys_addr_t)(APU_CONN_BASE+0x184))
#define APU_CONN_EDM_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x2AC))
#define APU_CONN_SPARE0	((phys_addr_t)(APU_CONN_BASE+0x2B0))
#define APU_CONN_SPARE1	((phys_addr_t)(APU_CONN_BASE+0x2B4))
#define APU_CONN_SPARE2	((phys_addr_t)(APU_CONN_BASE+0x2B8))
#define APU_CONN_SPARE3	((phys_addr_t)(APU_CONN_BASE+0x2BC))
#define APU_CONN_SPARE4	((phys_addr_t)(APU_CONN_BASE+0x2C0))
#define APU_CONN_SPARE5	((phys_addr_t)(APU_CONN_BASE+0x2C4))
#define APU_CONN_SPARE6	((phys_addr_t)(APU_CONN_BASE+0x2C8))
#define APU_CONN_SPARE7	((phys_addr_t)(APU_CONN_BASE+0x2CC))
#define APU_CONN_MBIST_DEFAULT_DELSEL	((phys_addr_t)(APU_CONN_BASE+0x2D0))
#define APU_CONN_MDLA_CTRL0	((phys_addr_t)(APU_CONN_BASE+0x2E0))
#define APU_CONN_CON2VP6_NOC_0_AXI_BIST_TX_CTL0	((phys_addr_t)(APU_CONN_BASE+0x360))
#define APU_CONN_CON2VP6_NOC_0_AXI_BIST_TX_CTL1	((phys_addr_t)(APU_CONN_BASE+0x364))
#define APU_CONN_CON2VP6_NOC_0_AXI_BIST_TX_CTL2	((phys_addr_t)(APU_CONN_BASE+0x368))
#define APU_CONN_CON2VP6_NOC_1_AXI_BIST_TX_CTL0	((phys_addr_t)(APU_CONN_BASE+0x370))
#define APU_CONN_CON2VP6_NOC_1_AXI_BIST_TX_CTL1	((phys_addr_t)(APU_CONN_BASE+0x374))
#define APU_CONN_CON2VP6_NOC_1_AXI_BIST_TX_CTL2	((phys_addr_t)(APU_CONN_BASE+0x378))
#define APU_CONN_CON2VP6_NOC_2_AXI_BIST_TX_CTL0	((phys_addr_t)(APU_CONN_BASE+0x380))
#define APU_CONN_CON2VP6_NOC_2_AXI_BIST_TX_CTL1	((phys_addr_t)(APU_CONN_BASE+0x384))
#define APU_CONN_CON2VP6_NOC_2_AXI_BIST_TX_CTL2	((phys_addr_t)(APU_CONN_BASE+0x388))
#define APU_CONN_MBIST_MODE	((phys_addr_t)(APU_CONN_BASE+0xA00))
#define APU_CONN_MBIST_MODE1	((phys_addr_t)(APU_CONN_BASE+0xA04))
#define APU_CONN_MBIST_CTRL	((phys_addr_t)(APU_CONN_BASE+0xA08))
#define APU_CONN_MBIST_CTRL1	((phys_addr_t)(APU_CONN_BASE+0xA0C))
#define APU_CONN_RP_PRE_FUSE_0	((phys_addr_t)(APU_CONN_BASE+0xA10))
#define APU_CONN_RP_PRE_FUSE_1	((phys_addr_t)(APU_CONN_BASE+0xA14))
#define APU_CONN_RP_PRE_FUSE_2	((phys_addr_t)(APU_CONN_BASE+0xA18))
#define APU_CONN_RP_PRE_FUSE_3	((phys_addr_t)(APU_CONN_BASE+0xA1C))
#define APU_CONN_RP_PRE_FUSE_4	((phys_addr_t)(APU_CONN_BASE+0xA20))
#define APU_CONN_RP_PRE_FUSE_5	((phys_addr_t)(APU_CONN_BASE+0xA24))
#define APU_CONN_RP_PRE_FUSE_6	((phys_addr_t)(APU_CONN_BASE+0xA28))
#define APU_CONN_RP_PRE_FUSE_7	((phys_addr_t)(APU_CONN_BASE+0xA2C))
#define APU_CONN_RP_PRE_FUSE_8	((phys_addr_t)(APU_CONN_BASE+0xA30))
#define APU_CONN_RP_PRE_FUSE_9	((phys_addr_t)(APU_CONN_BASE+0xA34))
#define APU_CONN_RP_PRE_FUSE_10	((phys_addr_t)(APU_CONN_BASE+0xA38))
#define APU_CONN_RP_PRE_FUSE_11	((phys_addr_t)(APU_CONN_BASE+0xA3C))
#define APU_CONN_RP_PRE_FUSE_12	((phys_addr_t)(APU_CONN_BASE+0xA40))
#define APU_CONN_SRAM_DELSEL	((phys_addr_t)(APU_CONN_BASE+0xA44))
#define APU_CONN_SRAM_DELSEL1	((phys_addr_t)(APU_CONN_BASE+0xA48))
#define APU_CONN_SRAM_DELSEL2	((phys_addr_t)(APU_CONN_BASE+0xA4C))
#define APU_CONN_SRAM_DELSEL3	((phys_addr_t)(APU_CONN_BASE+0xA50))
#define APU_CONN_SRAM_DELSEL4	((phys_addr_t)(APU_CONN_BASE+0xA54))
#define APU_CONN_SRAM_DELSEL5	((phys_addr_t)(APU_CONN_BASE+0xA58))
#define APU_CONN_SECURITY_CTRL	((phys_addr_t)(APU_CONN_BASE+0xC00))

// APB Module apu_sctrl_pgrmp
//#define APU_SCTRL_BASE (0x19021000)
#define APU_SCTRL_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x02000)
#define APU_SCTRL_PGRMP_SCTRL_SECUREFW	((phys_addr_t)(APU_SCTRL_BASE+0x000))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE0	((phys_addr_t)(APU_SCTRL_BASE+0x008))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE1	((phys_addr_t)(APU_SCTRL_BASE+0x00C))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0	((phys_addr_t)(APU_SCTRL_BASE+0x010))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1	((phys_addr_t)(APU_SCTRL_BASE+0x014))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2	((phys_addr_t)(APU_SCTRL_BASE+0x018))
#define APU_SCTRL_PGRMP_SCTRL_EDMA0	((phys_addr_t)(APU_SCTRL_BASE+0x01C))
#define APU_SCTRL_PGRMP_SCTRL_EDMA1	((phys_addr_t)(APU_SCTRL_BASE+0x020))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE0	((phys_addr_t)(APU_SCTRL_BASE+0x024))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE1	((phys_addr_t)(APU_SCTRL_BASE+0x028))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_VABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x100))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_MVABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x104))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_VABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x108))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_MVABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x10C))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_VABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x110))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_MVABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x114))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_VABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x118))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_MVABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x11C))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_VABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x120))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_MVABASE0	((phys_addr_t)(APU_SCTRL_BASE+0x124))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_VABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x128))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_MVABASE1	((phys_addr_t)(APU_SCTRL_BASE+0x12C))
#define APU_SCTRL_PGRMP_SCTRL_VIRLM_MVABASE	((phys_addr_t)(APU_SCTRL_BASE+0x200))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE0	((phys_addr_t)(APU_SCTRL_BASE+0x204))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE1	((phys_addr_t)(APU_SCTRL_BASE+0x208))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE2	((phys_addr_t)(APU_SCTRL_BASE+0x20C))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE3	((phys_addr_t)(APU_SCTRL_BASE+0x210))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE4	((phys_addr_t)(APU_SCTRL_BASE+0x214))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE5	((phys_addr_t)(APU_SCTRL_BASE+0x218))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE6	((phys_addr_t)(APU_SCTRL_BASE+0x21C))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE7	((phys_addr_t)(APU_SCTRL_BASE+0x220))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE8	((phys_addr_t)(APU_SCTRL_BASE+0x224))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLE9	((phys_addr_t)(APU_SCTRL_BASE+0x228))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLEA	((phys_addr_t)(APU_SCTRL_BASE+0x22C))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLEB	((phys_addr_t)(APU_SCTRL_BASE+0x230))
#define APU_SCTRL_PGRMP_SCTRL_REMAPTABLEC	((phys_addr_t)(APU_SCTRL_BASE+0x234))
#define APU_SCTRL_PGRMP_SCTRL_SECUREFW_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x300))
#define APU_SCTRL_PGRMP_SCTRL_USERFW_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x304))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE0_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x308))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE1_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x30C))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x310))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x314))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x318))
#define APU_SCTRL_PGRMP_SCTRL_EDMA0_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x31C))
#define APU_SCTRL_PGRMP_SCTRL_EDMA1_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x320))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE0_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x324))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE1_CTXT	((phys_addr_t)(APU_SCTRL_BASE+0x328))
#define APU_SCTRL_PGRMP_SCTRL_UP_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x400))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE0_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x408))
#define APU_SCTRL_PGRMP_SCTRL_MDLA_CORE1_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x40C))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE0_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x410))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE1_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x414))
#define APU_SCTRL_PGRMP_SCTRL_VP6_CORE2_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x418))
#define APU_SCTRL_PGRMP_SCTRL_EDMA0_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x41C))
#define APU_SCTRL_PGRMP_SCTRL_EDMA1_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x420))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE0_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x424))
#define APU_SCTRL_PGRMP_SCTRL_EDMA_LITE1_EXCEPTION	((phys_addr_t)(APU_SCTRL_BASE+0x428))

// APB Module apu_sema_stimer
//#define APU_SEMA_STIMER_BASE (0x19022000)
#define APU_SEMA_STIMER_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x03000)
#define APU_SEMA_STIMER_STIMER_CH0_L	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x000))
#define APU_SEMA_STIMER_STIMER_CH0_H	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x004))
#define APU_SEMA_STIMER_STIMER_CH1_L	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x008))
#define APU_SEMA_STIMER_STIMER_CH1_H	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x00C))
#define APU_SEMA_STIMER_STIMER_CH2_L	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x010))
#define APU_SEMA_STIMER_STIMER_CH2_H	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x014))
#define APU_SEMA_STIMER_STIMER_CH3_L	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x018))
#define APU_SEMA_STIMER_STIMER_CH3_H	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x01C))
#define APU_SEMA_STIMER_TMR_CTRL_0	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x020))
#define APU_SEMA_STIMER_SEMA_REG0	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x080))
#define APU_SEMA_STIMER_SEMA_REG0_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x084))
#define APU_SEMA_STIMER_SEMA_REG0_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x088))
#define APU_SEMA_STIMER_SEMA_REG1	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x090))
#define APU_SEMA_STIMER_SEMA_REG1_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x094))
#define APU_SEMA_STIMER_SEMA_REG1_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x098))
#define APU_SEMA_STIMER_SEMA_REG2	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0A0))
#define APU_SEMA_STIMER_SEMA_REG2_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0A4))
#define APU_SEMA_STIMER_SEMA_REG2_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0A8))
#define APU_SEMA_STIMER_SEMA_REG3	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0B0))
#define APU_SEMA_STIMER_SEMA_REG3_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0B4))
#define APU_SEMA_STIMER_SEMA_REG3_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0B8))
#define APU_SEMA_STIMER_SEMA_REG4	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0C0))
#define APU_SEMA_STIMER_SEMA_REG4_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0C4))
#define APU_SEMA_STIMER_SEMA_REG4_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0C8))
#define APU_SEMA_STIMER_SEMA_REG5	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0D0))
#define APU_SEMA_STIMER_SEMA_REG5_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0D4))
#define APU_SEMA_STIMER_SEMA_REG5_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0D8))
#define APU_SEMA_STIMER_SEMA_REG6	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0E0))
#define APU_SEMA_STIMER_SEMA_REG6_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0E4))
#define APU_SEMA_STIMER_SEMA_REG6_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0E8))
#define APU_SEMA_STIMER_SEMA_REG7	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0F0))
#define APU_SEMA_STIMER_SEMA_REG7_SET	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0F4))
#define APU_SEMA_STIMER_SEMA_REG7_CLR	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x0F8))
#define APU_SEMA_STIMER_SPARE_REG_00	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x100))
#define APU_SEMA_STIMER_SPARE_REG_01	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x104))
#define APU_SEMA_STIMER_SPARE_REG_02	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x108))
#define APU_SEMA_STIMER_SPARE_REG_03	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x10C))
#define APU_SEMA_STIMER_SPARE_REG_04	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x110))
#define APU_SEMA_STIMER_SPARE_REG_05	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x114))
#define APU_SEMA_STIMER_SPARE_REG_06	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x118))
#define APU_SEMA_STIMER_SPARE_REG_07	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x11C))
#define APU_SEMA_STIMER_SPARE_REG_08	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x120))
#define APU_SEMA_STIMER_SPARE_REG_09	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x124))
#define APU_SEMA_STIMER_SPARE_REG_0A	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x128))
#define APU_SEMA_STIMER_SPARE_REG_0B	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x12C))
#define APU_SEMA_STIMER_SPARE_REG_0C	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x130))
#define APU_SEMA_STIMER_SPARE_REG_0D	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x134))
#define APU_SEMA_STIMER_SPARE_REG_0E	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x138))
#define APU_SEMA_STIMER_SPARE_REG_0F	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x13C))
#define APU_SEMA_STIMER_SPARE_REG_10	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x140))
#define APU_SEMA_STIMER_SPARE_REG_11	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x144))
#define APU_SEMA_STIMER_SPARE_REG_12	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x148))
#define APU_SEMA_STIMER_SPARE_REG_13	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x14C))
#define APU_SEMA_STIMER_SPARE_REG_14	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x150))
#define APU_SEMA_STIMER_SPARE_REG_15	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x154))
#define APU_SEMA_STIMER_SPARE_REG_16	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x158))
#define APU_SEMA_STIMER_SPARE_REG_17	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x15C))
#define APU_SEMA_STIMER_SPARE_REG_18	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x160))
#define APU_SEMA_STIMER_SPARE_REG_19	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x164))
#define APU_SEMA_STIMER_SPARE_REG_1A	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x168))
#define APU_SEMA_STIMER_SPARE_REG_1B	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x16C))
#define APU_SEMA_STIMER_SPARE_REG_1C	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x170))
#define APU_SEMA_STIMER_SPARE_REG_1D	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x174))
#define APU_SEMA_STIMER_SPARE_REG_1E	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x178))
#define APU_SEMA_STIMER_SPARE_REG_1F	((phys_addr_t)(APU_SEMA_STIMER_BASE+0x17C))

// APB Module apu_conn_emi

// APB Module apu_edma2

// APB Module apu_edma2

// APB Module apu_edma2
//#define APU_EDMA_0_BASE (0x19027000)
#define APU_EDMA_0_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x04000)
#define APU_EDMA_0_APU_EDMA2_CTL_0	((phys_addr_t)(APU_EDMA_0_BASE+0x000))
#define APU_EDMA_0_APU_EDMA2_CFG_0	((phys_addr_t)(APU_EDMA_0_BASE+0x004))
#define APU_EDMA_0_APU_EDMA2_INTR_MASK	((phys_addr_t)(APU_EDMA_0_BASE+0x008))
#define APU_EDMA_0_APU_EDMA2_ERR_INTR_MASK	((phys_addr_t)(APU_EDMA_0_BASE+0x00C))
#define APU_EDMA_0_APU_EDMA2_INTR_STATUS	((phys_addr_t)(APU_EDMA_0_BASE+0x010))
#define APU_EDMA_0_APU_EDMA2_ERR_STATUS	((phys_addr_t)(APU_EDMA_0_BASE+0x014))
#define APU_EDMA_0_APU_EDMA2_FILL_VALUE	((phys_addr_t)(APU_EDMA_0_BASE+0x018))
#define APU_EDMA_0_APU_EDMA2_UFBC_CFG_0	((phys_addr_t)(APU_EDMA_0_BASE+0x020))
#define APU_EDMA_0_APU_EDMA2_UFBC_CFG_1	((phys_addr_t)(APU_EDMA_0_BASE+0x024))
#define APU_EDMA_0_APU_EDMA2_UFBC_INFO_0	((phys_addr_t)(APU_EDMA_0_BASE+0x028))
#define APU_EDMA_0_APU_EDMA2_UFBC_INFO_1	((phys_addr_t)(APU_EDMA_0_BASE+0x02C))
#define APU_EDMA_0_APU_EDMA2_UFBDC_CFG_0	((phys_addr_t)(APU_EDMA_0_BASE+0x030))
#define APU_EDMA_0_APU_EDMA2_UFBDC_CFG_1	((phys_addr_t)(APU_EDMA_0_BASE+0x034))
#define APU_EDMA_0_APU_EDMA2_UFBDC_INFO_0	((phys_addr_t)(APU_EDMA_0_BASE+0x038))
#define APU_EDMA_0_APU_EDMA2_CMPR_DBG_SEL	((phys_addr_t)(APU_EDMA_0_BASE+0x080))
#define APU_EDMA_0_APU_EDMA2_DECMPR_DBG_INFO	((phys_addr_t)(APU_EDMA_0_BASE+0x084))
#define APU_EDMA_0_APU_EDMA2_CMPR_DBG_INFO	((phys_addr_t)(APU_EDMA_0_BASE+0x088))
#define APU_EDMA_0_APU_EDMA2_UFBDC_VCODE_0	((phys_addr_t)(APU_EDMA_0_BASE+0x090))
#define APU_EDMA_0_APU_EDMA2_UFBDC_VCODE_1	((phys_addr_t)(APU_EDMA_0_BASE+0x094))
#define APU_EDMA_0_APU_EDMA2_UFBDC_VCODE_2	((phys_addr_t)(APU_EDMA_0_BASE+0x098))
#define APU_EDMA_0_APU_EDMA2_UFBDC_VCODE_3	((phys_addr_t)(APU_EDMA_0_BASE+0x09C))
#define APU_EDMA_0_APU_EDMA2_EXT_DESP_CFG_0	((phys_addr_t)(APU_EDMA_0_BASE+0x0A0))
#define APU_EDMA_0_APU_EDMA2_EXT_DESP_CFG_1	((phys_addr_t)(APU_EDMA_0_BASE+0x0A4))
#define APU_EDMA_0_APU_EDMA2_PMU_CTL	((phys_addr_t)(APU_EDMA_0_BASE+0x100))
#define APU_EDMA_0_APU_EDMA2_DBG_PMU_SEL	((phys_addr_t)(APU_EDMA_0_BASE+0x104))
#define APU_EDMA_0_APU_EDMA2_DBG_PMU_INFO	((phys_addr_t)(APU_EDMA_0_BASE+0x108))
#define APU_EDMA_0_APU_EDMA2_DESP0_0	((phys_addr_t)(APU_EDMA_0_BASE+0x800))
#define APU_EDMA_0_APU_EDMA2_DESP0_4	((phys_addr_t)(APU_EDMA_0_BASE+0x804))
#define APU_EDMA_0_APU_EDMA2_DESP0_8	((phys_addr_t)(APU_EDMA_0_BASE+0x808))
#define APU_EDMA_0_APU_EDMA2_DESP0_C	((phys_addr_t)(APU_EDMA_0_BASE+0x80C))
#define APU_EDMA_0_APU_EDMA2_DESP0_10	((phys_addr_t)(APU_EDMA_0_BASE+0x810))
#define APU_EDMA_0_APU_EDMA2_DESP0_14	((phys_addr_t)(APU_EDMA_0_BASE+0x814))
#define APU_EDMA_0_APU_EDMA2_DESP0_18	((phys_addr_t)(APU_EDMA_0_BASE+0x818))
#define APU_EDMA_0_APU_EDMA2_DESP0_1C	((phys_addr_t)(APU_EDMA_0_BASE+0x81C))
#define APU_EDMA_0_APU_EDMA2_DESP0_20	((phys_addr_t)(APU_EDMA_0_BASE+0x820))
#define APU_EDMA_0_APU_EDMA2_DESP0_24	((phys_addr_t)(APU_EDMA_0_BASE+0x824))
#define APU_EDMA_0_APU_EDMA2_DESP0_28	((phys_addr_t)(APU_EDMA_0_BASE+0x828))
#define APU_EDMA_0_APU_EDMA2_DESP0_2C	((phys_addr_t)(APU_EDMA_0_BASE+0x82C))
#define APU_EDMA_0_APU_EDMA2_DESP0_30	((phys_addr_t)(APU_EDMA_0_BASE+0x830))
#define APU_EDMA_0_APU_EDMA2_DESP0_34	((phys_addr_t)(APU_EDMA_0_BASE+0x834))
#define APU_EDMA_0_APU_EDMA2_DESP0_38	((phys_addr_t)(APU_EDMA_0_BASE+0x838))
#define APU_EDMA_0_APU_EDMA2_DESP0_3C	((phys_addr_t)(APU_EDMA_0_BASE+0x83C))
#define APU_EDMA_0_APU_EDMA2_DESP0_40	((phys_addr_t)(APU_EDMA_0_BASE+0x840))
#define APU_EDMA_0_APU_EDMA2_DESP0_44	((phys_addr_t)(APU_EDMA_0_BASE+0x844))
#define APU_EDMA_0_APU_EDMA2_DESP0_48	((phys_addr_t)(APU_EDMA_0_BASE+0x848))
#define APU_EDMA_0_APU_EDMA2_DESP0_4C	((phys_addr_t)(APU_EDMA_0_BASE+0x84C))
#define APU_EDMA_0_APU_EDMA2_DESP0_50	((phys_addr_t)(APU_EDMA_0_BASE+0x850))
#define APU_EDMA_0_APU_EDMA2_DESP0_54	((phys_addr_t)(APU_EDMA_0_BASE+0x854))
#define APU_EDMA_0_APU_EDMA2_DESP0_58	((phys_addr_t)(APU_EDMA_0_BASE+0x858))
#define APU_EDMA_0_APU_EDMA2_DESP0_5C	((phys_addr_t)(APU_EDMA_0_BASE+0x85C))
#define APU_EDMA_0_APU_EDMA2_DESP0_60	((phys_addr_t)(APU_EDMA_0_BASE+0x860))
#define APU_EDMA_0_APU_EDMA2_DESP1_0	((phys_addr_t)(APU_EDMA_0_BASE+0x900))
#define APU_EDMA_0_APU_EDMA2_DESP1_4	((phys_addr_t)(APU_EDMA_0_BASE+0x904))
#define APU_EDMA_0_APU_EDMA2_DESP1_8	((phys_addr_t)(APU_EDMA_0_BASE+0x908))
#define APU_EDMA_0_APU_EDMA2_DESP1_C	((phys_addr_t)(APU_EDMA_0_BASE+0x90C))
#define APU_EDMA_0_APU_EDMA2_DESP1_10	((phys_addr_t)(APU_EDMA_0_BASE+0x910))
#define APU_EDMA_0_APU_EDMA2_DESP1_14	((phys_addr_t)(APU_EDMA_0_BASE+0x914))
#define APU_EDMA_0_APU_EDMA2_DESP1_18	((phys_addr_t)(APU_EDMA_0_BASE+0x918))
#define APU_EDMA_0_APU_EDMA2_DESP1_1C	((phys_addr_t)(APU_EDMA_0_BASE+0x91C))
#define APU_EDMA_0_APU_EDMA2_DESP1_20	((phys_addr_t)(APU_EDMA_0_BASE+0x920))
#define APU_EDMA_0_APU_EDMA2_DESP1_24	((phys_addr_t)(APU_EDMA_0_BASE+0x924))
#define APU_EDMA_0_APU_EDMA2_DESP1_28	((phys_addr_t)(APU_EDMA_0_BASE+0x928))
#define APU_EDMA_0_APU_EDMA2_DESP1_2C	((phys_addr_t)(APU_EDMA_0_BASE+0x92C))
#define APU_EDMA_0_APU_EDMA2_DESP1_30	((phys_addr_t)(APU_EDMA_0_BASE+0x930))
#define APU_EDMA_0_APU_EDMA2_DESP1_34	((phys_addr_t)(APU_EDMA_0_BASE+0x934))
#define APU_EDMA_0_APU_EDMA2_DESP1_38	((phys_addr_t)(APU_EDMA_0_BASE+0x938))
#define APU_EDMA_0_APU_EDMA2_DESP1_3C	((phys_addr_t)(APU_EDMA_0_BASE+0x93C))
#define APU_EDMA_0_APU_EDMA2_DESP1_40	((phys_addr_t)(APU_EDMA_0_BASE+0x940))
#define APU_EDMA_0_APU_EDMA2_DESP1_44	((phys_addr_t)(APU_EDMA_0_BASE+0x944))
#define APU_EDMA_0_APU_EDMA2_DESP1_48	((phys_addr_t)(APU_EDMA_0_BASE+0x948))
#define APU_EDMA_0_APU_EDMA2_DESP1_4C	((phys_addr_t)(APU_EDMA_0_BASE+0x94C))
#define APU_EDMA_0_APU_EDMA2_DESP1_50	((phys_addr_t)(APU_EDMA_0_BASE+0x950))
#define APU_EDMA_0_APU_EDMA2_DESP1_54	((phys_addr_t)(APU_EDMA_0_BASE+0x954))
#define APU_EDMA_0_APU_EDMA2_DESP1_58	((phys_addr_t)(APU_EDMA_0_BASE+0x958))
#define APU_EDMA_0_APU_EDMA2_DESP1_5C	((phys_addr_t)(APU_EDMA_0_BASE+0x95C))
#define APU_EDMA_0_APU_EDMA2_DESP1_60	((phys_addr_t)(APU_EDMA_0_BASE+0x960))
#define APU_EDMA_0_APU_EDMA2_DESP2_0	((phys_addr_t)(APU_EDMA_0_BASE+0xA00))
#define APU_EDMA_0_APU_EDMA2_DESP2_4	((phys_addr_t)(APU_EDMA_0_BASE+0xA04))
#define APU_EDMA_0_APU_EDMA2_DESP2_8	((phys_addr_t)(APU_EDMA_0_BASE+0xA08))
#define APU_EDMA_0_APU_EDMA2_DESP2_C	((phys_addr_t)(APU_EDMA_0_BASE+0xA0C))
#define APU_EDMA_0_APU_EDMA2_DESP2_10	((phys_addr_t)(APU_EDMA_0_BASE+0xA10))
#define APU_EDMA_0_APU_EDMA2_DESP2_14	((phys_addr_t)(APU_EDMA_0_BASE+0xA14))
#define APU_EDMA_0_APU_EDMA2_DESP2_18	((phys_addr_t)(APU_EDMA_0_BASE+0xA18))
#define APU_EDMA_0_APU_EDMA2_DESP2_1C	((phys_addr_t)(APU_EDMA_0_BASE+0xA1C))
#define APU_EDMA_0_APU_EDMA2_DESP2_20	((phys_addr_t)(APU_EDMA_0_BASE+0xA20))
#define APU_EDMA_0_APU_EDMA2_DESP2_24	((phys_addr_t)(APU_EDMA_0_BASE+0xA24))
#define APU_EDMA_0_APU_EDMA2_DESP2_28	((phys_addr_t)(APU_EDMA_0_BASE+0xA28))
#define APU_EDMA_0_APU_EDMA2_DESP2_2C	((phys_addr_t)(APU_EDMA_0_BASE+0xA2C))
#define APU_EDMA_0_APU_EDMA2_DESP2_30	((phys_addr_t)(APU_EDMA_0_BASE+0xA30))
#define APU_EDMA_0_APU_EDMA2_DESP2_34	((phys_addr_t)(APU_EDMA_0_BASE+0xA34))
#define APU_EDMA_0_APU_EDMA2_DESP2_38	((phys_addr_t)(APU_EDMA_0_BASE+0xA38))
#define APU_EDMA_0_APU_EDMA2_DESP2_3C	((phys_addr_t)(APU_EDMA_0_BASE+0xA3C))
#define APU_EDMA_0_APU_EDMA2_DESP2_40	((phys_addr_t)(APU_EDMA_0_BASE+0xA40))
#define APU_EDMA_0_APU_EDMA2_DESP2_44	((phys_addr_t)(APU_EDMA_0_BASE+0xA44))
#define APU_EDMA_0_APU_EDMA2_DESP2_48	((phys_addr_t)(APU_EDMA_0_BASE+0xA48))
#define APU_EDMA_0_APU_EDMA2_DESP2_4C	((phys_addr_t)(APU_EDMA_0_BASE+0xA4C))
#define APU_EDMA_0_APU_EDMA2_DESP2_50	((phys_addr_t)(APU_EDMA_0_BASE+0xA50))
#define APU_EDMA_0_APU_EDMA2_DESP2_54	((phys_addr_t)(APU_EDMA_0_BASE+0xA54))
#define APU_EDMA_0_APU_EDMA2_DESP2_58	((phys_addr_t)(APU_EDMA_0_BASE+0xA58))
#define APU_EDMA_0_APU_EDMA2_DESP2_5C	((phys_addr_t)(APU_EDMA_0_BASE+0xA5C))
#define APU_EDMA_0_APU_EDMA2_DESP2_60	((phys_addr_t)(APU_EDMA_0_BASE+0xA60))
#define APU_EDMA_0_APU_EDMA2_DESP3_0	((phys_addr_t)(APU_EDMA_0_BASE+0xB00))
#define APU_EDMA_0_APU_EDMA2_DESP3_4	((phys_addr_t)(APU_EDMA_0_BASE+0xB04))
#define APU_EDMA_0_APU_EDMA2_DESP3_8	((phys_addr_t)(APU_EDMA_0_BASE+0xB08))
#define APU_EDMA_0_APU_EDMA2_DESP3_C	((phys_addr_t)(APU_EDMA_0_BASE+0xB0C))
#define APU_EDMA_0_APU_EDMA2_DESP3_10	((phys_addr_t)(APU_EDMA_0_BASE+0xB10))
#define APU_EDMA_0_APU_EDMA2_DESP3_14	((phys_addr_t)(APU_EDMA_0_BASE+0xB14))
#define APU_EDMA_0_APU_EDMA2_DESP3_18	((phys_addr_t)(APU_EDMA_0_BASE+0xB18))
#define APU_EDMA_0_APU_EDMA2_DESP3_1C	((phys_addr_t)(APU_EDMA_0_BASE+0xB1C))
#define APU_EDMA_0_APU_EDMA2_DESP3_20	((phys_addr_t)(APU_EDMA_0_BASE+0xB20))
#define APU_EDMA_0_APU_EDMA2_DESP3_24	((phys_addr_t)(APU_EDMA_0_BASE+0xB24))
#define APU_EDMA_0_APU_EDMA2_DESP3_28	((phys_addr_t)(APU_EDMA_0_BASE+0xB28))
#define APU_EDMA_0_APU_EDMA2_DESP3_2C	((phys_addr_t)(APU_EDMA_0_BASE+0xB2C))
#define APU_EDMA_0_APU_EDMA2_DESP3_30	((phys_addr_t)(APU_EDMA_0_BASE+0xB30))
#define APU_EDMA_0_APU_EDMA2_DESP3_34	((phys_addr_t)(APU_EDMA_0_BASE+0xB34))
#define APU_EDMA_0_APU_EDMA2_DESP3_38	((phys_addr_t)(APU_EDMA_0_BASE+0xB38))
#define APU_EDMA_0_APU_EDMA2_DESP3_3C	((phys_addr_t)(APU_EDMA_0_BASE+0xB3C))
#define APU_EDMA_0_APU_EDMA2_DESP3_40	((phys_addr_t)(APU_EDMA_0_BASE+0xB40))
#define APU_EDMA_0_APU_EDMA2_DESP3_44	((phys_addr_t)(APU_EDMA_0_BASE+0xB44))
#define APU_EDMA_0_APU_EDMA2_DESP3_48	((phys_addr_t)(APU_EDMA_0_BASE+0xB48))
#define APU_EDMA_0_APU_EDMA2_DESP3_4C	((phys_addr_t)(APU_EDMA_0_BASE+0xB4C))
#define APU_EDMA_0_APU_EDMA2_DESP3_50	((phys_addr_t)(APU_EDMA_0_BASE+0xB50))
#define APU_EDMA_0_APU_EDMA2_DESP3_54	((phys_addr_t)(APU_EDMA_0_BASE+0xB54))
#define APU_EDMA_0_APU_EDMA2_DESP3_58	((phys_addr_t)(APU_EDMA_0_BASE+0xB58))
#define APU_EDMA_0_APU_EDMA2_DESP3_5C	((phys_addr_t)(APU_EDMA_0_BASE+0xB5C))
#define APU_EDMA_0_APU_EDMA2_DESP3_60	((phys_addr_t)(APU_EDMA_0_BASE+0xB60))
#define APU_EDMA_0_APU_EDMA2_DESP4_0	((phys_addr_t)(APU_EDMA_0_BASE+0xC00))
#define APU_EDMA_0_APU_EDMA2_DESP4_4	((phys_addr_t)(APU_EDMA_0_BASE+0xC04))
#define APU_EDMA_0_APU_EDMA2_DESP4_8	((phys_addr_t)(APU_EDMA_0_BASE+0xC08))
#define APU_EDMA_0_APU_EDMA2_DESP4_C	((phys_addr_t)(APU_EDMA_0_BASE+0xC0C))
#define APU_EDMA_0_APU_EDMA2_DESP4_10	((phys_addr_t)(APU_EDMA_0_BASE+0xC10))
#define APU_EDMA_0_APU_EDMA2_DESP4_14	((phys_addr_t)(APU_EDMA_0_BASE+0xC14))
#define APU_EDMA_0_APU_EDMA2_DESP4_18	((phys_addr_t)(APU_EDMA_0_BASE+0xC18))
#define APU_EDMA_0_APU_EDMA2_DESP4_1C	((phys_addr_t)(APU_EDMA_0_BASE+0xC1C))
#define APU_EDMA_0_APU_EDMA2_DESP4_20	((phys_addr_t)(APU_EDMA_0_BASE+0xC20))
#define APU_EDMA_0_APU_EDMA2_DESP4_24	((phys_addr_t)(APU_EDMA_0_BASE+0xC24))
#define APU_EDMA_0_APU_EDMA2_DESP4_28	((phys_addr_t)(APU_EDMA_0_BASE+0xC28))
#define APU_EDMA_0_APU_EDMA2_DESP4_2C	((phys_addr_t)(APU_EDMA_0_BASE+0xC2C))
#define APU_EDMA_0_APU_EDMA2_DESP4_30	((phys_addr_t)(APU_EDMA_0_BASE+0xC30))
#define APU_EDMA_0_APU_EDMA2_DESP4_34	((phys_addr_t)(APU_EDMA_0_BASE+0xC34))
#define APU_EDMA_0_APU_EDMA2_DESP4_38	((phys_addr_t)(APU_EDMA_0_BASE+0xC38))
#define APU_EDMA_0_APU_EDMA2_DESP4_3C	((phys_addr_t)(APU_EDMA_0_BASE+0xC3C))
#define APU_EDMA_0_APU_EDMA2_DESP4_40	((phys_addr_t)(APU_EDMA_0_BASE+0xC40))
#define APU_EDMA_0_APU_EDMA2_DESP4_44	((phys_addr_t)(APU_EDMA_0_BASE+0xC44))
#define APU_EDMA_0_APU_EDMA2_DESP4_48	((phys_addr_t)(APU_EDMA_0_BASE+0xC48))
#define APU_EDMA_0_APU_EDMA2_DESP4_4C	((phys_addr_t)(APU_EDMA_0_BASE+0xC4C))
#define APU_EDMA_0_APU_EDMA2_DESP4_50	((phys_addr_t)(APU_EDMA_0_BASE+0xC50))
#define APU_EDMA_0_APU_EDMA2_DESP4_54	((phys_addr_t)(APU_EDMA_0_BASE+0xC54))
#define APU_EDMA_0_APU_EDMA2_DESP4_58	((phys_addr_t)(APU_EDMA_0_BASE+0xC58))
#define APU_EDMA_0_APU_EDMA2_DESP4_5C	((phys_addr_t)(APU_EDMA_0_BASE+0xC5C))
#define APU_EDMA_0_APU_EDMA2_DESP4_60	((phys_addr_t)(APU_EDMA_0_BASE+0xC60))
#define APU_EDMA_0_APU_EDMA2_DESP5_0	((phys_addr_t)(APU_EDMA_0_BASE+0xD00))
#define APU_EDMA_0_APU_EDMA2_DESP5_4	((phys_addr_t)(APU_EDMA_0_BASE+0xD04))
#define APU_EDMA_0_APU_EDMA2_DESP5_8	((phys_addr_t)(APU_EDMA_0_BASE+0xD08))
#define APU_EDMA_0_APU_EDMA2_DESP5_C	((phys_addr_t)(APU_EDMA_0_BASE+0xD0C))
#define APU_EDMA_0_APU_EDMA2_DESP5_10	((phys_addr_t)(APU_EDMA_0_BASE+0xD10))
#define APU_EDMA_0_APU_EDMA2_DESP5_14	((phys_addr_t)(APU_EDMA_0_BASE+0xD14))
#define APU_EDMA_0_APU_EDMA2_DESP5_18	((phys_addr_t)(APU_EDMA_0_BASE+0xD18))
#define APU_EDMA_0_APU_EDMA2_DESP5_1C	((phys_addr_t)(APU_EDMA_0_BASE+0xD1C))
#define APU_EDMA_0_APU_EDMA2_DESP5_20	((phys_addr_t)(APU_EDMA_0_BASE+0xD20))
#define APU_EDMA_0_APU_EDMA2_DESP5_24	((phys_addr_t)(APU_EDMA_0_BASE+0xD24))
#define APU_EDMA_0_APU_EDMA2_DESP5_28	((phys_addr_t)(APU_EDMA_0_BASE+0xD28))
#define APU_EDMA_0_APU_EDMA2_DESP5_2C	((phys_addr_t)(APU_EDMA_0_BASE+0xD2C))
#define APU_EDMA_0_APU_EDMA2_DESP5_30	((phys_addr_t)(APU_EDMA_0_BASE+0xD30))
#define APU_EDMA_0_APU_EDMA2_DESP5_34	((phys_addr_t)(APU_EDMA_0_BASE+0xD34))
#define APU_EDMA_0_APU_EDMA2_DESP5_38	((phys_addr_t)(APU_EDMA_0_BASE+0xD38))
#define APU_EDMA_0_APU_EDMA2_DESP5_3C	((phys_addr_t)(APU_EDMA_0_BASE+0xD3C))
#define APU_EDMA_0_APU_EDMA2_DESP5_40	((phys_addr_t)(APU_EDMA_0_BASE+0xD40))
#define APU_EDMA_0_APU_EDMA2_DESP5_44	((phys_addr_t)(APU_EDMA_0_BASE+0xD44))
#define APU_EDMA_0_APU_EDMA2_DESP5_48	((phys_addr_t)(APU_EDMA_0_BASE+0xD48))
#define APU_EDMA_0_APU_EDMA2_DESP5_4C	((phys_addr_t)(APU_EDMA_0_BASE+0xD4C))
#define APU_EDMA_0_APU_EDMA2_DESP5_50	((phys_addr_t)(APU_EDMA_0_BASE+0xD50))
#define APU_EDMA_0_APU_EDMA2_DESP5_54	((phys_addr_t)(APU_EDMA_0_BASE+0xD54))
#define APU_EDMA_0_APU_EDMA2_DESP5_58	((phys_addr_t)(APU_EDMA_0_BASE+0xD58))
#define APU_EDMA_0_APU_EDMA2_DESP5_5C	((phys_addr_t)(APU_EDMA_0_BASE+0xD5C))
#define APU_EDMA_0_APU_EDMA2_DESP5_60	((phys_addr_t)(APU_EDMA_0_BASE+0xD60))

// APB Module apu_edma2

// APB Module apusys_vcore
//#define APUSYS_VCORE_BASE (0x19029000)
#define APUSYS_VCORE_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x05000)
#define APUSYS_VCORE_CG_CON	((phys_addr_t)(APUSYS_VCORE_BASE+0x000))
#define APUSYS_VCORE_CG_SET	((phys_addr_t)(APUSYS_VCORE_BASE+0x004))
#define APUSYS_VCORE_CG_CLR	((phys_addr_t)(APUSYS_VCORE_BASE+0x008))
#define APUSYS_VCORE_SW_RST	((phys_addr_t)(APUSYS_VCORE_BASE+0x00C))
#define APUSYS_VCORE_DBG_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x010))
#define APUSYS_VCORE_AXI_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x014))
#define APUSYS_VCORE_AXI_M_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x018))
#define APUSYS_VCORE_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x01C))
#define APUSYS_VCORE_CABGEN_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x020))
#define APUSYS_VCORE_XPU_GALS_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x024))
#define APUSYS_VCORE_MM_FBG_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x028))
#define APUSYS_VCORE_MM1_FBG_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x02C))
#define APUSYS_VCORE_ACP_GALS_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x030))
#define APUSYS_VCORE_SYS_GALS_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x034))
#define APUSYS_VCORE_SOC_RSC_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x038))
#define APUSYS_VCORE_APB_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x03C))
#define APUSYS_VCORE_APB_APC_STS	((phys_addr_t)(APUSYS_VCORE_BASE+0x040))
#define APUSYS_VCORE_ADL_APC_STS	((phys_addr_t)(APUSYS_VCORE_BASE+0x044))
#define APUSYS_VCORE_GSM_APC_STS0	((phys_addr_t)(APUSYS_VCORE_BASE+0x048))
#define APUSYS_VCORE_GSM_APC_STS1	((phys_addr_t)(APUSYS_VCORE_BASE+0x04C))
#define APUSYS_VCORE_GSM_APC_STS2	((phys_addr_t)(APUSYS_VCORE_BASE+0x050))
#define APUSYS_VCORE_GSM_APC_STS3	((phys_addr_t)(APUSYS_VCORE_BASE+0x054))
#define APUSYS_VCORE_MDOM_CTRL	((phys_addr_t)(APUSYS_VCORE_BASE+0x058))
#define APUSYS_VCORE_CAM_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x060))
#define APUSYS_VCORE_IMG_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x064))
#define APUSYS_VCORE_AHB_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x068))
#define APUSYS_VCORE_MM0_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x06C))
#define APUSYS_VCORE_MM1_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x070))
#define APUSYS_VCORE_MM2_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x074))
#define APUSYS_VCORE_MM3_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x078))
#define APUSYS_VCORE_XPU_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x07C))
#define APUSYS_VCORE_ACP_GALS_DBG	((phys_addr_t)(APUSYS_VCORE_BASE+0x080))
#define APUSYS_VCORE_CAM_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x084))
#define APUSYS_VCORE_XPU_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x088))
#define APUSYS_VCORE_MM0_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x08C))
#define APUSYS_VCORE_MM1_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x090))
#define APUSYS_VCORE_MM2_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x094))
#define APUSYS_VCORE_MM3_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x098))
#define APUSYS_VCORE_ACP_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x09C))
#define APUSYS_VCORE_GALS_DBG0	((phys_addr_t)(APUSYS_VCORE_BASE+0x0A0))
#define APUSYS_VCORE_GALS_DBG1	((phys_addr_t)(APUSYS_VCORE_BASE+0x0A4))
#define APUSYS_VCORE_SPARE0	((phys_addr_t)(APUSYS_VCORE_BASE+0x0A8))
#define APUSYS_VCORE_SPARE1	((phys_addr_t)(APUSYS_VCORE_BASE+0x0AC))
#define APUSYS_VCORE_SPARE2	((phys_addr_t)(APUSYS_VCORE_BASE+0x0B0))
#define APUSYS_VCORE_SPARE3	((phys_addr_t)(APUSYS_VCORE_BASE+0x0B4))
#define APUSYS_VCORE_SPARE4	((phys_addr_t)(APUSYS_VCORE_BASE+0x0B8))
#define APUSYS_VCORE_SPARE5	((phys_addr_t)(APUSYS_VCORE_BASE+0x0BC))
#define APUSYS_VCORE_SPARE6	((phys_addr_t)(APUSYS_VCORE_BASE+0x0C0))
#define APUSYS_VCORE_SPARE7	((phys_addr_t)(APUSYS_VCORE_BASE+0x0C4))

// APB Module apu_vpu

// APB Module apu_vpu

// APB Module apu_vpu

// APB Module apu_mdla
//#define APU_MDLA0_BASE (0x19034000)
#define APU_MDLA0_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x06000)
#define APU_MDLA0_APU_MDLA_CG_CON	((phys_addr_t)(APU_MDLA0_BASE+0x000))
#define APU_MDLA0_APU_MDLA_CG_SET	((phys_addr_t)(APU_MDLA0_BASE+0x004))
#define APU_MDLA0_APU_MDLA_CG_CLR	((phys_addr_t)(APU_MDLA0_BASE+0x008))
#define APU_MDLA0_APU_MDLA_SW_RST	((phys_addr_t)(APU_MDLA0_BASE+0x00C))
#define APU_MDLA0_APU_MDLA_MBIST_MODE0	((phys_addr_t)(APU_MDLA0_BASE+0x010))
#define APU_MDLA0_APU_MDLA_MBIST_MODE1	((phys_addr_t)(APU_MDLA0_BASE+0x014))
#define APU_MDLA0_APU_MDLA_MBIST_CTL	((phys_addr_t)(APU_MDLA0_BASE+0x018))
#define APU_MDLA0_APU_MDLA_AXI_BIST_CTL	((phys_addr_t)(APU_MDLA0_BASE+0x01C))
#define APU_MDLA0_APU_MDLA_AXI_BIST_STA	((phys_addr_t)(APU_MDLA0_BASE+0x020))
#define APU_MDLA0_APU_MDLA_MBIST_DEFAULT_DELSEL	((phys_addr_t)(APU_MDLA0_BASE+0x024))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_CMDE	((phys_addr_t)(APU_MDLA0_BASE+0x028))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_CONV	((phys_addr_t)(APU_MDLA0_BASE+0x02C))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_CBLD	((phys_addr_t)(APU_MDLA0_BASE+0x030))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_CB_0	((phys_addr_t)(APU_MDLA0_BASE+0x034))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_CB_1	((phys_addr_t)(APU_MDLA0_BASE+0x038))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_STE	((phys_addr_t)(APU_MDLA0_BASE+0x03C))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_SB_0	((phys_addr_t)(APU_MDLA0_BASE+0x040))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_SB_1	((phys_addr_t)(APU_MDLA0_BASE+0x044))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_EWE_0	((phys_addr_t)(APU_MDLA0_BASE+0x048))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_EWE_1	((phys_addr_t)(APU_MDLA0_BASE+0x04C))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_EWE_2	((phys_addr_t)(APU_MDLA0_BASE+0x050))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_WDEC	((phys_addr_t)(APU_MDLA0_BASE+0x054))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_RQU_0	((phys_addr_t)(APU_MDLA0_BASE+0x058))
#define APU_MDLA0_APU_MDLA_SRAM_DELSEL_RQU_1	((phys_addr_t)(APU_MDLA0_BASE+0x05C))
#define APU_MDLA0_APU_MDLA_RP_RST	((phys_addr_t)(APU_MDLA0_BASE+0x060))
#define APU_MDLA0_APU_MDLA_RP_CON	((phys_addr_t)(APU_MDLA0_BASE+0x064))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_0	((phys_addr_t)(APU_MDLA0_BASE+0x068))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_1	((phys_addr_t)(APU_MDLA0_BASE+0x06C))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_2	((phys_addr_t)(APU_MDLA0_BASE+0x070))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_3	((phys_addr_t)(APU_MDLA0_BASE+0x074))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_4	((phys_addr_t)(APU_MDLA0_BASE+0x078))
#define APU_MDLA0_APU_MDLA_RP_PRE_FUSE_5	((phys_addr_t)(APU_MDLA0_BASE+0x07C))
#define APU_MDLA0_APU_MDLA_SPARE_0	((phys_addr_t)(APU_MDLA0_BASE+0x080))
#define APU_MDLA0_APU_MDLA_SPARE_1	((phys_addr_t)(APU_MDLA0_BASE+0x084))
#define APU_MDLA0_APU_MDLA_SPARE_2	((phys_addr_t)(APU_MDLA0_BASE+0x088))
#define APU_MDLA0_APU_MDLA_SPARE_3	((phys_addr_t)(APU_MDLA0_BASE+0x08C))
#define APU_MDLA0_APU_MDLA_SPARE_4	((phys_addr_t)(APU_MDLA0_BASE+0x090))
#define APU_MDLA0_APU_MDLA_SPARE_5	((phys_addr_t)(APU_MDLA0_BASE+0x094))
#define APU_MDLA0_APU_MDLA_SPARE_6	((phys_addr_t)(APU_MDLA0_BASE+0x098))
#define APU_MDLA0_APU_MDLA_SPARE_7	((phys_addr_t)(APU_MDLA0_BASE+0x09C))
#define APU_MDLA0_APU_MDLA_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x110))
#define APU_MDLA0_APU_MDLA_CSYSREQ	((phys_addr_t)(APU_MDLA0_BASE+0x114))
#define APU_MDLA0_APU_MDLA_CSYSACK	((phys_addr_t)(APU_MDLA0_BASE+0x118))
#define APU_MDLA0_APU_MDLA_AXI_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x120))
#define APU_MDLA0_APU_MDLA_AXI1_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x124))
#define APU_MDLA0_APU_MDLA_APB_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x128))
#define APU_MDLA0_APU_MDLA_APB_STA	((phys_addr_t)(APU_MDLA0_BASE+0x12C))
#define APU_MDLA0_APU_MDLA_GALS_M0_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x130))
#define APU_MDLA0_APU_MDLA_GALS_M1_CTRL	((phys_addr_t)(APU_MDLA0_BASE+0x134))
#define APU_MDLA0_APU_MDLA_GALS_STA	((phys_addr_t)(APU_MDLA0_BASE+0x138))
#define APU_MDLA0_APU_MDLA_AXI_GALS_DBG	((phys_addr_t)(APU_MDLA0_BASE+0x13C))
#define APU_MDLA0_APU_MDLA_SES_CTL0	((phys_addr_t)(APU_MDLA0_BASE+0x140))
#define APU_MDLA0_APU_MDLA_SES_CTL1	((phys_addr_t)(APU_MDLA0_BASE+0x144))
#define APU_MDLA0_APU_MDLA_SES_CTL2	((phys_addr_t)(APU_MDLA0_BASE+0x148))

//#define APU_MDLA0_CMDE_BASE (0x19036000)
#define APU_MDLA0_CMDE_BASE (APMCU_RIUBASE+X32_APUSYS_BASE+0x08000)
// bit0: idle, bit4: swcmd done
#define APU_MDLA0_CMDE_INT_STATUS ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x504))
#define APU_MDLA0_CMDE_INT_ENABLE ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x508))
#define APU_MDLA0_CMDE_INT_MASK   ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x50c))
#define APU_MDLA0_CMDE_510        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x510))
#define APU_MDLA0_CMDE_514        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x514))
#define APU_MDLA0_CMDE_518        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x518))
#define APU_MDLA0_CMDE_51c        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x51c))

#define APU_MDLA0_CMDE_520        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x520))
#define APU_MDLA0_CMDE_524        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x524))
#define APU_MDLA0_CMDE_528        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x528))
#define APU_MDLA0_CMDE_52c        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x52c))
#define APU_MDLA0_CMDE_530        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x530))
#define APU_MDLA0_CMDE_534        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x534))
#define APU_MDLA0_CMDE_538        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x538))
#define APU_MDLA0_CMDE_53c        ((phys_addr_t)(APU_MDLA0_CMDE_BASE+0x53c))

#endif
