<stg><name>single_conv_test</name>


<trans_list>

<trans id="3467" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4843" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4844" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3516" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3567" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3614" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3619" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3621" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3631" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3637" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3646" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3648" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3649" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3651" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3653" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3657" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3658" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3659" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3660" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3663" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3664" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3665" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3670" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="238" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="238" to="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3725" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3732" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3735" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3736" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3737" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3738" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3739" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3741" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3742" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3748" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3753" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="268" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3756" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3757" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3762" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3767" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3771" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3772" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3773" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3775" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3776" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3777" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3778" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3779" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3784" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3785" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3786" from="298" to="299">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="298" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3789" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3790" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3792" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3793" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3794" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3795" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3796" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3800" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3801" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3803" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3805" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3806" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3807" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3808" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3810" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3811" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3812" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3813" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3814" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3815" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3816" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3817" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3820" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3822" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3823" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3824" from="333" to="334">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="333" to="338">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3830" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3836" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3858" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="393" to="394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="393" to="403">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3890" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3893" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3901" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3904" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3907" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3908" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3909" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3910" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3911" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3913" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3915" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3916" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3917" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3918" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3919" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3923" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="428" to="429">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="428" to="433">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="458" to="459">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="458" to="463">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="488" to="489">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="488" to="493">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="518" to="519">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="518" to="523">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4053" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4055" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4057" from="548" to="549">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="548" to="553">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4060" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4062" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4067" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4068" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4069" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4070" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4071" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4072" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4073" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4075" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4076" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4077" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4078" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4079" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4080" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4081" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4082" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4083" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4084" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4085" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4086" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4087" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4088" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4089" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4090" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4091" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4092" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4093" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4095" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4096" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4097" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4098" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4099" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4100" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4101" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4103" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4107" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4116" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4120" from="608" to="609">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="608" to="613">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4123" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4125" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4129" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4130" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4131" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4132" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4133" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4134" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4135" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4136" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4139" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4140" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4141" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4142" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4143" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4144" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4145" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4146" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4147" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4148" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4149" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4150" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4151" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4152" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4153" from="638" to="639">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4154" from="638" to="643">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4156" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4157" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4158" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4159" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4160" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4162" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4163" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4164" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4165" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4166" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4168" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4169" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4170" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4171" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4172" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4173" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4174" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4175" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4176" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4177" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4178" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4179" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4180" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4181" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4182" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4183" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4184" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4185" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4186" from="668" to="669">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4187" from="668" to="678">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4189" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4190" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4191" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4192" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4193" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4194" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4195" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4196" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4197" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4198" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4200" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4201" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4202" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4203" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4204" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4205" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4206" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4207" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4208" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4209" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4210" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4211" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4212" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4213" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4214" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4215" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4216" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4217" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4218" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4219" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4220" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4221" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4222" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4223" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4224" from="703" to="704">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4225" from="703" to="708">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4227" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4228" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4229" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4230" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4231" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4233" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4234" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4235" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4236" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4237" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4238" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4239" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4240" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4241" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4242" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4243" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4244" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4245" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4246" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4247" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4248" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4249" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4251" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4253" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4254" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4256" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="733" to="734">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="733" to="743">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4292" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="768" to="769">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="768" to="773">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4299" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4310" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4311" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4312" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4314" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4316" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4317" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4318" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4319" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4320" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4321" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4322" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4323" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4324" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4325" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4326" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4327" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4328" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4329" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4330" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4331" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4332" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4333" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4334" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4335" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4336" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4337" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4338" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4339" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4340" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4341" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4342" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4354" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4355" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4357" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4358" from="828" to="829">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4359" from="828" to="838">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4361" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4362" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4363" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4365" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4367" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4368" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4369" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4370" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4372" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4373" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4381" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4386" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4391" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="863" to="864">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4397" from="863" to="868">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4401" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4422" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4423" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4424" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4425" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4427" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4429" from="893" to="894">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4430" from="893" to="898">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4432" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4433" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4434" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4435" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4436" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4446" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4448" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4449" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4450" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4451" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4452" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4453" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4454" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4455" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4456" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4457" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4458" from="919" to="920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4459" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4460" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4461" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4462" from="923" to="924">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4463" from="923" to="928">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4465" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4466" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4467" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4468" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4469" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4471" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4473" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4474" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4475" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4476" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4478" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4479" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4480" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4481" from="939" to="940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4482" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4483" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4484" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4485" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4486" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4487" from="945" to="946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4488" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4489" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4490" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4491" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4492" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4493" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4494" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4495" from="953" to="954">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4496" from="953" to="958">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4498" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4499" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4500" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4501" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4502" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4504" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4505" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4506" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4507" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4508" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4509" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4510" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4511" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4512" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4513" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4514" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4515" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4516" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4517" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4518" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4519" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4520" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4521" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4522" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4523" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4524" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4525" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4526" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4527" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4528" from="983" to="984">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4529" from="983" to="988">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4531" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4532" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4533" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4534" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4539" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4540" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4541" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4542" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4543" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4544" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4545" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4546" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4547" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4548" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4549" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4550" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4551" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4552" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4553" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4554" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4557" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4558" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4559" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4560" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4561" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4562" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4563" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4564" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4565" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4566" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4567" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4568" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4569" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4570" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4571" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4572" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4573" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4574" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4575" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4576" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4577" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4578" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4579" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4580" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4581" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4582" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4583" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4584" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4585" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4586" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4587" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4588" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4589" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4590" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4591" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4592" from="1043" to="1048">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4598" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4600" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4601" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4602" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4603" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4604" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4605" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4606" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4607" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4608" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4609" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4610" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4611" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4612" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4613" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4614" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4615" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4616" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4619" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4620" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4621" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="1073" to="1078">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4638" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4639" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4640" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4641" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4642" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4643" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4644" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4645" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4646" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4647" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4648" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4649" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4650" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4651" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4652" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4653" from="1099" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4654" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4655" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4656" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="1103" to="1113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4660" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4661" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4662" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4663" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4664" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4665" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4666" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4667" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4668" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4669" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4671" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4672" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4673" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4674" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4675" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4676" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4677" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4678" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4679" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4680" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4681" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4682" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4683" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4684" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4685" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4686" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4687" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4688" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4689" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4690" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4691" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4692" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4693" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4694" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4695" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4696" from="1138" to="1143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4698" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4699" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4700" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4701" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4702" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4704" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4705" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4706" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4707" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4708" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4709" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4710" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4711" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4712" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4713" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4714" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="1156" to="1157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4718" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4719" from="1159" to="1160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4720" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4721" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4722" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4723" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4724" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4725" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4726" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4727" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4728" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4729" from="1168" to="1178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4731" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4732" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4733" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4734" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4735" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4736" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4737" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4738" from="1176" to="1177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4739" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4740" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4742" from="1179" to="1180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4743" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4744" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4745" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4746" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4747" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4748" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4749" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4750" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4751" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4752" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4753" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4754" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4755" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4756" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4757" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4758" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4759" from="1196" to="1197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4760" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4761" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4762" from="1199" to="1200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4763" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4764" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4765" from="1202" to="1203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4766" from="1203" to="1204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4767" from="1203" to="1208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4769" from="1204" to="1205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4770" from="1205" to="1206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4771" from="1206" to="1207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4772" from="1207" to="1208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4773" from="1208" to="1209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4775" from="1209" to="1210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4776" from="1210" to="1211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4777" from="1211" to="1212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4778" from="1212" to="1213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4779" from="1213" to="1214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4780" from="1214" to="1215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4781" from="1215" to="1216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4782" from="1216" to="1217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4783" from="1217" to="1218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4784" from="1218" to="1219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4785" from="1219" to="1220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4786" from="1220" to="1221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4787" from="1221" to="1222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4788" from="1222" to="1223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4789" from="1223" to="1224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4790" from="1224" to="1225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4791" from="1225" to="1226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4792" from="1226" to="1227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4793" from="1227" to="1228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4794" from="1228" to="1229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4795" from="1229" to="1230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4796" from="1230" to="1231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4797" from="1231" to="1232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4798" from="1232" to="1233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4799" from="1233" to="1234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4800" from="1234" to="1235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4801" from="1235" to="1236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4802" from="1236" to="1237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4803" from="1237" to="1238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4804" from="1238" to="1239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4805" from="1239" to="1240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4806" from="1240" to="1241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4807" from="1241" to="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4808" from="1242" to="1243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4809" from="1243" to="1244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4810" from="1244" to="1245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4811" from="1245" to="1246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4812" from="1246" to="1247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4813" from="1247" to="1248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4814" from="1248" to="1249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4815" from="1249" to="1250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4816" from="1250" to="1251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4817" from="1251" to="1252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4818" from="1252" to="1253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4819" from="1253" to="1254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4820" from="1254" to="1255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4821" from="1255" to="1256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4822" from="1256" to="1257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4823" from="1257" to="1258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4824" from="1258" to="1259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4825" from="1259" to="1260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4826" from="1260" to="1261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4827" from="1261" to="1262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4828" from="1262" to="1263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4829" from="1263" to="1264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4830" from="1263" to="1273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4832" from="1264" to="1265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4833" from="1265" to="1266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4834" from="1266" to="1267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4835" from="1267" to="1268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4836" from="1268" to="1269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4837" from="1269" to="1270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4838" from="1270" to="1271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4839" from="1271" to="1272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4840" from="1272" to="1273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4841" from="1273" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %imgtotal) nounwind, !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([144 x i32]* %weitotal) nounwind, !map !76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %outtotal) nounwind, !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @single_conv_test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:4  %conv_output_0 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_0"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:5  %conv_output_1 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_1"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:6  %conv_output_2 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_2"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:7  %conv_output_3 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_3"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:8  %conv_output_4 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_4"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:9  %conv_output_5 = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="conv_output_5"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:10  %img = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="img"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %single_conv_test_label9 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="1287" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="1288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1289" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %.preheader4.preheader, label %single_conv_test_label9

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label9:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="1292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label9:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
single_conv_test_label9:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="1294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
single_conv_test_label9:3  %zext_ln110 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="1295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:4  %conv_output_0_addr = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_0_addr"/></StgValue>
</operation>

<operation id="1296" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:5  store i32 0, i32* %conv_output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:6  %conv_output_1_addr = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_1_addr"/></StgValue>
</operation>

<operation id="1298" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:7  store i32 0, i32* %conv_output_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:8  %conv_output_2_addr = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_2_addr"/></StgValue>
</operation>

<operation id="1300" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:9  store i32 0, i32* %conv_output_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:10  %conv_output_3_addr = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_3_addr"/></StgValue>
</operation>

<operation id="1302" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:11  store i32 0, i32* %conv_output_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:12  %conv_output_4_addr = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_4_addr"/></StgValue>
</operation>

<operation id="1304" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:13  store i32 0, i32* %conv_output_4_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label9:14  %conv_output_5_addr = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="conv_output_5_addr"/></StgValue>
</operation>

<operation id="1306" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
single_conv_test_label9:15  store i32 0, i32* %conv_output_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label9:16  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str10, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="1308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label9:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:0  %img_addr = getelementptr inbounds [64 x i32]* %img, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="img_addr"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %img_addr_1 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="img_addr_1"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:2  %img_addr_2 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="img_addr_2"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:3  %img_addr_3 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="img_addr_3"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:4  %img_addr_4 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="img_addr_4"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:5  %img_addr_5 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="img_addr_5"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:6  %img_addr_6 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="img_addr_6"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:7  %img_addr_7 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="img_addr_7"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:8  %img_addr_8 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="img_addr_8"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:9  %img_addr_9 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="img_addr_9"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:10  %img_addr_10 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="img_addr_10"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:11  %img_addr_11 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="img_addr_11"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:12  %img_addr_12 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="img_addr_12"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:13  %img_addr_13 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="img_addr_13"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:14  %img_addr_14 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="img_addr_14"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:15  %img_addr_15 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="img_addr_15"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:16  %img_addr_16 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="img_addr_16"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:17  %img_addr_17 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="img_addr_17"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:18  %img_addr_18 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="img_addr_18"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:19  %img_addr_19 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="img_addr_19"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:20  %img_addr_20 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="img_addr_20"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:21  %img_addr_21 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="img_addr_21"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:22  %img_addr_22 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="img_addr_22"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:23  %img_addr_23 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="img_addr_23"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:24  %img_addr_24 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="img_addr_24"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:25  %img_addr_25 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="img_addr_25"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:26  %img_addr_26 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="img_addr_26"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:27  %img_addr_27 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="img_addr_27"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:28  %img_addr_28 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="img_addr_28"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:29  %img_addr_29 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="img_addr_29"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:30  %img_addr_30 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="img_addr_30"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:31  %img_addr_31 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="img_addr_31"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:32  %img_addr_32 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="img_addr_32"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:33  %img_addr_33 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="img_addr_33"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:34  %img_addr_34 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="img_addr_34"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:35  %img_addr_35 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="img_addr_35"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:36  %img_addr_36 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="img_addr_36"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:37  %img_addr_37 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="img_addr_37"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:38  %img_addr_38 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="img_addr_38"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:39  %img_addr_39 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="img_addr_39"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:40  %img_addr_40 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="img_addr_40"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:41  %img_addr_41 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="img_addr_41"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:42  %img_addr_42 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="img_addr_42"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:43  %img_addr_43 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="img_addr_43"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:44  %img_addr_44 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="img_addr_44"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:45  %img_addr_45 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="img_addr_45"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:46  %img_addr_46 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="img_addr_46"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:47  %img_addr_47 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="img_addr_47"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:48  %img_addr_48 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="img_addr_48"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:49  %img_addr_49 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="img_addr_49"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:50  %img_addr_50 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="img_addr_50"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:51  %img_addr_51 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="img_addr_51"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:52  %img_addr_52 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="img_addr_52"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:53  %img_addr_53 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="img_addr_53"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:54  %img_addr_54 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="img_addr_54"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:55  %img_addr_55 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="img_addr_55"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:56  %img_addr_56 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="img_addr_56"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:57  %img_addr_57 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="img_addr_57"/></StgValue>
</operation>

<operation id="1367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:58  %img_addr_58 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="img_addr_58"/></StgValue>
</operation>

<operation id="1368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:59  %img_addr_59 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="img_addr_59"/></StgValue>
</operation>

<operation id="1369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:60  %img_addr_60 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="img_addr_60"/></StgValue>
</operation>

<operation id="1370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:61  %img_addr_61 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="img_addr_61"/></StgValue>
</operation>

<operation id="1371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:62  %img_addr_62 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="img_addr_62"/></StgValue>
</operation>

<operation id="1372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:63  %img_addr_63 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="img_addr_63"/></StgValue>
</operation>

<operation id="1373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:64  %weitotal_addr = getelementptr [144 x i32]* %weitotal, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weitotal_addr"/></StgValue>
</operation>

<operation id="1374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:65  %weitotal_addr_1 = getelementptr [144 x i32]* %weitotal, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weitotal_addr_1"/></StgValue>
</operation>

<operation id="1375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:66  %weitotal_addr_2 = getelementptr [144 x i32]* %weitotal, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weitotal_addr_2"/></StgValue>
</operation>

<operation id="1376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:67  %weitotal_addr_3 = getelementptr [144 x i32]* %weitotal, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weitotal_addr_3"/></StgValue>
</operation>

<operation id="1377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:68  %weitotal_addr_4 = getelementptr [144 x i32]* %weitotal, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weitotal_addr_4"/></StgValue>
</operation>

<operation id="1378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:69  %weitotal_addr_5 = getelementptr [144 x i32]* %weitotal, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weitotal_addr_5"/></StgValue>
</operation>

<operation id="1379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:70  %weitotal_addr_6 = getelementptr [144 x i32]* %weitotal, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weitotal_addr_6"/></StgValue>
</operation>

<operation id="1380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:71  %weitotal_addr_7 = getelementptr [144 x i32]* %weitotal, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weitotal_addr_7"/></StgValue>
</operation>

<operation id="1381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:72  %weitotal_addr_8 = getelementptr [144 x i32]* %weitotal, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weitotal_addr_8"/></StgValue>
</operation>

<operation id="1382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:73  %conv_output_0_addr_1 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_1"/></StgValue>
</operation>

<operation id="1383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:74  %conv_output_1_addr_1 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_1"/></StgValue>
</operation>

<operation id="1384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:75  %conv_output_2_addr_1 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_1"/></StgValue>
</operation>

<operation id="1385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:76  %conv_output_3_addr_1 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_1"/></StgValue>
</operation>

<operation id="1386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:77  %conv_output_4_addr_1 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_1"/></StgValue>
</operation>

<operation id="1387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:78  %conv_output_5_addr_1 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_1"/></StgValue>
</operation>

<operation id="1388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:79  %conv_output_0_addr_2 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_2"/></StgValue>
</operation>

<operation id="1389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:80  %conv_output_1_addr_2 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_2"/></StgValue>
</operation>

<operation id="1390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:81  %conv_output_2_addr_2 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_2"/></StgValue>
</operation>

<operation id="1391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:82  %conv_output_3_addr_2 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_2"/></StgValue>
</operation>

<operation id="1392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:83  %conv_output_4_addr_2 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_2"/></StgValue>
</operation>

<operation id="1393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:84  %conv_output_5_addr_2 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_2"/></StgValue>
</operation>

<operation id="1394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:85  %conv_output_0_addr_3 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_3"/></StgValue>
</operation>

<operation id="1395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:86  %conv_output_1_addr_3 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_3"/></StgValue>
</operation>

<operation id="1396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:87  %conv_output_2_addr_3 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_3"/></StgValue>
</operation>

<operation id="1397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:88  %conv_output_3_addr_3 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_3"/></StgValue>
</operation>

<operation id="1398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:89  %conv_output_4_addr_3 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_3"/></StgValue>
</operation>

<operation id="1399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:90  %conv_output_5_addr_3 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_3"/></StgValue>
</operation>

<operation id="1400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:91  %conv_output_0_addr_4 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_4"/></StgValue>
</operation>

<operation id="1401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:92  %conv_output_1_addr_4 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_4"/></StgValue>
</operation>

<operation id="1402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:93  %conv_output_2_addr_4 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_4"/></StgValue>
</operation>

<operation id="1403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:94  %conv_output_3_addr_4 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_4"/></StgValue>
</operation>

<operation id="1404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:95  %conv_output_4_addr_4 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_4"/></StgValue>
</operation>

<operation id="1405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:96  %conv_output_5_addr_4 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_4"/></StgValue>
</operation>

<operation id="1406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:97  %conv_output_0_addr_5 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_5"/></StgValue>
</operation>

<operation id="1407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:98  %conv_output_1_addr_5 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_5"/></StgValue>
</operation>

<operation id="1408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:99  %conv_output_2_addr_5 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_5"/></StgValue>
</operation>

<operation id="1409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:100  %conv_output_3_addr_5 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_5"/></StgValue>
</operation>

<operation id="1410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:101  %conv_output_4_addr_5 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_5"/></StgValue>
</operation>

<operation id="1411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:102  %conv_output_5_addr_5 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_5"/></StgValue>
</operation>

<operation id="1412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:103  %conv_output_0_addr_6 = getelementptr [6 x i32]* %conv_output_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_0_addr_6"/></StgValue>
</operation>

<operation id="1413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:104  %conv_output_1_addr_6 = getelementptr [6 x i32]* %conv_output_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_1_addr_6"/></StgValue>
</operation>

<operation id="1414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:105  %conv_output_2_addr_6 = getelementptr [6 x i32]* %conv_output_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_2_addr_6"/></StgValue>
</operation>

<operation id="1415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:106  %conv_output_3_addr_6 = getelementptr [6 x i32]* %conv_output_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_3_addr_6"/></StgValue>
</operation>

<operation id="1416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:107  %conv_output_4_addr_6 = getelementptr [6 x i32]* %conv_output_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_4_addr_6"/></StgValue>
</operation>

<operation id="1417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:108  %img_addr_64 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="img_addr_64"/></StgValue>
</operation>

<operation id="1418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:109  %img_addr_65 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="img_addr_65"/></StgValue>
</operation>

<operation id="1419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:110  %img_addr_66 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="img_addr_66"/></StgValue>
</operation>

<operation id="1420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:111  %conv_output_5_addr_6 = getelementptr [6 x i32]* %conv_output_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="conv_output_5_addr_6"/></StgValue>
</operation>

<operation id="1421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:112  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %c_0 = phi i5 [ %c, %single_conv_test_label11_end ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4:1  %out_count_0 = phi i32 [ %out_count_5_5_5, %single_conv_test_label11_end ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="out_count_0"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:2  %icmp_ln112 = icmp eq i5 %c_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:4  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln112, label %32, label %single_conv_test_label11_begin

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="5">
<![CDATA[
single_conv_test_label11_begin:3  %trunc_ln117 = trunc i5 %c_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
single_conv_test_label11_begin:4  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln117, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:5  %zext_ln117 = zext i10 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:6  %imgtotal_addr = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="imgtotal_addr"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:7  %imgtotal_load = load i32* %imgtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:9  %or_ln117 = or i10 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:10  %zext_ln117_1 = zext i10 %or_ln117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:11  %imgtotal_addr_1 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="imgtotal_addr_1"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:12  %imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_1"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:324  %weitotal_load = load i32* %weitotal_addr, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:326  %weitotal_load_1 = load i32* %weitotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_1"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
single_conv_test_label11_begin:367  %icmp_ln172 = icmp eq i5 %c_0, 15

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln200"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1441" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:7  %imgtotal_load = load i32* %imgtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:8  store i32 %imgtotal_load, i32* %img_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:12  %imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_1"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:13  store i32 %imgtotal_load_1, i32* %img_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:14  %or_ln117_1 = or i10 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln117_1"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:15  %zext_ln117_2 = zext i10 %or_ln117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:16  %imgtotal_addr_2 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="imgtotal_addr_2"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:17  %imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_2"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:44  %or_ln117_7 = or i10 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln117_7"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:45  %zext_ln117_8 = zext i10 %or_ln117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_8"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:46  %imgtotal_addr_8 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_8

]]></Node>
<StgValue><ssdm name="imgtotal_addr_8"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:47  %imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_8"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:324  %weitotal_load = load i32* %weitotal_addr, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:325  store i32 %weitotal_load, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:326  %weitotal_load_1 = load i32* %weitotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_1"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:327  store i32 %weitotal_load_1, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:328  %weitotal_load_2 = load i32* %weitotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_2"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:330  %weitotal_load_3 = load i32* %weitotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_3"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:342  store i32 %imgtotal_load, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:343  store i32 %imgtotal_load, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:344  store i32 %imgtotal_load_1, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:345  store i32 %imgtotal_load_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1463" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:17  %imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_2"/></StgValue>
</operation>

<operation id="1464" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:18  store i32 %imgtotal_load_2, i32* %img_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1465" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:47  %imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_8"/></StgValue>
</operation>

<operation id="1466" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:48  store i32 %imgtotal_load_8, i32* %img_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:49  %or_ln117_8 = or i10 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln117_8"/></StgValue>
</operation>

<operation id="1468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:50  %zext_ln117_9 = zext i10 %or_ln117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_9"/></StgValue>
</operation>

<operation id="1469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:51  %imgtotal_addr_9 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_9

]]></Node>
<StgValue><ssdm name="imgtotal_addr_9"/></StgValue>
</operation>

<operation id="1470" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:52  %imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_9"/></StgValue>
</operation>

<operation id="1471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:54  %or_ln117_9 = or i10 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln117_9"/></StgValue>
</operation>

<operation id="1472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:55  %zext_ln117_10 = zext i10 %or_ln117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_10"/></StgValue>
</operation>

<operation id="1473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:56  %imgtotal_addr_10 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_10

]]></Node>
<StgValue><ssdm name="imgtotal_addr_10"/></StgValue>
</operation>

<operation id="1474" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:57  %imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_10"/></StgValue>
</operation>

<operation id="1475" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:328  %weitotal_load_2 = load i32* %weitotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_2"/></StgValue>
</operation>

<operation id="1476" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:329  store i32 %weitotal_load_2, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1477" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:330  %weitotal_load_3 = load i32* %weitotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_3"/></StgValue>
</operation>

<operation id="1478" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:331  store i32 %weitotal_load_3, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1479" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:332  %weitotal_load_4 = load i32* %weitotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_4"/></StgValue>
</operation>

<operation id="1480" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:334  %weitotal_load_5 = load i32* %weitotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_5"/></StgValue>
</operation>

<operation id="1481" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:346  store i32 %imgtotal_load_2, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1482" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:347  store i32 %imgtotal_load_2, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1483" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:353  store i32 %imgtotal_load_8, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1484" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:354  store i32 %imgtotal_load_8, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1485" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:52  %imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_9"/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:53  store i32 %imgtotal_load_9, i32* %img_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:57  %imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_10"/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:58  store i32 %imgtotal_load_10, i32* %img_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:84  %or_ln117_15 = or i10 %shl_ln, 16

]]></Node>
<StgValue><ssdm name="or_ln117_15"/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:85  %zext_ln117_16 = zext i10 %or_ln117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_16"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:86  %imgtotal_addr_16 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_16

]]></Node>
<StgValue><ssdm name="imgtotal_addr_16"/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:87  %imgtotal_load_16 = load i32* %imgtotal_addr_16, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_16"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:89  %or_ln117_16 = or i10 %shl_ln, 17

]]></Node>
<StgValue><ssdm name="or_ln117_16"/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:90  %zext_ln117_17 = zext i10 %or_ln117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_17"/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:91  %imgtotal_addr_17 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_17

]]></Node>
<StgValue><ssdm name="imgtotal_addr_17"/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:92  %imgtotal_load_17 = load i32* %imgtotal_addr_17, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_17"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:332  %weitotal_load_4 = load i32* %weitotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_4"/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:333  store i32 %weitotal_load_4, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:334  %weitotal_load_5 = load i32* %weitotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_5"/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:335  store i32 %weitotal_load_5, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:336  %weitotal_load_6 = load i32* %weitotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_6"/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:338  %weitotal_load_7 = load i32* %weitotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_7"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:355  store i32 %imgtotal_load_9, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:356  store i32 %imgtotal_load_9, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:357  store i32 %imgtotal_load_10, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:358  store i32 %imgtotal_load_10, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:19  %or_ln117_2 = or i10 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln117_2"/></StgValue>
</operation>

<operation id="1508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:20  %zext_ln117_3 = zext i10 %or_ln117_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_3"/></StgValue>
</operation>

<operation id="1509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:21  %imgtotal_addr_3 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_3

]]></Node>
<StgValue><ssdm name="imgtotal_addr_3"/></StgValue>
</operation>

<operation id="1510" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:22  %imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_3"/></StgValue>
</operation>

<operation id="1511" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:87  %imgtotal_load_16 = load i32* %imgtotal_addr_16, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_16"/></StgValue>
</operation>

<operation id="1512" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:88  store i32 %imgtotal_load_16, i32* %img_addr_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1513" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:92  %imgtotal_load_17 = load i32* %imgtotal_addr_17, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_17"/></StgValue>
</operation>

<operation id="1514" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:93  store i32 %imgtotal_load_17, i32* %img_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:94  %or_ln117_17 = or i10 %shl_ln, 18

]]></Node>
<StgValue><ssdm name="or_ln117_17"/></StgValue>
</operation>

<operation id="1516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:95  %zext_ln117_18 = zext i10 %or_ln117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_18"/></StgValue>
</operation>

<operation id="1517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:96  %imgtotal_addr_18 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_18

]]></Node>
<StgValue><ssdm name="imgtotal_addr_18"/></StgValue>
</operation>

<operation id="1518" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:97  %imgtotal_load_18 = load i32* %imgtotal_addr_18, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_18"/></StgValue>
</operation>

<operation id="1519" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:336  %weitotal_load_6 = load i32* %weitotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_6"/></StgValue>
</operation>

<operation id="1520" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:337  store i32 %weitotal_load_6, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1521" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:338  %weitotal_load_7 = load i32* %weitotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_7"/></StgValue>
</operation>

<operation id="1522" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:339  store i32 %weitotal_load_7, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1523" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:340  %weitotal_load_8 = load i32* %weitotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_8"/></StgValue>
</operation>

<operation id="1524" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:364  store i32 %imgtotal_load_16, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="1525" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:365  store i32 %imgtotal_load_17, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1526" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:22  %imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_3"/></StgValue>
</operation>

<operation id="1527" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:23  store i32 %imgtotal_load_3, i32* %img_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:24  %or_ln117_3 = or i10 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln117_3"/></StgValue>
</operation>

<operation id="1529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:25  %zext_ln117_4 = zext i10 %or_ln117_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_4"/></StgValue>
</operation>

<operation id="1530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:26  %imgtotal_addr_4 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_4

]]></Node>
<StgValue><ssdm name="imgtotal_addr_4"/></StgValue>
</operation>

<operation id="1531" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:27  %imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_4"/></StgValue>
</operation>

<operation id="1532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:29  %or_ln117_4 = or i10 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln117_4"/></StgValue>
</operation>

<operation id="1533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:30  %zext_ln117_5 = zext i10 %or_ln117_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_5"/></StgValue>
</operation>

<operation id="1534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:31  %imgtotal_addr_5 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_5

]]></Node>
<StgValue><ssdm name="imgtotal_addr_5"/></StgValue>
</operation>

<operation id="1535" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:32  %imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_5"/></StgValue>
</operation>

<operation id="1536" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:97  %imgtotal_load_18 = load i32* %imgtotal_addr_18, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_18"/></StgValue>
</operation>

<operation id="1537" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:98  store i32 %imgtotal_load_18, i32* %img_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1538" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="8">
<![CDATA[
single_conv_test_label11_begin:340  %weitotal_load_8 = load i32* %weitotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weitotal_load_8"/></StgValue>
</operation>

<operation id="1539" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:341  store i32 %weitotal_load_8, i32* getelementptr inbounds ([9 x i32]* @kernel, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1540" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:348  store i32 %imgtotal_load_3, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1541" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:366  store i32 %imgtotal_load_18, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1542" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:27  %imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_4"/></StgValue>
</operation>

<operation id="1543" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:28  store i32 %imgtotal_load_4, i32* %img_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1544" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:32  %imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_5"/></StgValue>
</operation>

<operation id="1545" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:33  store i32 %imgtotal_load_5, i32* %img_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:34  %or_ln117_5 = or i10 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln117_5"/></StgValue>
</operation>

<operation id="1547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:35  %zext_ln117_6 = zext i10 %or_ln117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_6"/></StgValue>
</operation>

<operation id="1548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:36  %imgtotal_addr_6 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_6

]]></Node>
<StgValue><ssdm name="imgtotal_addr_6"/></StgValue>
</operation>

<operation id="1549" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:37  %imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_6"/></StgValue>
</operation>

<operation id="1550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:39  %or_ln117_6 = or i10 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln117_6"/></StgValue>
</operation>

<operation id="1551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:40  %zext_ln117_7 = zext i10 %or_ln117_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_7"/></StgValue>
</operation>

<operation id="1552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:41  %imgtotal_addr_7 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_7

]]></Node>
<StgValue><ssdm name="imgtotal_addr_7"/></StgValue>
</operation>

<operation id="1553" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:42  %imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_7"/></StgValue>
</operation>

<operation id="1554" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:349  store i32 %imgtotal_load_4, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1555" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:350  store i32 %imgtotal_load_5, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1556" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:37  %imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_6"/></StgValue>
</operation>

<operation id="1557" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:38  store i32 %imgtotal_load_6, i32* %img_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1558" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:42  %imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_7"/></StgValue>
</operation>

<operation id="1559" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:43  store i32 %imgtotal_load_7, i32* %img_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:59  %or_ln117_10 = or i10 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln117_10"/></StgValue>
</operation>

<operation id="1561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:60  %zext_ln117_11 = zext i10 %or_ln117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_11"/></StgValue>
</operation>

<operation id="1562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:61  %imgtotal_addr_11 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_11

]]></Node>
<StgValue><ssdm name="imgtotal_addr_11"/></StgValue>
</operation>

<operation id="1563" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:62  %imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_11"/></StgValue>
</operation>

<operation id="1564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:64  %or_ln117_11 = or i10 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln117_11"/></StgValue>
</operation>

<operation id="1565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:65  %zext_ln117_12 = zext i10 %or_ln117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_12"/></StgValue>
</operation>

<operation id="1566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:66  %imgtotal_addr_12 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_12

]]></Node>
<StgValue><ssdm name="imgtotal_addr_12"/></StgValue>
</operation>

<operation id="1567" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:67  %imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_12"/></StgValue>
</operation>

<operation id="1568" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:351  store i32 %imgtotal_load_6, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1569" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:352  store i32 %imgtotal_load_7, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1570" st_id="11" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1571" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:62  %imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_11"/></StgValue>
</operation>

<operation id="1572" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:63  store i32 %imgtotal_load_11, i32* %img_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1573" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:67  %imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_12"/></StgValue>
</operation>

<operation id="1574" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:68  store i32 %imgtotal_load_12, i32* %img_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:69  %or_ln117_12 = or i10 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln117_12"/></StgValue>
</operation>

<operation id="1576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:70  %zext_ln117_13 = zext i10 %or_ln117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_13"/></StgValue>
</operation>

<operation id="1577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:71  %imgtotal_addr_13 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_13

]]></Node>
<StgValue><ssdm name="imgtotal_addr_13"/></StgValue>
</operation>

<operation id="1578" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:72  %imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_13"/></StgValue>
</operation>

<operation id="1579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:74  %or_ln117_13 = or i10 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln117_13"/></StgValue>
</operation>

<operation id="1580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:75  %zext_ln117_14 = zext i10 %or_ln117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_14"/></StgValue>
</operation>

<operation id="1581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:76  %imgtotal_addr_14 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_14

]]></Node>
<StgValue><ssdm name="imgtotal_addr_14"/></StgValue>
</operation>

<operation id="1582" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:77  %imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_14"/></StgValue>
</operation>

<operation id="1583" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:359  store i32 %imgtotal_load_11, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1584" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:360  store i32 %imgtotal_load_12, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1585" st_id="12" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1586" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:72  %imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_13"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:73  store i32 %imgtotal_load_13, i32* %img_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:77  %imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_14"/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:78  store i32 %imgtotal_load_14, i32* %img_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:79  %or_ln117_14 = or i10 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln117_14"/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:80  %zext_ln117_15 = zext i10 %or_ln117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_15"/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:81  %imgtotal_addr_15 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_15

]]></Node>
<StgValue><ssdm name="imgtotal_addr_15"/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:82  %imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_15"/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:99  %or_ln117_18 = or i10 %shl_ln, 19

]]></Node>
<StgValue><ssdm name="or_ln117_18"/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:100  %zext_ln117_19 = zext i10 %or_ln117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_19"/></StgValue>
</operation>

<operation id="1596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:101  %imgtotal_addr_19 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_19

]]></Node>
<StgValue><ssdm name="imgtotal_addr_19"/></StgValue>
</operation>

<operation id="1597" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:102  %imgtotal_load_19 = load i32* %imgtotal_addr_19, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_19"/></StgValue>
</operation>

<operation id="1598" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:361  store i32 %imgtotal_load_13, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1599" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:362  store i32 %imgtotal_load_14, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1600" st_id="13" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1601" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:82  %imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_15"/></StgValue>
</operation>

<operation id="1602" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:83  store i32 %imgtotal_load_15, i32* %img_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1603" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:102  %imgtotal_load_19 = load i32* %imgtotal_addr_19, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_19"/></StgValue>
</operation>

<operation id="1604" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:103  store i32 %imgtotal_load_19, i32* %img_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:104  %or_ln117_19 = or i10 %shl_ln, 20

]]></Node>
<StgValue><ssdm name="or_ln117_19"/></StgValue>
</operation>

<operation id="1606" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:105  %zext_ln117_20 = zext i10 %or_ln117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_20"/></StgValue>
</operation>

<operation id="1607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:106  %imgtotal_addr_20 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_20

]]></Node>
<StgValue><ssdm name="imgtotal_addr_20"/></StgValue>
</operation>

<operation id="1608" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:107  %imgtotal_load_20 = load i32* %imgtotal_addr_20, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_20"/></StgValue>
</operation>

<operation id="1609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:109  %or_ln117_20 = or i10 %shl_ln, 21

]]></Node>
<StgValue><ssdm name="or_ln117_20"/></StgValue>
</operation>

<operation id="1610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:110  %zext_ln117_21 = zext i10 %or_ln117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_21"/></StgValue>
</operation>

<operation id="1611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:111  %imgtotal_addr_21 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_21

]]></Node>
<StgValue><ssdm name="imgtotal_addr_21"/></StgValue>
</operation>

<operation id="1612" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:112  %imgtotal_load_21 = load i32* %imgtotal_addr_21, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_21"/></StgValue>
</operation>

<operation id="1613" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:363  store i32 %imgtotal_load_15, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="1614" st_id="14" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1615" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:107  %imgtotal_load_20 = load i32* %imgtotal_addr_20, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_20"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:108  store i32 %imgtotal_load_20, i32* %img_addr_20, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:112  %imgtotal_load_21 = load i32* %imgtotal_addr_21, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_21"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:113  store i32 %imgtotal_load_21, i32* %img_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:114  %or_ln117_21 = or i10 %shl_ln, 22

]]></Node>
<StgValue><ssdm name="or_ln117_21"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:115  %zext_ln117_22 = zext i10 %or_ln117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_22"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:116  %imgtotal_addr_22 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_22

]]></Node>
<StgValue><ssdm name="imgtotal_addr_22"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:117  %imgtotal_load_22 = load i32* %imgtotal_addr_22, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_22"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:119  %or_ln117_22 = or i10 %shl_ln, 23

]]></Node>
<StgValue><ssdm name="or_ln117_22"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:120  %zext_ln117_23 = zext i10 %or_ln117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_23"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:121  %imgtotal_addr_23 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_23

]]></Node>
<StgValue><ssdm name="imgtotal_addr_23"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:122  %imgtotal_load_23 = load i32* %imgtotal_addr_23, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_23"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1628" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:117  %imgtotal_load_22 = load i32* %imgtotal_addr_22, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_22"/></StgValue>
</operation>

<operation id="1629" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:118  store i32 %imgtotal_load_22, i32* %img_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1630" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:122  %imgtotal_load_23 = load i32* %imgtotal_addr_23, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_23"/></StgValue>
</operation>

<operation id="1631" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:123  store i32 %imgtotal_load_23, i32* %img_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:124  %or_ln117_23 = or i10 %shl_ln, 24

]]></Node>
<StgValue><ssdm name="or_ln117_23"/></StgValue>
</operation>

<operation id="1633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:125  %zext_ln117_24 = zext i10 %or_ln117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_24"/></StgValue>
</operation>

<operation id="1634" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:126  %imgtotal_addr_24 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_24

]]></Node>
<StgValue><ssdm name="imgtotal_addr_24"/></StgValue>
</operation>

<operation id="1635" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:127  %imgtotal_load_24 = load i32* %imgtotal_addr_24, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_24"/></StgValue>
</operation>

<operation id="1636" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:129  %or_ln117_24 = or i10 %shl_ln, 25

]]></Node>
<StgValue><ssdm name="or_ln117_24"/></StgValue>
</operation>

<operation id="1637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:130  %zext_ln117_25 = zext i10 %or_ln117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_25"/></StgValue>
</operation>

<operation id="1638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:131  %imgtotal_addr_25 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_25

]]></Node>
<StgValue><ssdm name="imgtotal_addr_25"/></StgValue>
</operation>

<operation id="1639" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:132  %imgtotal_load_25 = load i32* %imgtotal_addr_25, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_25"/></StgValue>
</operation>

<operation id="1640" st_id="16" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1641" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:127  %imgtotal_load_24 = load i32* %imgtotal_addr_24, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_24"/></StgValue>
</operation>

<operation id="1642" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:128  store i32 %imgtotal_load_24, i32* %img_addr_24, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1643" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:132  %imgtotal_load_25 = load i32* %imgtotal_addr_25, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_25"/></StgValue>
</operation>

<operation id="1644" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:133  store i32 %imgtotal_load_25, i32* %img_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:134  %or_ln117_25 = or i10 %shl_ln, 26

]]></Node>
<StgValue><ssdm name="or_ln117_25"/></StgValue>
</operation>

<operation id="1646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:135  %zext_ln117_26 = zext i10 %or_ln117_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_26"/></StgValue>
</operation>

<operation id="1647" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:136  %imgtotal_addr_26 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_26

]]></Node>
<StgValue><ssdm name="imgtotal_addr_26"/></StgValue>
</operation>

<operation id="1648" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:137  %imgtotal_load_26 = load i32* %imgtotal_addr_26, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_26"/></StgValue>
</operation>

<operation id="1649" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:139  %or_ln117_26 = or i10 %shl_ln, 27

]]></Node>
<StgValue><ssdm name="or_ln117_26"/></StgValue>
</operation>

<operation id="1650" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:140  %zext_ln117_27 = zext i10 %or_ln117_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_27"/></StgValue>
</operation>

<operation id="1651" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:141  %imgtotal_addr_27 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_27

]]></Node>
<StgValue><ssdm name="imgtotal_addr_27"/></StgValue>
</operation>

<operation id="1652" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:142  %imgtotal_load_27 = load i32* %imgtotal_addr_27, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_27"/></StgValue>
</operation>

<operation id="1653" st_id="17" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1654" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:137  %imgtotal_load_26 = load i32* %imgtotal_addr_26, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_26"/></StgValue>
</operation>

<operation id="1655" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:138  store i32 %imgtotal_load_26, i32* %img_addr_26, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1656" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:142  %imgtotal_load_27 = load i32* %imgtotal_addr_27, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_27"/></StgValue>
</operation>

<operation id="1657" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:143  store i32 %imgtotal_load_27, i32* %img_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:144  %or_ln117_27 = or i10 %shl_ln, 28

]]></Node>
<StgValue><ssdm name="or_ln117_27"/></StgValue>
</operation>

<operation id="1659" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:145  %zext_ln117_28 = zext i10 %or_ln117_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_28"/></StgValue>
</operation>

<operation id="1660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:146  %imgtotal_addr_28 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_28

]]></Node>
<StgValue><ssdm name="imgtotal_addr_28"/></StgValue>
</operation>

<operation id="1661" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:147  %imgtotal_load_28 = load i32* %imgtotal_addr_28, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_28"/></StgValue>
</operation>

<operation id="1662" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:149  %or_ln117_28 = or i10 %shl_ln, 29

]]></Node>
<StgValue><ssdm name="or_ln117_28"/></StgValue>
</operation>

<operation id="1663" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:150  %zext_ln117_29 = zext i10 %or_ln117_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_29"/></StgValue>
</operation>

<operation id="1664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:151  %imgtotal_addr_29 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_29

]]></Node>
<StgValue><ssdm name="imgtotal_addr_29"/></StgValue>
</operation>

<operation id="1665" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:152  %imgtotal_load_29 = load i32* %imgtotal_addr_29, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_29"/></StgValue>
</operation>

<operation id="1666" st_id="18" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
single_conv_test_label11_begin:368  %out_s = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_s"/></StgValue>
</operation>

<operation id="1667" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="3">
<![CDATA[
single_conv_test_label11_begin:370  %conv_output_0_load = load i32* %conv_output_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1668" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:147  %imgtotal_load_28 = load i32* %imgtotal_addr_28, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_28"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:148  store i32 %imgtotal_load_28, i32* %img_addr_28, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:152  %imgtotal_load_29 = load i32* %imgtotal_addr_29, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_29"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:153  store i32 %imgtotal_load_29, i32* %img_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:154  %or_ln117_29 = or i10 %shl_ln, 30

]]></Node>
<StgValue><ssdm name="or_ln117_29"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:155  %zext_ln117_30 = zext i10 %or_ln117_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_30"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:156  %imgtotal_addr_30 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_30

]]></Node>
<StgValue><ssdm name="imgtotal_addr_30"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:157  %imgtotal_load_30 = load i32* %imgtotal_addr_30, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_30"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:159  %or_ln117_30 = or i10 %shl_ln, 31

]]></Node>
<StgValue><ssdm name="or_ln117_30"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:160  %zext_ln117_31 = zext i10 %or_ln117_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_31"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:161  %imgtotal_addr_31 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_31

]]></Node>
<StgValue><ssdm name="imgtotal_addr_31"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:162  %imgtotal_load_31 = load i32* %imgtotal_addr_31, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_31"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="3">
<![CDATA[
single_conv_test_label11_begin:370  %conv_output_0_load = load i32* %conv_output_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
single_conv_test_label11_begin:371  %add_ln170 = add nsw i32 %out_s, %conv_output_0_load

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
single_conv_test_label11_begin:372  store i32 %add_ln170, i32* %conv_output_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1684" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:157  %imgtotal_load_30 = load i32* %imgtotal_addr_30, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_30"/></StgValue>
</operation>

<operation id="1685" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:158  store i32 %imgtotal_load_30, i32* %img_addr_30, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1686" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:162  %imgtotal_load_31 = load i32* %imgtotal_addr_31, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_31"/></StgValue>
</operation>

<operation id="1687" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:163  store i32 %imgtotal_load_31, i32* %img_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:164  %or_ln117_31 = or i10 %shl_ln, 32

]]></Node>
<StgValue><ssdm name="or_ln117_31"/></StgValue>
</operation>

<operation id="1689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:165  %zext_ln117_32 = zext i10 %or_ln117_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_32"/></StgValue>
</operation>

<operation id="1690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:166  %imgtotal_addr_32 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_32

]]></Node>
<StgValue><ssdm name="imgtotal_addr_32"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:167  %imgtotal_load_32 = load i32* %imgtotal_addr_32, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_32"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:169  %or_ln117_32 = or i10 %shl_ln, 33

]]></Node>
<StgValue><ssdm name="or_ln117_32"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:170  %zext_ln117_33 = zext i10 %or_ln117_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_33"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:171  %imgtotal_addr_33 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_33

]]></Node>
<StgValue><ssdm name="imgtotal_addr_33"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:172  %imgtotal_load_33 = load i32* %imgtotal_addr_33, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_33"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1697" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:167  %imgtotal_load_32 = load i32* %imgtotal_addr_32, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_32"/></StgValue>
</operation>

<operation id="1698" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:168  store i32 %imgtotal_load_32, i32* %img_addr_32, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1699" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:172  %imgtotal_load_33 = load i32* %imgtotal_addr_33, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_33"/></StgValue>
</operation>

<operation id="1700" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:173  store i32 %imgtotal_load_33, i32* %img_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:174  %or_ln117_33 = or i10 %shl_ln, 34

]]></Node>
<StgValue><ssdm name="or_ln117_33"/></StgValue>
</operation>

<operation id="1702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:175  %zext_ln117_34 = zext i10 %or_ln117_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_34"/></StgValue>
</operation>

<operation id="1703" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:176  %imgtotal_addr_34 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_34

]]></Node>
<StgValue><ssdm name="imgtotal_addr_34"/></StgValue>
</operation>

<operation id="1704" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:177  %imgtotal_load_34 = load i32* %imgtotal_addr_34, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_34"/></StgValue>
</operation>

<operation id="1705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:179  %or_ln117_34 = or i10 %shl_ln, 35

]]></Node>
<StgValue><ssdm name="or_ln117_34"/></StgValue>
</operation>

<operation id="1706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:180  %zext_ln117_35 = zext i10 %or_ln117_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_35"/></StgValue>
</operation>

<operation id="1707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:181  %imgtotal_addr_35 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_35

]]></Node>
<StgValue><ssdm name="imgtotal_addr_35"/></StgValue>
</operation>

<operation id="1708" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:182  %imgtotal_load_35 = load i32* %imgtotal_addr_35, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_35"/></StgValue>
</operation>

<operation id="1709" st_id="21" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1710" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:177  %imgtotal_load_34 = load i32* %imgtotal_addr_34, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_34"/></StgValue>
</operation>

<operation id="1711" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:178  store i32 %imgtotal_load_34, i32* %img_addr_34, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1712" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:182  %imgtotal_load_35 = load i32* %imgtotal_addr_35, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_35"/></StgValue>
</operation>

<operation id="1713" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:183  store i32 %imgtotal_load_35, i32* %img_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1714" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:184  %or_ln117_35 = or i10 %shl_ln, 36

]]></Node>
<StgValue><ssdm name="or_ln117_35"/></StgValue>
</operation>

<operation id="1715" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:185  %zext_ln117_36 = zext i10 %or_ln117_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_36"/></StgValue>
</operation>

<operation id="1716" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:186  %imgtotal_addr_36 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_36

]]></Node>
<StgValue><ssdm name="imgtotal_addr_36"/></StgValue>
</operation>

<operation id="1717" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:187  %imgtotal_load_36 = load i32* %imgtotal_addr_36, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_36"/></StgValue>
</operation>

<operation id="1718" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:189  %or_ln117_36 = or i10 %shl_ln, 37

]]></Node>
<StgValue><ssdm name="or_ln117_36"/></StgValue>
</operation>

<operation id="1719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:190  %zext_ln117_37 = zext i10 %or_ln117_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_37"/></StgValue>
</operation>

<operation id="1720" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:191  %imgtotal_addr_37 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_37

]]></Node>
<StgValue><ssdm name="imgtotal_addr_37"/></StgValue>
</operation>

<operation id="1721" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:192  %imgtotal_load_37 = load i32* %imgtotal_addr_37, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_37"/></StgValue>
</operation>

<operation id="1722" st_id="22" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1723" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:187  %imgtotal_load_36 = load i32* %imgtotal_addr_36, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_36"/></StgValue>
</operation>

<operation id="1724" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:188  store i32 %imgtotal_load_36, i32* %img_addr_36, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1725" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:192  %imgtotal_load_37 = load i32* %imgtotal_addr_37, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_37"/></StgValue>
</operation>

<operation id="1726" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:193  store i32 %imgtotal_load_37, i32* %img_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1727" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:194  %or_ln117_37 = or i10 %shl_ln, 38

]]></Node>
<StgValue><ssdm name="or_ln117_37"/></StgValue>
</operation>

<operation id="1728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:195  %zext_ln117_38 = zext i10 %or_ln117_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_38"/></StgValue>
</operation>

<operation id="1729" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:196  %imgtotal_addr_38 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_38

]]></Node>
<StgValue><ssdm name="imgtotal_addr_38"/></StgValue>
</operation>

<operation id="1730" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:197  %imgtotal_load_38 = load i32* %imgtotal_addr_38, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_38"/></StgValue>
</operation>

<operation id="1731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:199  %or_ln117_38 = or i10 %shl_ln, 39

]]></Node>
<StgValue><ssdm name="or_ln117_38"/></StgValue>
</operation>

<operation id="1732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:200  %zext_ln117_39 = zext i10 %or_ln117_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_39"/></StgValue>
</operation>

<operation id="1733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:201  %imgtotal_addr_39 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_39

]]></Node>
<StgValue><ssdm name="imgtotal_addr_39"/></StgValue>
</operation>

<operation id="1734" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:202  %imgtotal_load_39 = load i32* %imgtotal_addr_39, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_39"/></StgValue>
</operation>

<operation id="1735" st_id="23" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1736" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:197  %imgtotal_load_38 = load i32* %imgtotal_addr_38, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_38"/></StgValue>
</operation>

<operation id="1737" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:198  store i32 %imgtotal_load_38, i32* %img_addr_38, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1738" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:202  %imgtotal_load_39 = load i32* %imgtotal_addr_39, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_39"/></StgValue>
</operation>

<operation id="1739" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:203  store i32 %imgtotal_load_39, i32* %img_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:204  %or_ln117_39 = or i10 %shl_ln, 40

]]></Node>
<StgValue><ssdm name="or_ln117_39"/></StgValue>
</operation>

<operation id="1741" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:205  %zext_ln117_40 = zext i10 %or_ln117_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_40"/></StgValue>
</operation>

<operation id="1742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:206  %imgtotal_addr_40 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_40

]]></Node>
<StgValue><ssdm name="imgtotal_addr_40"/></StgValue>
</operation>

<operation id="1743" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:207  %imgtotal_load_40 = load i32* %imgtotal_addr_40, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_40"/></StgValue>
</operation>

<operation id="1744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:209  %or_ln117_40 = or i10 %shl_ln, 41

]]></Node>
<StgValue><ssdm name="or_ln117_40"/></StgValue>
</operation>

<operation id="1745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:210  %zext_ln117_41 = zext i10 %or_ln117_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_41"/></StgValue>
</operation>

<operation id="1746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:211  %imgtotal_addr_41 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_41

]]></Node>
<StgValue><ssdm name="imgtotal_addr_41"/></StgValue>
</operation>

<operation id="1747" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:212  %imgtotal_load_41 = load i32* %imgtotal_addr_41, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_41"/></StgValue>
</operation>

<operation id="1748" st_id="24" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1749" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:207  %imgtotal_load_40 = load i32* %imgtotal_addr_40, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_40"/></StgValue>
</operation>

<operation id="1750" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:208  store i32 %imgtotal_load_40, i32* %img_addr_40, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1751" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:212  %imgtotal_load_41 = load i32* %imgtotal_addr_41, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_41"/></StgValue>
</operation>

<operation id="1752" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:213  store i32 %imgtotal_load_41, i32* %img_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:214  %or_ln117_41 = or i10 %shl_ln, 42

]]></Node>
<StgValue><ssdm name="or_ln117_41"/></StgValue>
</operation>

<operation id="1754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:215  %zext_ln117_42 = zext i10 %or_ln117_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_42"/></StgValue>
</operation>

<operation id="1755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:216  %imgtotal_addr_42 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_42

]]></Node>
<StgValue><ssdm name="imgtotal_addr_42"/></StgValue>
</operation>

<operation id="1756" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:217  %imgtotal_load_42 = load i32* %imgtotal_addr_42, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_42"/></StgValue>
</operation>

<operation id="1757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:219  %or_ln117_42 = or i10 %shl_ln, 43

]]></Node>
<StgValue><ssdm name="or_ln117_42"/></StgValue>
</operation>

<operation id="1758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:220  %zext_ln117_43 = zext i10 %or_ln117_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_43"/></StgValue>
</operation>

<operation id="1759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:221  %imgtotal_addr_43 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_43

]]></Node>
<StgValue><ssdm name="imgtotal_addr_43"/></StgValue>
</operation>

<operation id="1760" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:222  %imgtotal_load_43 = load i32* %imgtotal_addr_43, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_43"/></StgValue>
</operation>

<operation id="1761" st_id="25" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1762" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:217  %imgtotal_load_42 = load i32* %imgtotal_addr_42, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_42"/></StgValue>
</operation>

<operation id="1763" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:218  store i32 %imgtotal_load_42, i32* %img_addr_42, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1764" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:222  %imgtotal_load_43 = load i32* %imgtotal_addr_43, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_43"/></StgValue>
</operation>

<operation id="1765" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:223  store i32 %imgtotal_load_43, i32* %img_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1766" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:224  %or_ln117_43 = or i10 %shl_ln, 44

]]></Node>
<StgValue><ssdm name="or_ln117_43"/></StgValue>
</operation>

<operation id="1767" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:225  %zext_ln117_44 = zext i10 %or_ln117_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_44"/></StgValue>
</operation>

<operation id="1768" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:226  %imgtotal_addr_44 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_44

]]></Node>
<StgValue><ssdm name="imgtotal_addr_44"/></StgValue>
</operation>

<operation id="1769" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:227  %imgtotal_load_44 = load i32* %imgtotal_addr_44, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_44"/></StgValue>
</operation>

<operation id="1770" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:229  %or_ln117_44 = or i10 %shl_ln, 45

]]></Node>
<StgValue><ssdm name="or_ln117_44"/></StgValue>
</operation>

<operation id="1771" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:230  %zext_ln117_45 = zext i10 %or_ln117_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_45"/></StgValue>
</operation>

<operation id="1772" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:231  %imgtotal_addr_45 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_45

]]></Node>
<StgValue><ssdm name="imgtotal_addr_45"/></StgValue>
</operation>

<operation id="1773" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:232  %imgtotal_load_45 = load i32* %imgtotal_addr_45, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_45"/></StgValue>
</operation>

<operation id="1774" st_id="26" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1775" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:227  %imgtotal_load_44 = load i32* %imgtotal_addr_44, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_44"/></StgValue>
</operation>

<operation id="1776" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:228  store i32 %imgtotal_load_44, i32* %img_addr_44, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1777" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:232  %imgtotal_load_45 = load i32* %imgtotal_addr_45, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_45"/></StgValue>
</operation>

<operation id="1778" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:233  store i32 %imgtotal_load_45, i32* %img_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1779" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:234  %or_ln117_45 = or i10 %shl_ln, 46

]]></Node>
<StgValue><ssdm name="or_ln117_45"/></StgValue>
</operation>

<operation id="1780" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:235  %zext_ln117_46 = zext i10 %or_ln117_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_46"/></StgValue>
</operation>

<operation id="1781" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:236  %imgtotal_addr_46 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_46

]]></Node>
<StgValue><ssdm name="imgtotal_addr_46"/></StgValue>
</operation>

<operation id="1782" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:237  %imgtotal_load_46 = load i32* %imgtotal_addr_46, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_46"/></StgValue>
</operation>

<operation id="1783" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:239  %or_ln117_46 = or i10 %shl_ln, 47

]]></Node>
<StgValue><ssdm name="or_ln117_46"/></StgValue>
</operation>

<operation id="1784" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:240  %zext_ln117_47 = zext i10 %or_ln117_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_47"/></StgValue>
</operation>

<operation id="1785" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:241  %imgtotal_addr_47 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_47

]]></Node>
<StgValue><ssdm name="imgtotal_addr_47"/></StgValue>
</operation>

<operation id="1786" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:242  %imgtotal_load_47 = load i32* %imgtotal_addr_47, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_47"/></StgValue>
</operation>

<operation id="1787" st_id="27" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1788" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:237  %imgtotal_load_46 = load i32* %imgtotal_addr_46, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_46"/></StgValue>
</operation>

<operation id="1789" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:238  store i32 %imgtotal_load_46, i32* %img_addr_46, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1790" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:242  %imgtotal_load_47 = load i32* %imgtotal_addr_47, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_47"/></StgValue>
</operation>

<operation id="1791" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:243  store i32 %imgtotal_load_47, i32* %img_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:244  %or_ln117_47 = or i10 %shl_ln, 48

]]></Node>
<StgValue><ssdm name="or_ln117_47"/></StgValue>
</operation>

<operation id="1793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:245  %zext_ln117_48 = zext i10 %or_ln117_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_48"/></StgValue>
</operation>

<operation id="1794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:246  %imgtotal_addr_48 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_48

]]></Node>
<StgValue><ssdm name="imgtotal_addr_48"/></StgValue>
</operation>

<operation id="1795" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:247  %imgtotal_load_48 = load i32* %imgtotal_addr_48, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_48"/></StgValue>
</operation>

<operation id="1796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:249  %or_ln117_48 = or i10 %shl_ln, 49

]]></Node>
<StgValue><ssdm name="or_ln117_48"/></StgValue>
</operation>

<operation id="1797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:250  %zext_ln117_49 = zext i10 %or_ln117_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_49"/></StgValue>
</operation>

<operation id="1798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:251  %imgtotal_addr_49 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_49

]]></Node>
<StgValue><ssdm name="imgtotal_addr_49"/></StgValue>
</operation>

<operation id="1799" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:252  %imgtotal_load_49 = load i32* %imgtotal_addr_49, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_49"/></StgValue>
</operation>

<operation id="1800" st_id="28" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1801" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:247  %imgtotal_load_48 = load i32* %imgtotal_addr_48, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_48"/></StgValue>
</operation>

<operation id="1802" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:248  store i32 %imgtotal_load_48, i32* %img_addr_48, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1803" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:252  %imgtotal_load_49 = load i32* %imgtotal_addr_49, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_49"/></StgValue>
</operation>

<operation id="1804" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:253  store i32 %imgtotal_load_49, i32* %img_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:254  %or_ln117_49 = or i10 %shl_ln, 50

]]></Node>
<StgValue><ssdm name="or_ln117_49"/></StgValue>
</operation>

<operation id="1806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:255  %zext_ln117_50 = zext i10 %or_ln117_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_50"/></StgValue>
</operation>

<operation id="1807" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:256  %imgtotal_addr_50 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_50

]]></Node>
<StgValue><ssdm name="imgtotal_addr_50"/></StgValue>
</operation>

<operation id="1808" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:257  %imgtotal_load_50 = load i32* %imgtotal_addr_50, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_50"/></StgValue>
</operation>

<operation id="1809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:259  %or_ln117_50 = or i10 %shl_ln, 51

]]></Node>
<StgValue><ssdm name="or_ln117_50"/></StgValue>
</operation>

<operation id="1810" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:260  %zext_ln117_51 = zext i10 %or_ln117_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_51"/></StgValue>
</operation>

<operation id="1811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:261  %imgtotal_addr_51 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_51

]]></Node>
<StgValue><ssdm name="imgtotal_addr_51"/></StgValue>
</operation>

<operation id="1812" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:262  %imgtotal_load_51 = load i32* %imgtotal_addr_51, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_51"/></StgValue>
</operation>

<operation id="1813" st_id="29" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1814" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:257  %imgtotal_load_50 = load i32* %imgtotal_addr_50, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_50"/></StgValue>
</operation>

<operation id="1815" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:258  store i32 %imgtotal_load_50, i32* %img_addr_50, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1816" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:262  %imgtotal_load_51 = load i32* %imgtotal_addr_51, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_51"/></StgValue>
</operation>

<operation id="1817" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:263  store i32 %imgtotal_load_51, i32* %img_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:264  %or_ln117_51 = or i10 %shl_ln, 52

]]></Node>
<StgValue><ssdm name="or_ln117_51"/></StgValue>
</operation>

<operation id="1819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:265  %zext_ln117_52 = zext i10 %or_ln117_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_52"/></StgValue>
</operation>

<operation id="1820" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:266  %imgtotal_addr_52 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_52

]]></Node>
<StgValue><ssdm name="imgtotal_addr_52"/></StgValue>
</operation>

<operation id="1821" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:267  %imgtotal_load_52 = load i32* %imgtotal_addr_52, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_52"/></StgValue>
</operation>

<operation id="1822" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:269  %or_ln117_52 = or i10 %shl_ln, 53

]]></Node>
<StgValue><ssdm name="or_ln117_52"/></StgValue>
</operation>

<operation id="1823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:270  %zext_ln117_53 = zext i10 %or_ln117_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_53"/></StgValue>
</operation>

<operation id="1824" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:271  %imgtotal_addr_53 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_53

]]></Node>
<StgValue><ssdm name="imgtotal_addr_53"/></StgValue>
</operation>

<operation id="1825" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:272  %imgtotal_load_53 = load i32* %imgtotal_addr_53, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_53"/></StgValue>
</operation>

<operation id="1826" st_id="30" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1827" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:267  %imgtotal_load_52 = load i32* %imgtotal_addr_52, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_52"/></StgValue>
</operation>

<operation id="1828" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:268  store i32 %imgtotal_load_52, i32* %img_addr_52, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1829" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:272  %imgtotal_load_53 = load i32* %imgtotal_addr_53, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_53"/></StgValue>
</operation>

<operation id="1830" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:273  store i32 %imgtotal_load_53, i32* %img_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1831" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:274  %or_ln117_53 = or i10 %shl_ln, 54

]]></Node>
<StgValue><ssdm name="or_ln117_53"/></StgValue>
</operation>

<operation id="1832" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:275  %zext_ln117_54 = zext i10 %or_ln117_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_54"/></StgValue>
</operation>

<operation id="1833" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:276  %imgtotal_addr_54 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_54

]]></Node>
<StgValue><ssdm name="imgtotal_addr_54"/></StgValue>
</operation>

<operation id="1834" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:277  %imgtotal_load_54 = load i32* %imgtotal_addr_54, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_54"/></StgValue>
</operation>

<operation id="1835" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:279  %or_ln117_54 = or i10 %shl_ln, 55

]]></Node>
<StgValue><ssdm name="or_ln117_54"/></StgValue>
</operation>

<operation id="1836" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:280  %zext_ln117_55 = zext i10 %or_ln117_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_55"/></StgValue>
</operation>

<operation id="1837" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:281  %imgtotal_addr_55 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_55

]]></Node>
<StgValue><ssdm name="imgtotal_addr_55"/></StgValue>
</operation>

<operation id="1838" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:282  %imgtotal_load_55 = load i32* %imgtotal_addr_55, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_55"/></StgValue>
</operation>

<operation id="1839" st_id="31" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1840" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:277  %imgtotal_load_54 = load i32* %imgtotal_addr_54, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_54"/></StgValue>
</operation>

<operation id="1841" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:278  store i32 %imgtotal_load_54, i32* %img_addr_54, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1842" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:282  %imgtotal_load_55 = load i32* %imgtotal_addr_55, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_55"/></StgValue>
</operation>

<operation id="1843" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:283  store i32 %imgtotal_load_55, i32* %img_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:284  %or_ln117_55 = or i10 %shl_ln, 56

]]></Node>
<StgValue><ssdm name="or_ln117_55"/></StgValue>
</operation>

<operation id="1845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:285  %zext_ln117_56 = zext i10 %or_ln117_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_56"/></StgValue>
</operation>

<operation id="1846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:286  %imgtotal_addr_56 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_56

]]></Node>
<StgValue><ssdm name="imgtotal_addr_56"/></StgValue>
</operation>

<operation id="1847" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:287  %imgtotal_load_56 = load i32* %imgtotal_addr_56, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_56"/></StgValue>
</operation>

<operation id="1848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:289  %or_ln117_56 = or i10 %shl_ln, 57

]]></Node>
<StgValue><ssdm name="or_ln117_56"/></StgValue>
</operation>

<operation id="1849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:290  %zext_ln117_57 = zext i10 %or_ln117_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_57"/></StgValue>
</operation>

<operation id="1850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:291  %imgtotal_addr_57 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_57

]]></Node>
<StgValue><ssdm name="imgtotal_addr_57"/></StgValue>
</operation>

<operation id="1851" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:292  %imgtotal_load_57 = load i32* %imgtotal_addr_57, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_57"/></StgValue>
</operation>

<operation id="1852" st_id="32" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1853" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:287  %imgtotal_load_56 = load i32* %imgtotal_addr_56, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_56"/></StgValue>
</operation>

<operation id="1854" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:288  store i32 %imgtotal_load_56, i32* %img_addr_56, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1855" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:292  %imgtotal_load_57 = load i32* %imgtotal_addr_57, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_57"/></StgValue>
</operation>

<operation id="1856" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:293  store i32 %imgtotal_load_57, i32* %img_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1857" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:294  %or_ln117_57 = or i10 %shl_ln, 58

]]></Node>
<StgValue><ssdm name="or_ln117_57"/></StgValue>
</operation>

<operation id="1858" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:295  %zext_ln117_58 = zext i10 %or_ln117_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_58"/></StgValue>
</operation>

<operation id="1859" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:296  %imgtotal_addr_58 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_58

]]></Node>
<StgValue><ssdm name="imgtotal_addr_58"/></StgValue>
</operation>

<operation id="1860" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:297  %imgtotal_load_58 = load i32* %imgtotal_addr_58, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_58"/></StgValue>
</operation>

<operation id="1861" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:299  %or_ln117_58 = or i10 %shl_ln, 59

]]></Node>
<StgValue><ssdm name="or_ln117_58"/></StgValue>
</operation>

<operation id="1862" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:300  %zext_ln117_59 = zext i10 %or_ln117_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_59"/></StgValue>
</operation>

<operation id="1863" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:301  %imgtotal_addr_59 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_59

]]></Node>
<StgValue><ssdm name="imgtotal_addr_59"/></StgValue>
</operation>

<operation id="1864" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:302  %imgtotal_load_59 = load i32* %imgtotal_addr_59, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_59"/></StgValue>
</operation>

<operation id="1865" st_id="33" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32">
<![CDATA[
single_conv_test_label11_begin:369  call fastcc void @conv_line_buffer_shi(i32 %imgtotal_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1866" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:297  %imgtotal_load_58 = load i32* %imgtotal_addr_58, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_58"/></StgValue>
</operation>

<operation id="1867" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:298  store i32 %imgtotal_load_58, i32* %img_addr_58, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1868" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:302  %imgtotal_load_59 = load i32* %imgtotal_addr_59, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_59"/></StgValue>
</operation>

<operation id="1869" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:303  store i32 %imgtotal_load_59, i32* %img_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1870" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:304  %or_ln117_59 = or i10 %shl_ln, 60

]]></Node>
<StgValue><ssdm name="or_ln117_59"/></StgValue>
</operation>

<operation id="1871" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:305  %zext_ln117_60 = zext i10 %or_ln117_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_60"/></StgValue>
</operation>

<operation id="1872" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:306  %imgtotal_addr_60 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_60

]]></Node>
<StgValue><ssdm name="imgtotal_addr_60"/></StgValue>
</operation>

<operation id="1873" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:307  %imgtotal_load_60 = load i32* %imgtotal_addr_60, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_60"/></StgValue>
</operation>

<operation id="1874" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:309  %or_ln117_60 = or i10 %shl_ln, 61

]]></Node>
<StgValue><ssdm name="or_ln117_60"/></StgValue>
</operation>

<operation id="1875" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:310  %zext_ln117_61 = zext i10 %or_ln117_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_61"/></StgValue>
</operation>

<operation id="1876" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:311  %imgtotal_addr_61 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_61

]]></Node>
<StgValue><ssdm name="imgtotal_addr_61"/></StgValue>
</operation>

<operation id="1877" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:312  %imgtotal_load_61 = load i32* %imgtotal_addr_61, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_61"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1878" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:307  %imgtotal_load_60 = load i32* %imgtotal_addr_60, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_60"/></StgValue>
</operation>

<operation id="1879" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:308  store i32 %imgtotal_load_60, i32* %img_addr_60, align 16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1880" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:312  %imgtotal_load_61 = load i32* %imgtotal_addr_61, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_61"/></StgValue>
</operation>

<operation id="1881" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:313  store i32 %imgtotal_load_61, i32* %img_addr_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1882" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:314  %or_ln117_61 = or i10 %shl_ln, 62

]]></Node>
<StgValue><ssdm name="or_ln117_61"/></StgValue>
</operation>

<operation id="1883" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:315  %zext_ln117_62 = zext i10 %or_ln117_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_62"/></StgValue>
</operation>

<operation id="1884" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:316  %imgtotal_addr_62 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_62

]]></Node>
<StgValue><ssdm name="imgtotal_addr_62"/></StgValue>
</operation>

<operation id="1885" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:317  %imgtotal_load_62 = load i32* %imgtotal_addr_62, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_62"/></StgValue>
</operation>

<operation id="1886" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
single_conv_test_label11_begin:319  %or_ln117_62 = or i10 %shl_ln, 63

]]></Node>
<StgValue><ssdm name="or_ln117_62"/></StgValue>
</operation>

<operation id="1887" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:320  %zext_ln117_63 = zext i10 %or_ln117_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_63"/></StgValue>
</operation>

<operation id="1888" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
single_conv_test_label11_begin:321  %imgtotal_addr_63 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln117_63

]]></Node>
<StgValue><ssdm name="imgtotal_addr_63"/></StgValue>
</operation>

<operation id="1889" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:322  %imgtotal_load_63 = load i32* %imgtotal_addr_63, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_63"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1890" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
single_conv_test_label11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="1891" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
single_conv_test_label11_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1892" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
single_conv_test_label11_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln114"/></StgValue>
</operation>

<operation id="1893" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:317  %imgtotal_load_62 = load i32* %imgtotal_addr_62, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_62"/></StgValue>
</operation>

<operation id="1894" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:318  store i32 %imgtotal_load_62, i32* %img_addr_62, align 8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1895" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="10">
<![CDATA[
single_conv_test_label11_begin:322  %imgtotal_load_63 = load i32* %imgtotal_addr_63, align 4

]]></Node>
<StgValue><ssdm name="imgtotal_load_63"/></StgValue>
</operation>

<operation id="1896" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
single_conv_test_label11_begin:323  store i32 %imgtotal_load_63, i32* %img_addr_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1897" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
single_conv_test_label11_begin:373  br i1 %icmp_ln172, label %._crit_edge5.0.0, label %.loopexit._crit_edge.0.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="1898" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.0:0  store i32 %add_ln170, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="1899" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.0:1  store i32 %add_ln170, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="1900" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.0:2  br label %.loopexit._crit_edge.0.0

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="1901" st_id="36" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1902" st_id="37" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1903" st_id="38" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1904" st_id="39" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1905" st_id="40" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1906" st_id="41" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1907" st_id="42" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1908" st_id="43" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:0  %out_026_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_1"/></StgValue>
</operation>

<operation id="1909" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:1  %img_load = load i32* %img_addr_20, align 16

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="1910" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.0:3  %conv_output_1_load = load i32* %conv_output_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_1_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1911" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:1  %img_load = load i32* %img_addr_20, align 16

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="1912" st_id="44" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1913" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.0:3  %conv_output_1_load = load i32* %conv_output_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_1_load"/></StgValue>
</operation>

<operation id="1914" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.0:4  %add_ln170_1 = add nsw i32 %conv_output_1_load, %out_026_1

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="1915" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.0:5  store i32 %add_ln170_1, i32* %conv_output_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1916" st_id="45" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1917" st_id="46" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1918" st_id="47" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1919" st_id="48" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1920" st_id="49" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1921" st_id="50" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1922" st_id="51" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1923" st_id="52" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1924" st_id="53" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1925" st_id="54" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1926" st_id="55" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1927" st_id="56" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1928" st_id="57" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1929" st_id="58" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1930" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.0:6  br i1 %icmp_ln172, label %._crit_edge5.0.1, label %.loopexit._crit_edge.0.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="1931" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.1:0  store i32 %add_ln170_1, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="1932" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.1:1  store i32 %add_ln170_1, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="1933" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.1:2  br label %.loopexit._crit_edge.0.1

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">
</state>

<state id="60" st_id="60">
</state>

<state id="61" st_id="61">

<operation id="1934" st_id="61" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1935" st_id="62" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1936" st_id="63" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1937" st_id="64" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1938" st_id="65" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1939" st_id="66" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1940" st_id="67" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1941" st_id="68" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:0  %out_026_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_2"/></StgValue>
</operation>

<operation id="1942" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:1  %img_load_1 = load i32* %img_addr_21, align 4

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>

<operation id="1943" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.1:3  %conv_output_2_load = load i32* %conv_output_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_2_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1944" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:1  %img_load_1 = load i32* %img_addr_21, align 4

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>

<operation id="1945" st_id="69" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1946" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.1:3  %conv_output_2_load = load i32* %conv_output_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_2_load"/></StgValue>
</operation>

<operation id="1947" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.1:4  %add_ln170_2 = add nsw i32 %conv_output_2_load, %out_026_2

]]></Node>
<StgValue><ssdm name="add_ln170_2"/></StgValue>
</operation>

<operation id="1948" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.1:5  store i32 %add_ln170_2, i32* %conv_output_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1949" st_id="70" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1950" st_id="71" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1951" st_id="72" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1952" st_id="73" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1953" st_id="74" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1954" st_id="75" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1955" st_id="76" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1956" st_id="77" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1957" st_id="78" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1958" st_id="79" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1959" st_id="80" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1960" st_id="81" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1961" st_id="82" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1962" st_id="83" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_1)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1963" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.1:6  br i1 %icmp_ln172, label %._crit_edge5.0.2, label %.loopexit._crit_edge.0.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="1964" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.2:0  store i32 %add_ln170_2, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="1965" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.2:1  br label %.loopexit._crit_edge.0.2

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">
</state>

<state id="85" st_id="85">
</state>

<state id="86" st_id="86">

<operation id="1966" st_id="86" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1967" st_id="87" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1968" st_id="88" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1969" st_id="89" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1970" st_id="90" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1971" st_id="91" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1972" st_id="92" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1973" st_id="93" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:0  %out_026_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_3"/></StgValue>
</operation>

<operation id="1974" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:1  %img_load_2 = load i32* %img_addr_22, align 8

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>

<operation id="1975" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.2:3  %conv_output_3_load = load i32* %conv_output_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_3_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1976" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:1  %img_load_2 = load i32* %img_addr_22, align 8

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>

<operation id="1977" st_id="94" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1978" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.2:3  %conv_output_3_load = load i32* %conv_output_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_3_load"/></StgValue>
</operation>

<operation id="1979" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.2:4  %add_ln170_3 = add nsw i32 %conv_output_3_load, %out_026_3

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="1980" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.2:5  store i32 %add_ln170_3, i32* %conv_output_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1981" st_id="95" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1982" st_id="96" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1983" st_id="97" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1984" st_id="98" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1985" st_id="99" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1986" st_id="100" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1987" st_id="101" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1988" st_id="102" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1989" st_id="103" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1990" st_id="104" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1991" st_id="105" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1992" st_id="106" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1993" st_id="107" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1994" st_id="108" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_2)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="1995" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.2:6  br i1 %icmp_ln172, label %._crit_edge5.0.3, label %.loopexit._crit_edge.0.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="1996" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.3:0  store i32 %add_ln170_3, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="1997" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.3:1  br label %.loopexit._crit_edge.0.3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">
</state>

<state id="110" st_id="110">
</state>

<state id="111" st_id="111">

<operation id="1998" st_id="111" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1999" st_id="112" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2000" st_id="113" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2001" st_id="114" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2002" st_id="115" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2003" st_id="116" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2004" st_id="117" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2005" st_id="118" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:0  %out_026_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_026_4"/></StgValue>
</operation>

<operation id="2006" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:1  %img_load_3 = load i32* %img_addr_23, align 4

]]></Node>
<StgValue><ssdm name="img_load_3"/></StgValue>
</operation>

<operation id="2007" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.3:3  %conv_output_4_load = load i32* %conv_output_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2008" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:1  %img_load_3 = load i32* %img_addr_23, align 4

]]></Node>
<StgValue><ssdm name="img_load_3"/></StgValue>
</operation>

<operation id="2009" st_id="119" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2010" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.3:3  %conv_output_4_load = load i32* %conv_output_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load"/></StgValue>
</operation>

<operation id="2011" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.3:4  %add_ln170_4 = add nsw i32 %conv_output_4_load, %out_026_4

]]></Node>
<StgValue><ssdm name="add_ln170_4"/></StgValue>
</operation>

<operation id="2012" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.3:5  store i32 %add_ln170_4, i32* %conv_output_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2013" st_id="120" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2014" st_id="121" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2015" st_id="122" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2016" st_id="123" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2017" st_id="124" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2018" st_id="125" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2019" st_id="126" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2020" st_id="127" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2021" st_id="128" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2022" st_id="129" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2023" st_id="130" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2024" st_id="131" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2025" st_id="132" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2026" st_id="133" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_3)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2027" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.3:6  br i1 %icmp_ln172, label %._crit_edge5.0.4, label %.loopexit._crit_edge.0.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2028" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.4:0  store i32 %add_ln170_4, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2029" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.4:1  br label %.loopexit._crit_edge.0.4

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">
</state>

<state id="135" st_id="135">
</state>

<state id="136" st_id="136">

<operation id="2030" st_id="136" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2031" st_id="137" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2032" st_id="138" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2033" st_id="139" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2034" st_id="140" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2035" st_id="141" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2036" st_id="142" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2037" st_id="143" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="32" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:0  %out_6_0_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_0_5"/></StgValue>
</operation>

<operation id="2038" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:1  %img_load_4 = load i32* %img_addr_24, align 16

]]></Node>
<StgValue><ssdm name="img_load_4"/></StgValue>
</operation>

<operation id="2039" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.4:7  %conv_output_5_load = load i32* %conv_output_5_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_5_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2040" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:1  %img_load_4 = load i32* %img_addr_24, align 16

]]></Node>
<StgValue><ssdm name="img_load_4"/></StgValue>
</operation>

<operation id="2041" st_id="144" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2042" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.4:7  %conv_output_5_load = load i32* %conv_output_5_addr_1, align 16

]]></Node>
<StgValue><ssdm name="conv_output_5_load"/></StgValue>
</operation>

<operation id="2043" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.4:8  %add_ln170_5 = add nsw i32 %conv_output_5_load, %out_6_0_5

]]></Node>
<StgValue><ssdm name="add_ln170_5"/></StgValue>
</operation>

<operation id="2044" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.4:9  store i32 %add_ln170_5, i32* %conv_output_5_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2045" st_id="145" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2046" st_id="146" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2047" st_id="147" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2048" st_id="148" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2049" st_id="149" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2050" st_id="150" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2051" st_id="151" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2052" st_id="152" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2053" st_id="153" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2054" st_id="154" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2055" st_id="155" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2056" st_id="156" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2057" st_id="157" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2058" st_id="158" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_4)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2059" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:3  %img_load_5 = load i32* %img_addr_25, align 4

]]></Node>
<StgValue><ssdm name="img_load_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2060" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:3  %img_load_5 = load i32* %img_addr_25, align 4

]]></Node>
<StgValue><ssdm name="img_load_5"/></StgValue>
</operation>

<operation id="2061" st_id="159" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2062" st_id="160" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2063" st_id="161" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2064" st_id="162" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2065" st_id="163" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2066" st_id="164" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2067" st_id="165" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2068" st_id="166" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2069" st_id="167" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2070" st_id="168" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2071" st_id="169" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2072" st_id="170" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2073" st_id="171" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2074" st_id="172" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2075" st_id="173" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_5)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2076" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:5  %img_load_6 = load i32* %img_addr_26, align 8

]]></Node>
<StgValue><ssdm name="img_load_6"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2077" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:5  %img_load_6 = load i32* %img_addr_26, align 8

]]></Node>
<StgValue><ssdm name="img_load_6"/></StgValue>
</operation>

<operation id="2078" st_id="174" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2079" st_id="175" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2080" st_id="176" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2081" st_id="177" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2082" st_id="178" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2083" st_id="179" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2084" st_id="180" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2085" st_id="181" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2086" st_id="182" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2087" st_id="183" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2088" st_id="184" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2089" st_id="185" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2090" st_id="186" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2091" st_id="187" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2092" st_id="188" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_6)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2093" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.4:10  br i1 %icmp_ln172, label %._crit_edge5.0.5, label %.loopexit._crit_edge.0.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2094" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.0.5:0  store i32 %add_ln170_5, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2095" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.0.5:1  br label %.loopexit._crit_edge.0.5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">
</state>

<state id="190" st_id="190">
</state>

<state id="191" st_id="191">

<operation id="2096" st_id="191" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2097" st_id="192" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2098" st_id="193" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2099" st_id="194" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2100" st_id="195" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2101" st_id="196" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2102" st_id="197" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2103" st_id="198" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:0  %out_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="2104" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:1  %img_load_7 = load i32* %img_addr_27, align 4

]]></Node>
<StgValue><ssdm name="img_load_7"/></StgValue>
</operation>

<operation id="2105" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.5:3  %conv_output_0_load_1 = load i32* %conv_output_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2106" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:1  %img_load_7 = load i32* %img_addr_27, align 4

]]></Node>
<StgValue><ssdm name="img_load_7"/></StgValue>
</operation>

<operation id="2107" st_id="199" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2108" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.0.5:3  %conv_output_0_load_1 = load i32* %conv_output_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_1"/></StgValue>
</operation>

<operation id="2109" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.0.5:4  %add_ln170_6 = add nsw i32 %conv_output_0_load_1, %out_1

]]></Node>
<StgValue><ssdm name="add_ln170_6"/></StgValue>
</operation>

<operation id="2110" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.0.5:5  store i32 %add_ln170_6, i32* %conv_output_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2111" st_id="200" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2112" st_id="201" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2113" st_id="202" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2114" st_id="203" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2115" st_id="204" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2116" st_id="205" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2117" st_id="206" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2118" st_id="207" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2119" st_id="208" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2120" st_id="209" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2121" st_id="210" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2122" st_id="211" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2123" st_id="212" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2124" st_id="213" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_7)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2125" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.0.5:6  br i1 %icmp_ln172, label %2, label %.loopexit._crit_edge.1.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2126" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %add_ln170_6, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2127" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.1.0

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">
</state>

<state id="215" st_id="215">
</state>

<state id="216" st_id="216">

<operation id="2128" st_id="216" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2129" st_id="217" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2130" st_id="218" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2131" st_id="219" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2132" st_id="220" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2133" st_id="221" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2134" st_id="222" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2135" st_id="223" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="32" op_52_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:0  %out_129_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_1"/></StgValue>
</operation>

<operation id="2136" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:1  %img_load_8 = load i32* %img_addr_28, align 16

]]></Node>
<StgValue><ssdm name="img_load_8"/></StgValue>
</operation>

<operation id="2137" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.0:3  %conv_output_1_load_1 = load i32* %conv_output_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_1"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2138" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:1  %img_load_8 = load i32* %img_addr_28, align 16

]]></Node>
<StgValue><ssdm name="img_load_8"/></StgValue>
</operation>

<operation id="2139" st_id="224" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2140" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.0:3  %conv_output_1_load_1 = load i32* %conv_output_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_1"/></StgValue>
</operation>

<operation id="2141" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.0:4  %add_ln170_7 = add nsw i32 %conv_output_1_load_1, %out_129_1

]]></Node>
<StgValue><ssdm name="add_ln170_7"/></StgValue>
</operation>

<operation id="2142" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.0:5  store i32 %add_ln170_7, i32* %conv_output_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2143" st_id="225" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2144" st_id="226" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2145" st_id="227" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2146" st_id="228" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2147" st_id="229" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2148" st_id="230" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2149" st_id="231" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2150" st_id="232" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2151" st_id="233" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2152" st_id="234" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2153" st_id="235" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2154" st_id="236" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2155" st_id="237" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2156" st_id="238" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_8)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2157" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.0:6  br i1 %icmp_ln172, label %3, label %.loopexit._crit_edge.1.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2158" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %add_ln170_7, i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2159" st_id="239" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  %tmp_1_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2160" st_id="240" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  %tmp_1_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2161" st_id="241" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  %tmp_1_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2162" st_id="242" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  %tmp_1_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2163" st_id="243" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  %tmp_1_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="2164" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190 = add nsw i32 %out_count_0, 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="2165" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190 = sext i32 %out_count_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="2166" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190

]]></Node>
<StgValue><ssdm name="outtotal_addr"/></StgValue>
</operation>

<operation id="2167" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190 = zext i31 %tmp_1_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="2168" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %zext_ln190, i32* %outtotal_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2169" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.1.1

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2170" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:0  %out_count_5_1_1 = phi i32 [ %add_ln190, %3 ], [ %out_count_0, %.loopexit._crit_edge.1.0 ]

]]></Node>
<StgValue><ssdm name="out_count_5_1_1"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">
</state>

<state id="246" st_id="246">

<operation id="2171" st_id="246" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2172" st_id="247" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2173" st_id="248" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2174" st_id="249" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2175" st_id="250" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2176" st_id="251" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2177" st_id="252" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2178" st_id="253" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:1  %out_129_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_2"/></StgValue>
</operation>

<operation id="2179" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:2  %img_load_9 = load i32* %img_addr_29, align 4

]]></Node>
<StgValue><ssdm name="img_load_9"/></StgValue>
</operation>

<operation id="2180" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.1:4  %conv_output_2_load_1 = load i32* %conv_output_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_1"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2181" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:2  %img_load_9 = load i32* %img_addr_29, align 4

]]></Node>
<StgValue><ssdm name="img_load_9"/></StgValue>
</operation>

<operation id="2182" st_id="254" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2183" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.1:4  %conv_output_2_load_1 = load i32* %conv_output_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_1"/></StgValue>
</operation>

<operation id="2184" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.1:5  %add_ln170_8 = add nsw i32 %conv_output_2_load_1, %out_129_2

]]></Node>
<StgValue><ssdm name="add_ln170_8"/></StgValue>
</operation>

<operation id="2185" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.1:6  store i32 %add_ln170_8, i32* %conv_output_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2186" st_id="255" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2187" st_id="256" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2188" st_id="257" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2189" st_id="258" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2190" st_id="259" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2191" st_id="260" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2192" st_id="261" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2193" st_id="262" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2194" st_id="263" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2195" st_id="264" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2196" st_id="265" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2197" st_id="266" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2198" st_id="267" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2199" st_id="268" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_9)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2200" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.1:7  br i1 %icmp_ln172, label %4, label %.loopexit._crit_edge.1.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2201" st_id="268" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2202" st_id="269" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2203" st_id="270" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2204" st_id="271" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2205" st_id="272" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2206" st_id="273" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_8)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2207" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.1.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">
</state>

<state id="275" st_id="275">
</state>

<state id="276" st_id="276">

<operation id="2208" st_id="276" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2209" st_id="277" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2210" st_id="278" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2211" st_id="279" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2212" st_id="280" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2213" st_id="281" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2214" st_id="282" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2215" st_id="283" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:0  %out_129_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_3"/></StgValue>
</operation>

<operation id="2216" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:1  %img_load_10 = load i32* %img_addr_30, align 8

]]></Node>
<StgValue><ssdm name="img_load_10"/></StgValue>
</operation>

<operation id="2217" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.2:3  %conv_output_3_load_1 = load i32* %conv_output_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_1"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2218" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:1  %img_load_10 = load i32* %img_addr_30, align 8

]]></Node>
<StgValue><ssdm name="img_load_10"/></StgValue>
</operation>

<operation id="2219" st_id="284" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2220" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.2:3  %conv_output_3_load_1 = load i32* %conv_output_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_1"/></StgValue>
</operation>

<operation id="2221" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.2:4  %add_ln170_9 = add nsw i32 %conv_output_3_load_1, %out_129_3

]]></Node>
<StgValue><ssdm name="add_ln170_9"/></StgValue>
</operation>

<operation id="2222" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.2:5  store i32 %add_ln170_9, i32* %conv_output_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2223" st_id="285" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2224" st_id="286" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2225" st_id="287" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2226" st_id="288" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2227" st_id="289" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2228" st_id="290" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2229" st_id="291" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2230" st_id="292" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2231" st_id="293" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2232" st_id="294" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2233" st_id="295" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2234" st_id="296" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2235" st_id="297" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2236" st_id="298" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_10)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2237" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.2:6  br i1 %icmp_ln172, label %5, label %.loopexit._crit_edge.1.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2238" st_id="298" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2239" st_id="299" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2240" st_id="300" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2241" st_id="301" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2242" st_id="302" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2243" st_id="303" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_9)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2244" st_id="304" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0">
<![CDATA[
:1  %tmp_1_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2245" st_id="305" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0">
<![CDATA[
:1  %tmp_1_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2246" st_id="306" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0">
<![CDATA[
:1  %tmp_1_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2247" st_id="307" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0">
<![CDATA[
:1  %tmp_1_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2248" st_id="308" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0">
<![CDATA[
:1  %tmp_1_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="2249" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_1 = add nsw i32 %out_count_5_1_1, 1

]]></Node>
<StgValue><ssdm name="add_ln190_1"/></StgValue>
</operation>

<operation id="2250" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_1 = sext i32 %out_count_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_1"/></StgValue>
</operation>

<operation id="2251" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_1 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_1

]]></Node>
<StgValue><ssdm name="outtotal_addr_1"/></StgValue>
</operation>

<operation id="2252" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_1 = zext i31 %tmp_1_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="2253" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_1, i32* %outtotal_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2254" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.1.3

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2255" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:0  %out_count_5_1_3 = phi i32 [ %add_ln190_1, %5 ], [ %out_count_5_1_1, %.loopexit._crit_edge.1.2 ]

]]></Node>
<StgValue><ssdm name="out_count_5_1_3"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">
</state>

<state id="311" st_id="311">

<operation id="2256" st_id="311" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2257" st_id="312" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2258" st_id="313" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2259" st_id="314" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2260" st_id="315" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2261" st_id="316" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2262" st_id="317" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2263" st_id="318" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:1  %out_129_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_129_4"/></StgValue>
</operation>

<operation id="2264" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:2  %img_load_11 = load i32* %img_addr_31, align 4

]]></Node>
<StgValue><ssdm name="img_load_11"/></StgValue>
</operation>

<operation id="2265" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.3:4  %conv_output_4_load_1 = load i32* %conv_output_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_1"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2266" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:2  %img_load_11 = load i32* %img_addr_31, align 4

]]></Node>
<StgValue><ssdm name="img_load_11"/></StgValue>
</operation>

<operation id="2267" st_id="319" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2268" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.3:4  %conv_output_4_load_1 = load i32* %conv_output_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_1"/></StgValue>
</operation>

<operation id="2269" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.3:5  %add_ln170_10 = add nsw i32 %conv_output_4_load_1, %out_129_4

]]></Node>
<StgValue><ssdm name="add_ln170_10"/></StgValue>
</operation>

<operation id="2270" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.3:6  store i32 %add_ln170_10, i32* %conv_output_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2271" st_id="320" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2272" st_id="321" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2273" st_id="322" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2274" st_id="323" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2275" st_id="324" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2276" st_id="325" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2277" st_id="326" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2278" st_id="327" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2279" st_id="328" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2280" st_id="329" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2281" st_id="330" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2282" st_id="331" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2283" st_id="332" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2284" st_id="333" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_11)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2285" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.3:7  br i1 %icmp_ln172, label %6, label %.loopexit._crit_edge.1.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2286" st_id="333" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2287" st_id="334" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2288" st_id="335" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2289" st_id="336" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2290" st_id="337" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2291" st_id="338" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="31" op_19_bw="0" op_20_bw="0" op_21_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_10)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2292" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.1.4

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">
</state>

<state id="340" st_id="340">
</state>

<state id="341" st_id="341">

<operation id="2293" st_id="341" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2294" st_id="342" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2295" st_id="343" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2296" st_id="344" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2297" st_id="345" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2298" st_id="346" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2299" st_id="347" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2300" st_id="348" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="32" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:0  %out_6_1_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_1_5"/></StgValue>
</operation>

<operation id="2301" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:1  %img_load_12 = load i32* %img_addr_32, align 16

]]></Node>
<StgValue><ssdm name="img_load_12"/></StgValue>
</operation>

<operation id="2302" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.4:7  %conv_output_5_load_1 = load i32* %conv_output_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_1"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2303" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:1  %img_load_12 = load i32* %img_addr_32, align 16

]]></Node>
<StgValue><ssdm name="img_load_12"/></StgValue>
</operation>

<operation id="2304" st_id="349" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2305" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.4:7  %conv_output_5_load_1 = load i32* %conv_output_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_1"/></StgValue>
</operation>

<operation id="2306" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.4:8  %add_ln170_11 = add nsw i32 %conv_output_5_load_1, %out_6_1_5

]]></Node>
<StgValue><ssdm name="add_ln170_11"/></StgValue>
</operation>

<operation id="2307" st_id="349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.4:9  store i32 %add_ln170_11, i32* %conv_output_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2308" st_id="350" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2309" st_id="351" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2310" st_id="352" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2311" st_id="353" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2312" st_id="354" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2313" st_id="355" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2314" st_id="356" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2315" st_id="357" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2316" st_id="358" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2317" st_id="359" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2318" st_id="360" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2319" st_id="361" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2320" st_id="362" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2321" st_id="363" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_12)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2322" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:3  %img_load_13 = load i32* %img_addr_33, align 4

]]></Node>
<StgValue><ssdm name="img_load_13"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2323" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:3  %img_load_13 = load i32* %img_addr_33, align 4

]]></Node>
<StgValue><ssdm name="img_load_13"/></StgValue>
</operation>

<operation id="2324" st_id="364" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2325" st_id="365" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2326" st_id="366" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2327" st_id="367" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2328" st_id="368" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2329" st_id="369" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2330" st_id="370" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2331" st_id="371" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2332" st_id="372" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2333" st_id="373" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2334" st_id="374" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2335" st_id="375" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2336" st_id="376" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2337" st_id="377" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2338" st_id="378" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_13)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2339" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:5  %img_load_14 = load i32* %img_addr_34, align 8

]]></Node>
<StgValue><ssdm name="img_load_14"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2340" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:5  %img_load_14 = load i32* %img_addr_34, align 8

]]></Node>
<StgValue><ssdm name="img_load_14"/></StgValue>
</operation>

<operation id="2341" st_id="379" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2342" st_id="380" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2343" st_id="381" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2344" st_id="382" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2345" st_id="383" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2346" st_id="384" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2347" st_id="385" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2348" st_id="386" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2349" st_id="387" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2350" st_id="388" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2351" st_id="389" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2352" st_id="390" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2353" st_id="391" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2354" st_id="392" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2355" st_id="393" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_14)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2356" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.4:10  br i1 %icmp_ln172, label %7, label %.loopexit._crit_edge.1.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2357" st_id="393" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2358" st_id="394" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2359" st_id="395" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2360" st_id="396" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2361" st_id="397" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2362" st_id="398" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_11)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2363" st_id="399" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0">
<![CDATA[
:1  %tmp_1_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2364" st_id="400" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0">
<![CDATA[
:1  %tmp_1_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2365" st_id="401" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0">
<![CDATA[
:1  %tmp_1_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2366" st_id="402" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0">
<![CDATA[
:1  %tmp_1_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2367" st_id="403" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0">
<![CDATA[
:1  %tmp_1_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="2368" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_2 = add nsw i32 %out_count_5_1_3, 1

]]></Node>
<StgValue><ssdm name="add_ln190_2"/></StgValue>
</operation>

<operation id="2369" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_2 = sext i32 %out_count_5_1_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_2"/></StgValue>
</operation>

<operation id="2370" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_2 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_2

]]></Node>
<StgValue><ssdm name="outtotal_addr_2"/></StgValue>
</operation>

<operation id="2371" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_2 = zext i31 %tmp_1_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="2372" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_2, i32* %outtotal_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2373" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.1.5

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2374" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:0  %out_count_5_1_5 = phi i32 [ %add_ln190_2, %7 ], [ %out_count_5_1_3, %.loopexit._crit_edge.1.4 ]

]]></Node>
<StgValue><ssdm name="out_count_5_1_5"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">
</state>

<state id="406" st_id="406">

<operation id="2375" st_id="406" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2376" st_id="407" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2377" st_id="408" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2378" st_id="409" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2379" st_id="410" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2380" st_id="411" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2381" st_id="412" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2382" st_id="413" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:1  %out_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="2383" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:2  %img_load_15 = load i32* %img_addr_35, align 4

]]></Node>
<StgValue><ssdm name="img_load_15"/></StgValue>
</operation>

<operation id="2384" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.5:4  %conv_output_0_load_2 = load i32* %conv_output_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load_2"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2385" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:2  %img_load_15 = load i32* %img_addr_35, align 4

]]></Node>
<StgValue><ssdm name="img_load_15"/></StgValue>
</operation>

<operation id="2386" st_id="414" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2387" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.1.5:4  %conv_output_0_load_2 = load i32* %conv_output_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load_2"/></StgValue>
</operation>

<operation id="2388" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.1.5:5  %add_ln170_12 = add nsw i32 %conv_output_0_load_2, %out_2

]]></Node>
<StgValue><ssdm name="add_ln170_12"/></StgValue>
</operation>

<operation id="2389" st_id="414" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.1.5:6  store i32 %add_ln170_12, i32* %conv_output_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2390" st_id="415" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2391" st_id="416" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2392" st_id="417" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2393" st_id="418" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2394" st_id="419" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2395" st_id="420" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2396" st_id="421" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2397" st_id="422" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2398" st_id="423" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2399" st_id="424" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2400" st_id="425" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2401" st_id="426" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2402" st_id="427" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2403" st_id="428" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_15)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2404" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.1.5:7  br i1 %icmp_ln172, label %8, label %.loopexit._crit_edge.2.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2405" st_id="428" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2406" st_id="429" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2407" st_id="430" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2408" st_id="431" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2409" st_id="432" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2410" st_id="433" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="31" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_12)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2411" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.0

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">
</state>

<state id="435" st_id="435">
</state>

<state id="436" st_id="436">

<operation id="2412" st_id="436" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2413" st_id="437" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2414" st_id="438" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2415" st_id="439" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2416" st_id="440" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2417" st_id="441" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2418" st_id="442" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2419" st_id="443" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:0  %out_232_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_1"/></StgValue>
</operation>

<operation id="2420" st_id="443" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:1  %img_load_16 = load i32* %img_addr_36, align 16

]]></Node>
<StgValue><ssdm name="img_load_16"/></StgValue>
</operation>

<operation id="2421" st_id="443" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.0:3  %conv_output_1_load_2 = load i32* %conv_output_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_1_load_2"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2422" st_id="444" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:1  %img_load_16 = load i32* %img_addr_36, align 16

]]></Node>
<StgValue><ssdm name="img_load_16"/></StgValue>
</operation>

<operation id="2423" st_id="444" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2424" st_id="444" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.0:3  %conv_output_1_load_2 = load i32* %conv_output_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_1_load_2"/></StgValue>
</operation>

<operation id="2425" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.0:4  %add_ln170_13 = add nsw i32 %conv_output_1_load_2, %out_232_1

]]></Node>
<StgValue><ssdm name="add_ln170_13"/></StgValue>
</operation>

<operation id="2426" st_id="444" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.0:5  store i32 %add_ln170_13, i32* %conv_output_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2427" st_id="445" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2428" st_id="446" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2429" st_id="447" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2430" st_id="448" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2431" st_id="449" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2432" st_id="450" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2433" st_id="451" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2434" st_id="452" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2435" st_id="453" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2436" st_id="454" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2437" st_id="455" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2438" st_id="456" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2439" st_id="457" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2440" st_id="458" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_16)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2441" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.0:6  br i1 %icmp_ln172, label %9, label %.loopexit._crit_edge.2.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2442" st_id="458" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2443" st_id="459" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2444" st_id="460" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2445" st_id="461" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2446" st_id="462" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2447" st_id="463" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_13)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2448" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.1

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">
</state>

<state id="465" st_id="465">
</state>

<state id="466" st_id="466">

<operation id="2449" st_id="466" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2450" st_id="467" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2451" st_id="468" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2452" st_id="469" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2453" st_id="470" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2454" st_id="471" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2455" st_id="472" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2456" st_id="473" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:0  %out_232_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_2"/></StgValue>
</operation>

<operation id="2457" st_id="473" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:1  %img_load_17 = load i32* %img_addr_37, align 4

]]></Node>
<StgValue><ssdm name="img_load_17"/></StgValue>
</operation>

<operation id="2458" st_id="473" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.1:3  %conv_output_2_load_2 = load i32* %conv_output_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_2"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2459" st_id="474" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:1  %img_load_17 = load i32* %img_addr_37, align 4

]]></Node>
<StgValue><ssdm name="img_load_17"/></StgValue>
</operation>

<operation id="2460" st_id="474" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2461" st_id="474" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.1:3  %conv_output_2_load_2 = load i32* %conv_output_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_2"/></StgValue>
</operation>

<operation id="2462" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.1:4  %add_ln170_14 = add nsw i32 %conv_output_2_load_2, %out_232_2

]]></Node>
<StgValue><ssdm name="add_ln170_14"/></StgValue>
</operation>

<operation id="2463" st_id="474" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.1:5  store i32 %add_ln170_14, i32* %conv_output_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2464" st_id="475" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2465" st_id="476" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2466" st_id="477" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2467" st_id="478" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2468" st_id="479" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2469" st_id="480" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2470" st_id="481" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2471" st_id="482" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2472" st_id="483" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2473" st_id="484" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2474" st_id="485" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2475" st_id="486" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2476" st_id="487" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2477" st_id="488" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_17)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2478" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.1:6  br i1 %icmp_ln172, label %10, label %.loopexit._crit_edge.2.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2479" st_id="488" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2480" st_id="489" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2481" st_id="490" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2482" st_id="491" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2483" st_id="492" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2484" st_id="493" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="31" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_14)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2485" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.2

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">
</state>

<state id="495" st_id="495">
</state>

<state id="496" st_id="496">

<operation id="2486" st_id="496" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2487" st_id="497" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2488" st_id="498" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2489" st_id="499" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2490" st_id="500" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2491" st_id="501" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2492" st_id="502" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2493" st_id="503" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:0  %out_232_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_3"/></StgValue>
</operation>

<operation id="2494" st_id="503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:1  %img_load_18 = load i32* %img_addr_38, align 8

]]></Node>
<StgValue><ssdm name="img_load_18"/></StgValue>
</operation>

<operation id="2495" st_id="503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.2:3  %conv_output_3_load_2 = load i32* %conv_output_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_3_load_2"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2496" st_id="504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:1  %img_load_18 = load i32* %img_addr_38, align 8

]]></Node>
<StgValue><ssdm name="img_load_18"/></StgValue>
</operation>

<operation id="2497" st_id="504" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2498" st_id="504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.2:3  %conv_output_3_load_2 = load i32* %conv_output_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_3_load_2"/></StgValue>
</operation>

<operation id="2499" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.2:4  %add_ln170_15 = add nsw i32 %conv_output_3_load_2, %out_232_3

]]></Node>
<StgValue><ssdm name="add_ln170_15"/></StgValue>
</operation>

<operation id="2500" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.2:5  store i32 %add_ln170_15, i32* %conv_output_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2501" st_id="505" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2502" st_id="506" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2503" st_id="507" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2504" st_id="508" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2505" st_id="509" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2506" st_id="510" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2507" st_id="511" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2508" st_id="512" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2509" st_id="513" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2510" st_id="514" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2511" st_id="515" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2512" st_id="516" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2513" st_id="517" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2514" st_id="518" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_18)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2515" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.2:6  br i1 %icmp_ln172, label %11, label %.loopexit._crit_edge.2.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2516" st_id="518" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2517" st_id="519" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2518" st_id="520" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2519" st_id="521" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2520" st_id="522" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2521" st_id="523" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_15)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2522" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">
</state>

<state id="525" st_id="525">
</state>

<state id="526" st_id="526">

<operation id="2523" st_id="526" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2524" st_id="527" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2525" st_id="528" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2526" st_id="529" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2527" st_id="530" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2528" st_id="531" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2529" st_id="532" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2530" st_id="533" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:0  %out_232_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_232_4"/></StgValue>
</operation>

<operation id="2531" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:1  %img_load_19 = load i32* %img_addr_39, align 4

]]></Node>
<StgValue><ssdm name="img_load_19"/></StgValue>
</operation>

<operation id="2532" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.3:3  %conv_output_4_load_2 = load i32* %conv_output_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load_2"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2533" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:1  %img_load_19 = load i32* %img_addr_39, align 4

]]></Node>
<StgValue><ssdm name="img_load_19"/></StgValue>
</operation>

<operation id="2534" st_id="534" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2535" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.3:3  %conv_output_4_load_2 = load i32* %conv_output_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load_2"/></StgValue>
</operation>

<operation id="2536" st_id="534" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.3:4  %add_ln170_16 = add nsw i32 %conv_output_4_load_2, %out_232_4

]]></Node>
<StgValue><ssdm name="add_ln170_16"/></StgValue>
</operation>

<operation id="2537" st_id="534" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.3:5  store i32 %add_ln170_16, i32* %conv_output_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2538" st_id="535" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2539" st_id="536" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2540" st_id="537" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2541" st_id="538" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2542" st_id="539" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2543" st_id="540" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2544" st_id="541" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2545" st_id="542" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2546" st_id="543" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2547" st_id="544" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2548" st_id="545" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2549" st_id="546" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2550" st_id="547" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2551" st_id="548" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_19)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2552" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.3:6  br i1 %icmp_ln172, label %12, label %.loopexit._crit_edge.2.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2553" st_id="548" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2554" st_id="549" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2555" st_id="550" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2556" st_id="551" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2557" st_id="552" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2558" st_id="553" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_16)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2559" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.4

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">
</state>

<state id="555" st_id="555">
</state>

<state id="556" st_id="556">

<operation id="2560" st_id="556" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="2561" st_id="557" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="2562" st_id="558" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="2563" st_id="559" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="2564" st_id="560" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="2565" st_id="561" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="2566" st_id="562" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="2567" st_id="563" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="32" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:0  %out_6_2_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_2_5"/></StgValue>
</operation>

<operation id="2568" st_id="563" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:1  %img_load_20 = load i32* %img_addr_40, align 16

]]></Node>
<StgValue><ssdm name="img_load_20"/></StgValue>
</operation>

<operation id="2569" st_id="563" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.4:7  %conv_output_5_load_2 = load i32* %conv_output_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_5_load_2"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="2570" st_id="564" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:1  %img_load_20 = load i32* %img_addr_40, align 16

]]></Node>
<StgValue><ssdm name="img_load_20"/></StgValue>
</operation>

<operation id="2571" st_id="564" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2572" st_id="564" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.4:7  %conv_output_5_load_2 = load i32* %conv_output_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_output_5_load_2"/></StgValue>
</operation>

<operation id="2573" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.4:8  %add_ln170_17 = add nsw i32 %conv_output_5_load_2, %out_6_2_5

]]></Node>
<StgValue><ssdm name="add_ln170_17"/></StgValue>
</operation>

<operation id="2574" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.4:9  store i32 %add_ln170_17, i32* %conv_output_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="2575" st_id="565" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="2576" st_id="566" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="2577" st_id="567" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="2578" st_id="568" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="2579" st_id="569" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="2580" st_id="570" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="2581" st_id="571" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="2582" st_id="572" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="2583" st_id="573" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="2584" st_id="574" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="2585" st_id="575" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="2586" st_id="576" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="2587" st_id="577" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="2588" st_id="578" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_20)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2589" st_id="578" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:3  %img_load_21 = load i32* %img_addr_41, align 4

]]></Node>
<StgValue><ssdm name="img_load_21"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="2590" st_id="579" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:3  %img_load_21 = load i32* %img_addr_41, align 4

]]></Node>
<StgValue><ssdm name="img_load_21"/></StgValue>
</operation>

<operation id="2591" st_id="579" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="2592" st_id="580" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="2593" st_id="581" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="2594" st_id="582" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="2595" st_id="583" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="2596" st_id="584" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="2597" st_id="585" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="2598" st_id="586" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="2599" st_id="587" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="2600" st_id="588" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="2601" st_id="589" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="2602" st_id="590" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="2603" st_id="591" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="2604" st_id="592" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="2605" st_id="593" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_21)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2606" st_id="593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:5  %img_load_22 = load i32* %img_addr_42, align 8

]]></Node>
<StgValue><ssdm name="img_load_22"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="2607" st_id="594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:5  %img_load_22 = load i32* %img_addr_42, align 8

]]></Node>
<StgValue><ssdm name="img_load_22"/></StgValue>
</operation>

<operation id="2608" st_id="594" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="2609" st_id="595" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="2610" st_id="596" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="2611" st_id="597" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="2612" st_id="598" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="2613" st_id="599" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="2614" st_id="600" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="2615" st_id="601" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="2616" st_id="602" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="2617" st_id="603" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="2618" st_id="604" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="2619" st_id="605" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="2620" st_id="606" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="2621" st_id="607" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="2622" st_id="608" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_22)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2623" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.4:10  br i1 %icmp_ln172, label %13, label %.loopexit._crit_edge.2.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2624" st_id="608" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="2625" st_id="609" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="2626" st_id="610" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="2627" st_id="611" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="2628" st_id="612" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="2629" st_id="613" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_17)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2630" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.2.5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">
</state>

<state id="615" st_id="615">
</state>

<state id="616" st_id="616">

<operation id="2631" st_id="616" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="2632" st_id="617" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="2633" st_id="618" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="2634" st_id="619" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="2635" st_id="620" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="2636" st_id="621" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="2637" st_id="622" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="2638" st_id="623" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:0  %out_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="2639" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:1  %img_load_23 = load i32* %img_addr_43, align 4

]]></Node>
<StgValue><ssdm name="img_load_23"/></StgValue>
</operation>

<operation id="2640" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.5:3  %conv_output_0_load_3 = load i32* %conv_output_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_3"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="2641" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:1  %img_load_23 = load i32* %img_addr_43, align 4

]]></Node>
<StgValue><ssdm name="img_load_23"/></StgValue>
</operation>

<operation id="2642" st_id="624" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2643" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.2.5:3  %conv_output_0_load_3 = load i32* %conv_output_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_3"/></StgValue>
</operation>

<operation id="2644" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.2.5:4  %add_ln170_18 = add nsw i32 %conv_output_0_load_3, %out_3

]]></Node>
<StgValue><ssdm name="add_ln170_18"/></StgValue>
</operation>

<operation id="2645" st_id="624" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.2.5:5  store i32 %add_ln170_18, i32* %conv_output_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="2646" st_id="625" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="2647" st_id="626" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="2648" st_id="627" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="2649" st_id="628" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="2650" st_id="629" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="2651" st_id="630" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="2652" st_id="631" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="2653" st_id="632" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="2654" st_id="633" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="2655" st_id="634" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="2656" st_id="635" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="2657" st_id="636" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="2658" st_id="637" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="2659" st_id="638" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_23)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2660" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.2.5:6  br i1 %icmp_ln172, label %14, label %.loopexit._crit_edge.3.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2661" st_id="638" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="2662" st_id="639" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="2663" st_id="640" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="2664" st_id="641" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="2665" st_id="642" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="2666" st_id="643" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="31" op_28_bw="0" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_18)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2667" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.3.0

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">
</state>

<state id="645" st_id="645">
</state>

<state id="646" st_id="646">

<operation id="2668" st_id="646" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="2669" st_id="647" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="2670" st_id="648" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="2671" st_id="649" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="2672" st_id="650" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="2673" st_id="651" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="2674" st_id="652" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="2675" st_id="653" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:0  %out_334_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_1"/></StgValue>
</operation>

<operation id="2676" st_id="653" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:1  %img_load_24 = load i32* %img_addr_44, align 16

]]></Node>
<StgValue><ssdm name="img_load_24"/></StgValue>
</operation>

<operation id="2677" st_id="653" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.0:3  %conv_output_1_load_3 = load i32* %conv_output_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_3"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="2678" st_id="654" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:1  %img_load_24 = load i32* %img_addr_44, align 16

]]></Node>
<StgValue><ssdm name="img_load_24"/></StgValue>
</operation>

<operation id="2679" st_id="654" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2680" st_id="654" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.0:3  %conv_output_1_load_3 = load i32* %conv_output_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_3"/></StgValue>
</operation>

<operation id="2681" st_id="654" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.0:4  %add_ln170_19 = add nsw i32 %conv_output_1_load_3, %out_334_1

]]></Node>
<StgValue><ssdm name="add_ln170_19"/></StgValue>
</operation>

<operation id="2682" st_id="654" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.0:5  store i32 %add_ln170_19, i32* %conv_output_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="2683" st_id="655" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="2684" st_id="656" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="2685" st_id="657" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="2686" st_id="658" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="2687" st_id="659" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="2688" st_id="660" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="2689" st_id="661" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="2690" st_id="662" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="2691" st_id="663" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="2692" st_id="664" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="2693" st_id="665" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="2694" st_id="666" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="2695" st_id="667" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="2696" st_id="668" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_24)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2697" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.0:6  br i1 %icmp_ln172, label %15, label %.loopexit._crit_edge.3.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2698" st_id="668" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="2699" st_id="669" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="2700" st_id="670" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="2701" st_id="671" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="2702" st_id="672" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="2703" st_id="673" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_19)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="2704" st_id="674" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  %tmp_3_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="2705" st_id="675" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  %tmp_3_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="2706" st_id="676" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  %tmp_3_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="2707" st_id="677" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  %tmp_3_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="2708" st_id="678" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  %tmp_3_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="2709" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_3 = add nsw i32 %out_count_5_1_5, 1

]]></Node>
<StgValue><ssdm name="add_ln190_3"/></StgValue>
</operation>

<operation id="2710" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_3 = sext i32 %out_count_5_1_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_3"/></StgValue>
</operation>

<operation id="2711" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_3 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_3

]]></Node>
<StgValue><ssdm name="outtotal_addr_3"/></StgValue>
</operation>

<operation id="2712" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_3 = zext i31 %tmp_3_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_3"/></StgValue>
</operation>

<operation id="2713" st_id="678" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_3, i32* %outtotal_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2714" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.3.1

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="2715" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:0  %out_count_5_3_1 = phi i32 [ %add_ln190_3, %15 ], [ %out_count_5_1_5, %.loopexit._crit_edge.3.0 ]

]]></Node>
<StgValue><ssdm name="out_count_5_3_1"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">
</state>

<state id="681" st_id="681">

<operation id="2716" st_id="681" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="2717" st_id="682" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="2718" st_id="683" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="2719" st_id="684" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="2720" st_id="685" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="2721" st_id="686" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="2722" st_id="687" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="2723" st_id="688" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:1  %out_334_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_2"/></StgValue>
</operation>

<operation id="2724" st_id="688" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:2  %img_load_25 = load i32* %img_addr_45, align 4

]]></Node>
<StgValue><ssdm name="img_load_25"/></StgValue>
</operation>

<operation id="2725" st_id="688" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.1:4  %conv_output_2_load_3 = load i32* %conv_output_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_3"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="2726" st_id="689" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:2  %img_load_25 = load i32* %img_addr_45, align 4

]]></Node>
<StgValue><ssdm name="img_load_25"/></StgValue>
</operation>

<operation id="2727" st_id="689" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2728" st_id="689" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.1:4  %conv_output_2_load_3 = load i32* %conv_output_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_3"/></StgValue>
</operation>

<operation id="2729" st_id="689" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.1:5  %add_ln170_20 = add nsw i32 %conv_output_2_load_3, %out_334_2

]]></Node>
<StgValue><ssdm name="add_ln170_20"/></StgValue>
</operation>

<operation id="2730" st_id="689" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.1:6  store i32 %add_ln170_20, i32* %conv_output_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="2731" st_id="690" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="2732" st_id="691" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="2733" st_id="692" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="2734" st_id="693" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="2735" st_id="694" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="2736" st_id="695" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="2737" st_id="696" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="2738" st_id="697" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="2739" st_id="698" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="2740" st_id="699" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="2741" st_id="700" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="2742" st_id="701" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="2743" st_id="702" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="2744" st_id="703" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_25)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2745" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.1:7  br i1 %icmp_ln172, label %16, label %.loopexit._crit_edge.3.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2746" st_id="703" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="2747" st_id="704" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="2748" st_id="705" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="2749" st_id="706" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="2750" st_id="707" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="2751" st_id="708" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="31" op_31_bw="0" op_32_bw="0" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_20)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2752" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.3.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">
</state>

<state id="710" st_id="710">
</state>

<state id="711" st_id="711">

<operation id="2753" st_id="711" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="2754" st_id="712" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="2755" st_id="713" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="2756" st_id="714" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="2757" st_id="715" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="2758" st_id="716" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="2759" st_id="717" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="2760" st_id="718" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:0  %out_334_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_3"/></StgValue>
</operation>

<operation id="2761" st_id="718" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:1  %img_load_26 = load i32* %img_addr_46, align 8

]]></Node>
<StgValue><ssdm name="img_load_26"/></StgValue>
</operation>

<operation id="2762" st_id="718" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.2:3  %conv_output_3_load_3 = load i32* %conv_output_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_3"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="2763" st_id="719" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:1  %img_load_26 = load i32* %img_addr_46, align 8

]]></Node>
<StgValue><ssdm name="img_load_26"/></StgValue>
</operation>

<operation id="2764" st_id="719" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2765" st_id="719" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.2:3  %conv_output_3_load_3 = load i32* %conv_output_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_3"/></StgValue>
</operation>

<operation id="2766" st_id="719" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.2:4  %add_ln170_21 = add nsw i32 %conv_output_3_load_3, %out_334_3

]]></Node>
<StgValue><ssdm name="add_ln170_21"/></StgValue>
</operation>

<operation id="2767" st_id="719" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.2:5  store i32 %add_ln170_21, i32* %conv_output_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="2768" st_id="720" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="2769" st_id="721" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="2770" st_id="722" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="2771" st_id="723" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="2772" st_id="724" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="2773" st_id="725" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="2774" st_id="726" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="2775" st_id="727" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="2776" st_id="728" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="2777" st_id="729" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="2778" st_id="730" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="2779" st_id="731" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="2780" st_id="732" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="2781" st_id="733" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_26)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2782" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.2:6  br i1 %icmp_ln172, label %17, label %.loopexit._crit_edge.3.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2783" st_id="733" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="2784" st_id="734" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="2785" st_id="735" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="2786" st_id="736" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="2787" st_id="737" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="2788" st_id="738" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="31" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_21)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="2789" st_id="739" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0">
<![CDATA[
:1  %tmp_3_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="2790" st_id="740" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0">
<![CDATA[
:1  %tmp_3_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="2791" st_id="741" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0">
<![CDATA[
:1  %tmp_3_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="2792" st_id="742" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0">
<![CDATA[
:1  %tmp_3_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="2793" st_id="743" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0">
<![CDATA[
:1  %tmp_3_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="2794" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_4 = add nsw i32 %out_count_5_3_1, 1

]]></Node>
<StgValue><ssdm name="add_ln190_4"/></StgValue>
</operation>

<operation id="2795" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_4 = sext i32 %out_count_5_3_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_4"/></StgValue>
</operation>

<operation id="2796" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_4 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_4

]]></Node>
<StgValue><ssdm name="outtotal_addr_4"/></StgValue>
</operation>

<operation id="2797" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_4 = zext i31 %tmp_3_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_4"/></StgValue>
</operation>

<operation id="2798" st_id="743" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_4, i32* %outtotal_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2799" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.3.3

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="2800" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:0  %out_count_5_3_3 = phi i32 [ %add_ln190_4, %17 ], [ %out_count_5_3_1, %.loopexit._crit_edge.3.2 ]

]]></Node>
<StgValue><ssdm name="out_count_5_3_3"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">
</state>

<state id="746" st_id="746">

<operation id="2801" st_id="746" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="2802" st_id="747" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="2803" st_id="748" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="2804" st_id="749" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="2805" st_id="750" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="2806" st_id="751" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="2807" st_id="752" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="2808" st_id="753" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:1  %out_334_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_334_4"/></StgValue>
</operation>

<operation id="2809" st_id="753" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:2  %img_load_27 = load i32* %img_addr_47, align 4

]]></Node>
<StgValue><ssdm name="img_load_27"/></StgValue>
</operation>

<operation id="2810" st_id="753" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.3:4  %conv_output_4_load_3 = load i32* %conv_output_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_3"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="2811" st_id="754" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:2  %img_load_27 = load i32* %img_addr_47, align 4

]]></Node>
<StgValue><ssdm name="img_load_27"/></StgValue>
</operation>

<operation id="2812" st_id="754" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2813" st_id="754" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.3:4  %conv_output_4_load_3 = load i32* %conv_output_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_3"/></StgValue>
</operation>

<operation id="2814" st_id="754" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.3:5  %add_ln170_22 = add nsw i32 %conv_output_4_load_3, %out_334_4

]]></Node>
<StgValue><ssdm name="add_ln170_22"/></StgValue>
</operation>

<operation id="2815" st_id="754" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.3:6  store i32 %add_ln170_22, i32* %conv_output_4_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="2816" st_id="755" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="2817" st_id="756" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="2818" st_id="757" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="2819" st_id="758" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="2820" st_id="759" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="2821" st_id="760" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="2822" st_id="761" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="2823" st_id="762" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="2824" st_id="763" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="2825" st_id="764" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="2826" st_id="765" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="2827" st_id="766" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="2828" st_id="767" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="2829" st_id="768" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_27)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2830" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.3:7  br i1 %icmp_ln172, label %18, label %.loopexit._crit_edge.3.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2831" st_id="768" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="2832" st_id="769" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="2833" st_id="770" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="2834" st_id="771" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="2835" st_id="772" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="2836" st_id="773" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="31" op_34_bw="0" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_22)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2837" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.3.4

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">
</state>

<state id="775" st_id="775">
</state>

<state id="776" st_id="776">

<operation id="2838" st_id="776" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="2839" st_id="777" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="2840" st_id="778" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="2841" st_id="779" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="2842" st_id="780" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="2843" st_id="781" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="2844" st_id="782" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="2845" st_id="783" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="32" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:0  %out_6_3_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_3_5"/></StgValue>
</operation>

<operation id="2846" st_id="783" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:1  %img_load_28 = load i32* %img_addr_48, align 16

]]></Node>
<StgValue><ssdm name="img_load_28"/></StgValue>
</operation>

<operation id="2847" st_id="783" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.4:7  %conv_output_5_load_3 = load i32* %conv_output_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_3"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="2848" st_id="784" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:1  %img_load_28 = load i32* %img_addr_48, align 16

]]></Node>
<StgValue><ssdm name="img_load_28"/></StgValue>
</operation>

<operation id="2849" st_id="784" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2850" st_id="784" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.4:7  %conv_output_5_load_3 = load i32* %conv_output_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_3"/></StgValue>
</operation>

<operation id="2851" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.4:8  %add_ln170_23 = add nsw i32 %conv_output_5_load_3, %out_6_3_5

]]></Node>
<StgValue><ssdm name="add_ln170_23"/></StgValue>
</operation>

<operation id="2852" st_id="784" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.4:9  store i32 %add_ln170_23, i32* %conv_output_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="2853" st_id="785" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="2854" st_id="786" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="2855" st_id="787" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="2856" st_id="788" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="2857" st_id="789" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="2858" st_id="790" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="2859" st_id="791" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="2860" st_id="792" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="2861" st_id="793" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="2862" st_id="794" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="2863" st_id="795" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="2864" st_id="796" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="2865" st_id="797" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="2866" st_id="798" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_28)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2867" st_id="798" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:3  %img_load_29 = load i32* %img_addr_49, align 4

]]></Node>
<StgValue><ssdm name="img_load_29"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="2868" st_id="799" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:3  %img_load_29 = load i32* %img_addr_49, align 4

]]></Node>
<StgValue><ssdm name="img_load_29"/></StgValue>
</operation>

<operation id="2869" st_id="799" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="2870" st_id="800" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="2871" st_id="801" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="2872" st_id="802" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="2873" st_id="803" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="2874" st_id="804" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="2875" st_id="805" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="2876" st_id="806" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="2877" st_id="807" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="2878" st_id="808" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="2879" st_id="809" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="2880" st_id="810" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="2881" st_id="811" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="2882" st_id="812" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="2883" st_id="813" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_29)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2884" st_id="813" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:5  %img_load_30 = load i32* %img_addr_50, align 8

]]></Node>
<StgValue><ssdm name="img_load_30"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="2885" st_id="814" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:5  %img_load_30 = load i32* %img_addr_50, align 8

]]></Node>
<StgValue><ssdm name="img_load_30"/></StgValue>
</operation>

<operation id="2886" st_id="814" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="2887" st_id="815" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="2888" st_id="816" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="2889" st_id="817" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="2890" st_id="818" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="2891" st_id="819" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="2892" st_id="820" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="2893" st_id="821" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="2894" st_id="822" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="2895" st_id="823" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="2896" st_id="824" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="2897" st_id="825" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="2898" st_id="826" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="2899" st_id="827" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="2900" st_id="828" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_30)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="2901" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.4:10  br i1 %icmp_ln172, label %19, label %.loopexit._crit_edge.3.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2902" st_id="828" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="2903" st_id="829" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="2904" st_id="830" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="2905" st_id="831" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="2906" st_id="832" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="2907" st_id="833" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_23)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="2908" st_id="834" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:1  %tmp_3_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="2909" st_id="835" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:1  %tmp_3_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="2910" st_id="836" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:1  %tmp_3_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="2911" st_id="837" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:1  %tmp_3_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="2912" st_id="838" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0">
<![CDATA[
:1  %tmp_3_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="2913" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_5 = add nsw i32 %out_count_5_3_3, 1

]]></Node>
<StgValue><ssdm name="add_ln190_5"/></StgValue>
</operation>

<operation id="2914" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_5 = sext i32 %out_count_5_3_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_5"/></StgValue>
</operation>

<operation id="2915" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_5 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_5

]]></Node>
<StgValue><ssdm name="outtotal_addr_5"/></StgValue>
</operation>

<operation id="2916" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_5 = zext i31 %tmp_3_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_5"/></StgValue>
</operation>

<operation id="2917" st_id="838" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_5, i32* %outtotal_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="2918" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.3.5

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="2919" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:0  %out_count_5_3_5 = phi i32 [ %add_ln190_5, %19 ], [ %out_count_5_3_3, %.loopexit._crit_edge.3.4 ]

]]></Node>
<StgValue><ssdm name="out_count_5_3_5"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">
</state>

<state id="841" st_id="841">

<operation id="2920" st_id="841" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="2921" st_id="842" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="2922" st_id="843" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="2923" st_id="844" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="2924" st_id="845" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="2925" st_id="846" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="2926" st_id="847" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="2927" st_id="848" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:1  %out_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="2928" st_id="848" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:2  %img_load_31 = load i32* %img_addr_51, align 4

]]></Node>
<StgValue><ssdm name="img_load_31"/></StgValue>
</operation>

<operation id="2929" st_id="848" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.5:4  %conv_output_0_load_4 = load i32* %conv_output_0_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load_4"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="2930" st_id="849" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:2  %img_load_31 = load i32* %img_addr_51, align 4

]]></Node>
<StgValue><ssdm name="img_load_31"/></StgValue>
</operation>

<operation id="2931" st_id="849" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2932" st_id="849" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.3.5:4  %conv_output_0_load_4 = load i32* %conv_output_0_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_0_load_4"/></StgValue>
</operation>

<operation id="2933" st_id="849" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.3.5:5  %add_ln170_24 = add nsw i32 %conv_output_0_load_4, %out_4

]]></Node>
<StgValue><ssdm name="add_ln170_24"/></StgValue>
</operation>

<operation id="2934" st_id="849" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.3.5:6  store i32 %add_ln170_24, i32* %conv_output_0_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="2935" st_id="850" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="2936" st_id="851" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="2937" st_id="852" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="2938" st_id="853" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="2939" st_id="854" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="2940" st_id="855" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="2941" st_id="856" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="2942" st_id="857" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="2943" st_id="858" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="2944" st_id="859" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="2945" st_id="860" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="2946" st_id="861" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="2947" st_id="862" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="2948" st_id="863" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_31)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2949" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.3.5:7  br i1 %icmp_ln172, label %20, label %.loopexit._crit_edge.4.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2950" st_id="863" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="2951" st_id="864" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="2952" st_id="865" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="2953" st_id="866" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="2954" st_id="867" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="2955" st_id="868" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="31" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_24)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2956" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.0

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">
</state>

<state id="870" st_id="870">
</state>

<state id="871" st_id="871">

<operation id="2957" st_id="871" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="2958" st_id="872" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="2959" st_id="873" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="2960" st_id="874" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="2961" st_id="875" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="2962" st_id="876" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="2963" st_id="877" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="2964" st_id="878" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:0  %out_436_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_1"/></StgValue>
</operation>

<operation id="2965" st_id="878" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:1  %img_load_32 = load i32* %img_addr_52, align 16

]]></Node>
<StgValue><ssdm name="img_load_32"/></StgValue>
</operation>

<operation id="2966" st_id="878" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.0:3  %conv_output_1_load_4 = load i32* %conv_output_1_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_1_load_4"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="2967" st_id="879" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:1  %img_load_32 = load i32* %img_addr_52, align 16

]]></Node>
<StgValue><ssdm name="img_load_32"/></StgValue>
</operation>

<operation id="2968" st_id="879" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2969" st_id="879" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.0:3  %conv_output_1_load_4 = load i32* %conv_output_1_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_1_load_4"/></StgValue>
</operation>

<operation id="2970" st_id="879" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.0:4  %add_ln170_25 = add nsw i32 %conv_output_1_load_4, %out_436_1

]]></Node>
<StgValue><ssdm name="add_ln170_25"/></StgValue>
</operation>

<operation id="2971" st_id="879" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.0:5  store i32 %add_ln170_25, i32* %conv_output_1_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="2972" st_id="880" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="2973" st_id="881" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="2974" st_id="882" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="2975" st_id="883" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="2976" st_id="884" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="2977" st_id="885" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="2978" st_id="886" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="2979" st_id="887" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="2980" st_id="888" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="2981" st_id="889" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="2982" st_id="890" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="2983" st_id="891" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="2984" st_id="892" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="2985" st_id="893" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_32)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="2986" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.0:6  br i1 %icmp_ln172, label %21, label %.loopexit._crit_edge.4.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2987" st_id="893" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="2988" st_id="894" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="2989" st_id="895" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="2990" st_id="896" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="2991" st_id="897" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="2992" st_id="898" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="31" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_25)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="2993" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.1

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">
</state>

<state id="900" st_id="900">
</state>

<state id="901" st_id="901">

<operation id="2994" st_id="901" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="2995" st_id="902" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="2996" st_id="903" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="2997" st_id="904" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="2998" st_id="905" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="2999" st_id="906" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="3000" st_id="907" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="3001" st_id="908" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:0  %out_436_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_2"/></StgValue>
</operation>

<operation id="3002" st_id="908" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:1  %img_load_33 = load i32* %img_addr_53, align 4

]]></Node>
<StgValue><ssdm name="img_load_33"/></StgValue>
</operation>

<operation id="3003" st_id="908" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.1:3  %conv_output_2_load_4 = load i32* %conv_output_2_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_2_load_4"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="3004" st_id="909" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:1  %img_load_33 = load i32* %img_addr_53, align 4

]]></Node>
<StgValue><ssdm name="img_load_33"/></StgValue>
</operation>

<operation id="3005" st_id="909" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3006" st_id="909" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.1:3  %conv_output_2_load_4 = load i32* %conv_output_2_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_2_load_4"/></StgValue>
</operation>

<operation id="3007" st_id="909" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.1:4  %add_ln170_26 = add nsw i32 %conv_output_2_load_4, %out_436_2

]]></Node>
<StgValue><ssdm name="add_ln170_26"/></StgValue>
</operation>

<operation id="3008" st_id="909" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.1:5  store i32 %add_ln170_26, i32* %conv_output_2_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="3009" st_id="910" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="3010" st_id="911" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="3011" st_id="912" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="3012" st_id="913" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="3013" st_id="914" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="3014" st_id="915" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="3015" st_id="916" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="3016" st_id="917" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="3017" st_id="918" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="3018" st_id="919" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="3019" st_id="920" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="3020" st_id="921" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="3021" st_id="922" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="3022" st_id="923" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_33)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3023" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.1:6  br i1 %icmp_ln172, label %22, label %.loopexit._crit_edge.4.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3024" st_id="923" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="3025" st_id="924" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="3026" st_id="925" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="3027" st_id="926" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="3028" st_id="927" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="3029" st_id="928" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="31" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_26)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3030" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.2

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">
</state>

<state id="930" st_id="930">
</state>

<state id="931" st_id="931">

<operation id="3031" st_id="931" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="3032" st_id="932" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="3033" st_id="933" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="3034" st_id="934" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="3035" st_id="935" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="3036" st_id="936" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="3037" st_id="937" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="3038" st_id="938" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:0  %out_436_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_3"/></StgValue>
</operation>

<operation id="3039" st_id="938" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:1  %img_load_34 = load i32* %img_addr_54, align 8

]]></Node>
<StgValue><ssdm name="img_load_34"/></StgValue>
</operation>

<operation id="3040" st_id="938" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.2:3  %conv_output_3_load_4 = load i32* %conv_output_3_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_3_load_4"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="3041" st_id="939" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:1  %img_load_34 = load i32* %img_addr_54, align 8

]]></Node>
<StgValue><ssdm name="img_load_34"/></StgValue>
</operation>

<operation id="3042" st_id="939" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3043" st_id="939" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.2:3  %conv_output_3_load_4 = load i32* %conv_output_3_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_3_load_4"/></StgValue>
</operation>

<operation id="3044" st_id="939" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.2:4  %add_ln170_27 = add nsw i32 %conv_output_3_load_4, %out_436_3

]]></Node>
<StgValue><ssdm name="add_ln170_27"/></StgValue>
</operation>

<operation id="3045" st_id="939" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.2:5  store i32 %add_ln170_27, i32* %conv_output_3_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="3046" st_id="940" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="3047" st_id="941" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="3048" st_id="942" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="3049" st_id="943" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="3050" st_id="944" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="3051" st_id="945" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="3052" st_id="946" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="3053" st_id="947" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="3054" st_id="948" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="3055" st_id="949" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="3056" st_id="950" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="3057" st_id="951" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="3058" st_id="952" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="3059" st_id="953" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_34)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3060" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.2:6  br i1 %icmp_ln172, label %23, label %.loopexit._crit_edge.4.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3061" st_id="953" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="3062" st_id="954" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="3063" st_id="955" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="3064" st_id="956" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="3065" st_id="957" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="3066" st_id="958" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="31" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_27)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3067" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">
</state>

<state id="960" st_id="960">
</state>

<state id="961" st_id="961">

<operation id="3068" st_id="961" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="3069" st_id="962" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="3070" st_id="963" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="3071" st_id="964" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="3072" st_id="965" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="3073" st_id="966" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="3074" st_id="967" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="3075" st_id="968" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:0  %out_436_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_436_4"/></StgValue>
</operation>

<operation id="3076" st_id="968" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:1  %img_load_35 = load i32* %img_addr_55, align 4

]]></Node>
<StgValue><ssdm name="img_load_35"/></StgValue>
</operation>

<operation id="3077" st_id="968" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.3:3  %conv_output_4_load_4 = load i32* %conv_output_4_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load_4"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="3078" st_id="969" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:1  %img_load_35 = load i32* %img_addr_55, align 4

]]></Node>
<StgValue><ssdm name="img_load_35"/></StgValue>
</operation>

<operation id="3079" st_id="969" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3080" st_id="969" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.3:3  %conv_output_4_load_4 = load i32* %conv_output_4_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_4_load_4"/></StgValue>
</operation>

<operation id="3081" st_id="969" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.3:4  %add_ln170_28 = add nsw i32 %conv_output_4_load_4, %out_436_4

]]></Node>
<StgValue><ssdm name="add_ln170_28"/></StgValue>
</operation>

<operation id="3082" st_id="969" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.3:5  store i32 %add_ln170_28, i32* %conv_output_4_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="3083" st_id="970" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="3084" st_id="971" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="3085" st_id="972" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="3086" st_id="973" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="3087" st_id="974" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="3088" st_id="975" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="3089" st_id="976" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="3090" st_id="977" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="3091" st_id="978" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="3092" st_id="979" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="3093" st_id="980" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="3094" st_id="981" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="3095" st_id="982" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="3096" st_id="983" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_35)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3097" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.3:6  br i1 %icmp_ln172, label %24, label %.loopexit._crit_edge.4.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3098" st_id="983" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="3099" st_id="984" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="3100" st_id="985" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="3101" st_id="986" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="3102" st_id="987" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="3103" st_id="988" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_28)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3104" st_id="988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.4

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">
</state>

<state id="990" st_id="990">
</state>

<state id="991" st_id="991">

<operation id="3105" st_id="991" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="3106" st_id="992" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="3107" st_id="993" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="3108" st_id="994" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="3109" st_id="995" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="3110" st_id="996" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="3111" st_id="997" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="3112" st_id="998" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="32" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:0  %out_6_4_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_4_5"/></StgValue>
</operation>

<operation id="3113" st_id="998" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:1  %img_load_36 = load i32* %img_addr_56, align 16

]]></Node>
<StgValue><ssdm name="img_load_36"/></StgValue>
</operation>

<operation id="3114" st_id="998" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.4:7  %conv_output_5_load_4 = load i32* %conv_output_5_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_5_load_4"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="3115" st_id="999" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:1  %img_load_36 = load i32* %img_addr_56, align 16

]]></Node>
<StgValue><ssdm name="img_load_36"/></StgValue>
</operation>

<operation id="3116" st_id="999" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3117" st_id="999" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.4:7  %conv_output_5_load_4 = load i32* %conv_output_5_addr_5, align 16

]]></Node>
<StgValue><ssdm name="conv_output_5_load_4"/></StgValue>
</operation>

<operation id="3118" st_id="999" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.4:8  %add_ln170_29 = add nsw i32 %conv_output_5_load_4, %out_6_4_5

]]></Node>
<StgValue><ssdm name="add_ln170_29"/></StgValue>
</operation>

<operation id="3119" st_id="999" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.4:9  store i32 %add_ln170_29, i32* %conv_output_5_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="3120" st_id="1000" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="3121" st_id="1001" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="3122" st_id="1002" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="3123" st_id="1003" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="3124" st_id="1004" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="3125" st_id="1005" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="3126" st_id="1006" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="3127" st_id="1007" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="3128" st_id="1008" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="3129" st_id="1009" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="3130" st_id="1010" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="3131" st_id="1011" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="3132" st_id="1012" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="3133" st_id="1013" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_36)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3134" st_id="1013" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:3  %img_load_37 = load i32* %img_addr_57, align 4

]]></Node>
<StgValue><ssdm name="img_load_37"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="3135" st_id="1014" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:3  %img_load_37 = load i32* %img_addr_57, align 4

]]></Node>
<StgValue><ssdm name="img_load_37"/></StgValue>
</operation>

<operation id="3136" st_id="1014" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="3137" st_id="1015" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="3138" st_id="1016" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="3139" st_id="1017" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="3140" st_id="1018" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="3141" st_id="1019" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="3142" st_id="1020" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="3143" st_id="1021" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="3144" st_id="1022" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="3145" st_id="1023" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="3146" st_id="1024" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="3147" st_id="1025" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="3148" st_id="1026" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="3149" st_id="1027" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="3150" st_id="1028" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_37)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3151" st_id="1028" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:5  %img_load_38 = load i32* %img_addr_58, align 8

]]></Node>
<StgValue><ssdm name="img_load_38"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="3152" st_id="1029" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:5  %img_load_38 = load i32* %img_addr_58, align 8

]]></Node>
<StgValue><ssdm name="img_load_38"/></StgValue>
</operation>

<operation id="3153" st_id="1029" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="3154" st_id="1030" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="3155" st_id="1031" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="3156" st_id="1032" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="3157" st_id="1033" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="3158" st_id="1034" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="3159" st_id="1035" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="3160" st_id="1036" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="3161" st_id="1037" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="3162" st_id="1038" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="3163" st_id="1039" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="3164" st_id="1040" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="3165" st_id="1041" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="3166" st_id="1042" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="3167" st_id="1043" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_38)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3168" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.4:10  br i1 %icmp_ln172, label %25, label %.loopexit._crit_edge.4.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3169" st_id="1043" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="3170" st_id="1044" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="3171" st_id="1045" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="3172" st_id="1046" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="3173" st_id="1047" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="3174" st_id="1048" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="31" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="31" op_57_bw="0" op_58_bw="0" op_59_bw="31" op_60_bw="0" op_61_bw="0" op_62_bw="31" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_29)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3175" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.4.5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">
</state>

<state id="1050" st_id="1050">
</state>

<state id="1051" st_id="1051">

<operation id="3176" st_id="1051" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="3177" st_id="1052" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="3178" st_id="1053" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="3179" st_id="1054" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="3180" st_id="1055" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="3181" st_id="1056" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="3182" st_id="1057" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="3183" st_id="1058" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:0  %out_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="3184" st_id="1058" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:1  %img_load_39 = load i32* %img_addr_59, align 4

]]></Node>
<StgValue><ssdm name="img_load_39"/></StgValue>
</operation>

<operation id="3185" st_id="1058" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.5:3  %conv_output_0_load_5 = load i32* %conv_output_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_5"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="3186" st_id="1059" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:1  %img_load_39 = load i32* %img_addr_59, align 4

]]></Node>
<StgValue><ssdm name="img_load_39"/></StgValue>
</operation>

<operation id="3187" st_id="1059" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3188" st_id="1059" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.4.5:3  %conv_output_0_load_5 = load i32* %conv_output_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_0_load_5"/></StgValue>
</operation>

<operation id="3189" st_id="1059" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.4.5:4  %add_ln170_30 = add nsw i32 %conv_output_0_load_5, %out_5

]]></Node>
<StgValue><ssdm name="add_ln170_30"/></StgValue>
</operation>

<operation id="3190" st_id="1059" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.4.5:5  store i32 %add_ln170_30, i32* %conv_output_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="3191" st_id="1060" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="3192" st_id="1061" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="3193" st_id="1062" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="3194" st_id="1063" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="3195" st_id="1064" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="3196" st_id="1065" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="3197" st_id="1066" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="3198" st_id="1067" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="3199" st_id="1068" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="3200" st_id="1069" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="3201" st_id="1070" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="3202" st_id="1071" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="3203" st_id="1072" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="3204" st_id="1073" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_39)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3205" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.4.5:6  br i1 %icmp_ln172, label %26, label %.loopexit._crit_edge.5.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3206" st_id="1073" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="3207" st_id="1074" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="3208" st_id="1075" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="3209" st_id="1076" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="3210" st_id="1077" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="3211" st_id="1078" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="0" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="31" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_30)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3212" st_id="1078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.5.0

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">
</state>

<state id="1080" st_id="1080">
</state>

<state id="1081" st_id="1081">

<operation id="3213" st_id="1081" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="3214" st_id="1082" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="3215" st_id="1083" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="3216" st_id="1084" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="3217" st_id="1085" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="3218" st_id="1086" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="3219" st_id="1087" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="3220" st_id="1088" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="32" op_164_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:0  %out_538_1 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_1"/></StgValue>
</operation>

<operation id="3221" st_id="1088" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:1  %img_load_40 = load i32* %img_addr_60, align 16

]]></Node>
<StgValue><ssdm name="img_load_40"/></StgValue>
</operation>

<operation id="3222" st_id="1088" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.0:3  %conv_output_1_load_5 = load i32* %conv_output_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_5"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="3223" st_id="1089" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:1  %img_load_40 = load i32* %img_addr_60, align 16

]]></Node>
<StgValue><ssdm name="img_load_40"/></StgValue>
</operation>

<operation id="3224" st_id="1089" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3225" st_id="1089" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.0:3  %conv_output_1_load_5 = load i32* %conv_output_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_1_load_5"/></StgValue>
</operation>

<operation id="3226" st_id="1089" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.5.0:4  %add_ln170_31 = add nsw i32 %conv_output_1_load_5, %out_538_1

]]></Node>
<StgValue><ssdm name="add_ln170_31"/></StgValue>
</operation>

<operation id="3227" st_id="1089" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.5.0:5  store i32 %add_ln170_31, i32* %conv_output_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="3228" st_id="1090" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="3229" st_id="1091" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="3230" st_id="1092" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="3231" st_id="1093" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="3232" st_id="1094" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="3233" st_id="1095" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="3234" st_id="1096" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="3235" st_id="1097" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="3236" st_id="1098" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="3237" st_id="1099" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="3238" st_id="1100" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="3239" st_id="1101" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="3240" st_id="1102" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="3241" st_id="1103" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_40)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3242" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.5.0:6  br i1 %icmp_ln172, label %27, label %.loopexit._crit_edge.5.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3243" st_id="1103" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="3244" st_id="1104" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="3245" st_id="1105" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="3246" st_id="1106" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="3247" st_id="1107" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="3248" st_id="1108" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="31" op_44_bw="0" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="31" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_31)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="3249" st_id="1109" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:1  %tmp_5_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="3250" st_id="1110" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:1  %tmp_5_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="3251" st_id="1111" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:1  %tmp_5_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="3252" st_id="1112" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:1  %tmp_5_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="3253" st_id="1113" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
:1  %tmp_5_1 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="3254" st_id="1113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_6 = add nsw i32 %out_count_5_3_5, 1

]]></Node>
<StgValue><ssdm name="add_ln190_6"/></StgValue>
</operation>

<operation id="3255" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_6 = sext i32 %out_count_5_3_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_6"/></StgValue>
</operation>

<operation id="3256" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_6 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_6

]]></Node>
<StgValue><ssdm name="outtotal_addr_6"/></StgValue>
</operation>

<operation id="3257" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_6 = zext i31 %tmp_5_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_6"/></StgValue>
</operation>

<operation id="3258" st_id="1113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_6, i32* %outtotal_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="3259" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.5.1

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="3260" st_id="1114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:0  %out_count_5_5_1 = phi i32 [ %add_ln190_6, %27 ], [ %out_count_5_3_5, %.loopexit._crit_edge.5.0 ]

]]></Node>
<StgValue><ssdm name="out_count_5_5_1"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">
</state>

<state id="1116" st_id="1116">

<operation id="3261" st_id="1116" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="3262" st_id="1117" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="3263" st_id="1118" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="3264" st_id="1119" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="3265" st_id="1120" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="3266" st_id="1121" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="3267" st_id="1122" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="3268" st_id="1123" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:1  %out_538_2 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_2"/></StgValue>
</operation>

<operation id="3269" st_id="1123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:2  %img_load_41 = load i32* %img_addr_61, align 4

]]></Node>
<StgValue><ssdm name="img_load_41"/></StgValue>
</operation>

<operation id="3270" st_id="1123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.1:4  %conv_output_2_load_5 = load i32* %conv_output_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_5"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="3271" st_id="1124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:2  %img_load_41 = load i32* %img_addr_61, align 4

]]></Node>
<StgValue><ssdm name="img_load_41"/></StgValue>
</operation>

<operation id="3272" st_id="1124" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3273" st_id="1124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.1:4  %conv_output_2_load_5 = load i32* %conv_output_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_2_load_5"/></StgValue>
</operation>

<operation id="3274" st_id="1124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.5.1:5  %add_ln170_32 = add nsw i32 %conv_output_2_load_5, %out_538_2

]]></Node>
<StgValue><ssdm name="add_ln170_32"/></StgValue>
</operation>

<operation id="3275" st_id="1124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.5.1:6  store i32 %add_ln170_32, i32* %conv_output_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="3276" st_id="1125" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="3277" st_id="1126" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="3278" st_id="1127" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="3279" st_id="1128" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="3280" st_id="1129" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="3281" st_id="1130" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="3282" st_id="1131" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="3283" st_id="1132" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="3284" st_id="1133" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="3285" st_id="1134" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="3286" st_id="1135" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="3287" st_id="1136" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="3288" st_id="1137" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="3289" st_id="1138" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_41)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3290" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.5.1:7  br i1 %icmp_ln172, label %28, label %.loopexit._crit_edge.5.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3291" st_id="1138" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="3292" st_id="1139" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="3293" st_id="1140" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="3294" st_id="1141" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="3295" st_id="1142" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="3296" st_id="1143" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="31" op_46_bw="0" op_47_bw="0" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="31" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_32)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3297" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.5.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">
</state>

<state id="1145" st_id="1145">
</state>

<state id="1146" st_id="1146">

<operation id="3298" st_id="1146" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="3299" st_id="1147" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="3300" st_id="1148" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="3301" st_id="1149" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="3302" st_id="1150" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="3303" st_id="1151" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="3304" st_id="1152" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="3305" st_id="1153" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:0  %out_538_3 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_3"/></StgValue>
</operation>

<operation id="3306" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:1  %img_load_42 = load i32* %img_addr_62, align 8

]]></Node>
<StgValue><ssdm name="img_load_42"/></StgValue>
</operation>

<operation id="3307" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.2:3  %conv_output_3_load_5 = load i32* %conv_output_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_5"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="3308" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:1  %img_load_42 = load i32* %img_addr_62, align 8

]]></Node>
<StgValue><ssdm name="img_load_42"/></StgValue>
</operation>

<operation id="3309" st_id="1154" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3310" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.2:3  %conv_output_3_load_5 = load i32* %conv_output_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_3_load_5"/></StgValue>
</operation>

<operation id="3311" st_id="1154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.5.2:4  %add_ln170_33 = add nsw i32 %conv_output_3_load_5, %out_538_3

]]></Node>
<StgValue><ssdm name="add_ln170_33"/></StgValue>
</operation>

<operation id="3312" st_id="1154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.5.2:5  store i32 %add_ln170_33, i32* %conv_output_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="3313" st_id="1155" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="3314" st_id="1156" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="3315" st_id="1157" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="3316" st_id="1158" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="3317" st_id="1159" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="3318" st_id="1160" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="3319" st_id="1161" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="3320" st_id="1162" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="3321" st_id="1163" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="3322" st_id="1164" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="3323" st_id="1165" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="3324" st_id="1166" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="3325" st_id="1167" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="3326" st_id="1168" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_42)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3327" st_id="1168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.5.2:6  br i1 %icmp_ln172, label %29, label %.loopexit._crit_edge.5.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3328" st_id="1168" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="3329" st_id="1169" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="3330" st_id="1170" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="3331" st_id="1171" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="3332" st_id="1172" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="3333" st_id="1173" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="31" op_47_bw="0" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="31" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="31" op_77_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_33)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="3334" st_id="1174" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0">
<![CDATA[
:1  %tmp_5_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="3335" st_id="1175" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0">
<![CDATA[
:1  %tmp_5_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="3336" st_id="1176" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0">
<![CDATA[
:1  %tmp_5_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="3337" st_id="1177" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0">
<![CDATA[
:1  %tmp_5_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="3338" st_id="1178" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0">
<![CDATA[
:1  %tmp_5_3 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="3339" st_id="1178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_7 = add nsw i32 %out_count_5_5_1, 1

]]></Node>
<StgValue><ssdm name="add_ln190_7"/></StgValue>
</operation>

<operation id="3340" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_7 = sext i32 %out_count_5_5_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_7"/></StgValue>
</operation>

<operation id="3341" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_7 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_7

]]></Node>
<StgValue><ssdm name="outtotal_addr_7"/></StgValue>
</operation>

<operation id="3342" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_7 = zext i31 %tmp_5_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_7"/></StgValue>
</operation>

<operation id="3343" st_id="1178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_7, i32* %outtotal_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="3344" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit._crit_edge.5.3

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="3345" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:0  %out_count_5_5_3 = phi i32 [ %add_ln190_7, %29 ], [ %out_count_5_5_1, %.loopexit._crit_edge.5.2 ]

]]></Node>
<StgValue><ssdm name="out_count_5_5_3"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">
</state>

<state id="1181" st_id="1181">

<operation id="3346" st_id="1181" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="3347" st_id="1182" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="3348" st_id="1183" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="3349" st_id="1184" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="3350" st_id="1185" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="3351" st_id="1186" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="3352" st_id="1187" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="3353" st_id="1188" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="32" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="32" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="32" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="32" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="32" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:1  %out_538_4 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_538_4"/></StgValue>
</operation>

<operation id="3354" st_id="1188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:2  %img_load_43 = load i32* %img_addr_63, align 4

]]></Node>
<StgValue><ssdm name="img_load_43"/></StgValue>
</operation>

<operation id="3355" st_id="1188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.3:4  %conv_output_4_load_5 = load i32* %conv_output_4_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_5"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="3356" st_id="1189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:2  %img_load_43 = load i32* %img_addr_63, align 4

]]></Node>
<StgValue><ssdm name="img_load_43"/></StgValue>
</operation>

<operation id="3357" st_id="1189" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3358" st_id="1189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.3:4  %conv_output_4_load_5 = load i32* %conv_output_4_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_output_4_load_5"/></StgValue>
</operation>

<operation id="3359" st_id="1189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.5.3:5  %add_ln170_34 = add nsw i32 %conv_output_4_load_5, %out_538_4

]]></Node>
<StgValue><ssdm name="add_ln170_34"/></StgValue>
</operation>

<operation id="3360" st_id="1189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.5.3:6  store i32 %add_ln170_34, i32* %conv_output_4_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="3361" st_id="1190" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="3362" st_id="1191" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="3363" st_id="1192" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="3364" st_id="1193" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="3365" st_id="1194" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="3366" st_id="1195" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="3367" st_id="1196" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="3368" st_id="1197" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="3369" st_id="1198" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="3370" st_id="1199" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="3371" st_id="1200" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="3372" st_id="1201" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="3373" st_id="1202" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="3374" st_id="1203" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:3  call fastcc void @conv_line_buffer_shi(i32 %img_load_43)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="3375" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.5.3:7  br i1 %icmp_ln172, label %30, label %.loopexit._crit_edge.5.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3376" st_id="1203" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="3377" st_id="1204" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="3378" st_id="1205" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="3379" st_id="1206" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="3380" st_id="1207" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="3381" st_id="1208" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="31" op_49_bw="0" op_50_bw="0" op_51_bw="31" op_52_bw="0" op_53_bw="0" op_54_bw="31" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="31" op_64_bw="0" op_65_bw="0" op_66_bw="31" op_67_bw="0" op_68_bw="0" op_69_bw="31" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="31" op_79_bw="0" op_80_bw="0" op_81_bw="31">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_34)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="3382" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit._crit_edge.5.4

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">
</state>

<state id="1210" st_id="1210">
</state>

<state id="1211" st_id="1211">

<operation id="3383" st_id="1211" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="3384" st_id="1212" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="3385" st_id="1213" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="3386" st_id="1214" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="3387" st_id="1215" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="3388" st_id="1216" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="3389" st_id="1217" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="3390" st_id="1218" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="0" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="0" op_39_bw="32" op_40_bw="0" op_41_bw="32" op_42_bw="0" op_43_bw="32" op_44_bw="0" op_45_bw="32" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="32" op_50_bw="0" op_51_bw="32" op_52_bw="0" op_53_bw="32" op_54_bw="0" op_55_bw="32" op_56_bw="0" op_57_bw="32" op_58_bw="0" op_59_bw="32" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="32" op_64_bw="0" op_65_bw="32" op_66_bw="0" op_67_bw="32" op_68_bw="0" op_69_bw="32" op_70_bw="0" op_71_bw="32" op_72_bw="0" op_73_bw="32" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="32" op_78_bw="0" op_79_bw="32" op_80_bw="0" op_81_bw="32" op_82_bw="0" op_83_bw="32" op_84_bw="0" op_85_bw="32" op_86_bw="0" op_87_bw="32" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="32" op_92_bw="0" op_93_bw="32" op_94_bw="0" op_95_bw="32" op_96_bw="0" op_97_bw="32" op_98_bw="0" op_99_bw="32" op_100_bw="0" op_101_bw="32" op_102_bw="0" op_103_bw="32" op_104_bw="0" op_105_bw="32" op_106_bw="0" op_107_bw="32" op_108_bw="0" op_109_bw="32" op_110_bw="0" op_111_bw="32" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="32" op_116_bw="0" op_117_bw="32" op_118_bw="0" op_119_bw="32" op_120_bw="0" op_121_bw="32" op_122_bw="0" op_123_bw="32" op_124_bw="0" op_125_bw="32" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="32" op_130_bw="0" op_131_bw="32" op_132_bw="0" op_133_bw="32" op_134_bw="0" op_135_bw="32" op_136_bw="0" op_137_bw="32" op_138_bw="0" op_139_bw="32" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="32" op_144_bw="0" op_145_bw="32" op_146_bw="0" op_147_bw="32" op_148_bw="0" op_149_bw="32" op_150_bw="0" op_151_bw="32" op_152_bw="0" op_153_bw="32" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="32" op_158_bw="0" op_159_bw="32" op_160_bw="0" op_161_bw="32" op_162_bw="0" op_163_bw="32" op_164_bw="0" op_165_bw="32" op_166_bw="0" op_167_bw="32" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="32" op_172_bw="0" op_173_bw="32" op_174_bw="0" op_175_bw="32" op_176_bw="0" op_177_bw="32" op_178_bw="0" op_179_bw="32" op_180_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:0  %out_6_5_5 = call fastcc i32 @single_conv_calculat()

]]></Node>
<StgValue><ssdm name="out_6_5_5"/></StgValue>
</operation>

<operation id="3391" st_id="1218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:1  %img_load_44 = load i32* %img_addr_64, align 16

]]></Node>
<StgValue><ssdm name="img_load_44"/></StgValue>
</operation>

<operation id="3392" st_id="1218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.4:7  %conv_output_5_load_5 = load i32* %conv_output_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_5"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="3393" st_id="1219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:1  %img_load_44 = load i32* %img_addr_64, align 16

]]></Node>
<StgValue><ssdm name="img_load_44"/></StgValue>
</operation>

<operation id="3394" st_id="1219" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3395" st_id="1219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="3">
<![CDATA[
.loopexit._crit_edge.5.4:7  %conv_output_5_load_5 = load i32* %conv_output_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_output_5_load_5"/></StgValue>
</operation>

<operation id="3396" st_id="1219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge.5.4:8  %add_ln170_35 = add nsw i32 %conv_output_5_load_5, %out_6_5_5

]]></Node>
<StgValue><ssdm name="add_ln170_35"/></StgValue>
</operation>

<operation id="3397" st_id="1219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.5.4:9  store i32 %add_ln170_35, i32* %conv_output_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="3398" st_id="1220" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="3399" st_id="1221" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="3400" st_id="1222" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="3401" st_id="1223" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="3402" st_id="1224" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="3403" st_id="1225" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="3404" st_id="1226" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="3405" st_id="1227" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="3406" st_id="1228" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="3407" st_id="1229" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="3408" st_id="1230" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="3409" st_id="1231" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="3410" st_id="1232" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="3411" st_id="1233" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:2  call fastcc void @conv_line_buffer_shi(i32 %img_load_44)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3412" st_id="1233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:3  %img_load_45 = load i32* %img_addr_65, align 4

]]></Node>
<StgValue><ssdm name="img_load_45"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="3413" st_id="1234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:3  %img_load_45 = load i32* %img_addr_65, align 4

]]></Node>
<StgValue><ssdm name="img_load_45"/></StgValue>
</operation>

<operation id="3414" st_id="1234" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="3415" st_id="1235" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="3416" st_id="1236" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="3417" st_id="1237" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="3418" st_id="1238" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="3419" st_id="1239" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="3420" st_id="1240" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="3421" st_id="1241" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="3422" st_id="1242" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="3423" st_id="1243" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="3424" st_id="1244" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="3425" st_id="1245" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="3426" st_id="1246" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="3427" st_id="1247" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="3428" st_id="1248" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:4  call fastcc void @conv_line_buffer_shi(i32 %img_load_45)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3429" st_id="1248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:5  %img_load_46 = load i32* %img_addr_66, align 8

]]></Node>
<StgValue><ssdm name="img_load_46"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="3430" st_id="1249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
.loopexit._crit_edge.5.4:5  %img_load_46 = load i32* %img_addr_66, align 8

]]></Node>
<StgValue><ssdm name="img_load_46"/></StgValue>
</operation>

<operation id="3431" st_id="1249" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="3432" st_id="1250" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="3433" st_id="1251" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="3434" st_id="1252" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="3435" st_id="1253" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="3436" st_id="1254" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="3437" st_id="1255" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="3438" st_id="1256" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="3439" st_id="1257" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="3440" st_id="1258" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="3441" st_id="1259" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="3442" st_id="1260" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="3443" st_id="1261" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="3444" st_id="1262" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="3445" st_id="1263" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:6  call fastcc void @conv_line_buffer_shi(i32 %img_load_46)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="3446" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.5.4:10  br i1 %icmp_ln172, label %31, label %single_conv_test_label11_end

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3447" st_id="1263" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="3448" st_id="1264" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="3449" st_id="1265" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="3450" st_id="1266" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="3451" st_id="1267" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="3452" st_id="1268" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="0" op_17_bw="31" op_18_bw="0" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="31" op_30_bw="0" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="0" op_35_bw="31" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="31" op_45_bw="0" op_46_bw="0" op_47_bw="31" op_48_bw="0" op_49_bw="31" op_50_bw="0" op_51_bw="0" op_52_bw="31" op_53_bw="0" op_54_bw="0" op_55_bw="31" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="31" op_65_bw="0" op_66_bw="0" op_67_bw="31" op_68_bw="0" op_69_bw="0" op_70_bw="31" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="31" op_80_bw="0" op_81_bw="0" op_82_bw="31" op_83_bw="0">
<![CDATA[
:0  call fastcc void @pool_line_buffer_shi(i32 %add_ln170_35)

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="3453" st_id="1269" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0">
<![CDATA[
:1  %tmp_5_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="3454" st_id="1270" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0">
<![CDATA[
:1  %tmp_5_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="3455" st_id="1271" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0">
<![CDATA[
:1  %tmp_5_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="3456" st_id="1272" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0">
<![CDATA[
:1  %tmp_5_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="3457" st_id="1273" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="0" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="31" op_20_bw="0" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="0" op_25_bw="31" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="0" op_37_bw="31" op_38_bw="0">
<![CDATA[
:1  %tmp_5_5 = call fastcc i31 @single_pool_calculat()

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="3458" st_id="1273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln190_8 = add nsw i32 %out_count_5_5_3, 1

]]></Node>
<StgValue><ssdm name="add_ln190_8"/></StgValue>
</operation>

<operation id="3459" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln190_8 = sext i32 %out_count_5_5_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln190_8"/></StgValue>
</operation>

<operation id="3460" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outtotal_addr_8 = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln190_8

]]></Node>
<StgValue><ssdm name="outtotal_addr_8"/></StgValue>
</operation>

<operation id="3461" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln190_8 = zext i31 %tmp_5_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln190_8"/></StgValue>
</operation>

<operation id="3462" st_id="1273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:6  store i32 %zext_ln190_8, i32* %outtotal_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="3463" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %single_conv_test_label11_end

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="3464" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
single_conv_test_label11_end:0  %out_count_5_5_5 = phi i32 [ %add_ln190_8, %31 ], [ %out_count_5_5_3, %.loopexit._crit_edge.5.4 ]

]]></Node>
<StgValue><ssdm name="out_count_5_5_5"/></StgValue>
</operation>

<operation id="3465" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
single_conv_test_label11_end:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str12, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="3466" st_id="1273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
single_conv_test_label11_end:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
