DESIGN impl_1
PART xc7z020clg484-1

CELL mem/ram_reg_0
  TILE BRAM_L_X6Y5
  CELLTYPE RAMB36E1
  LOC RAMB36_X0Y1
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE TDP
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 35
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 35
ENDCELL

CELL mem/ram_reg_1
  TILE BRAM_L_X6Y0
  CELLTYPE RAMB36E1
  LOC RAMB36_X0Y0
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE TDP
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 36
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 36
  RAM_SLICE_END 71
ENDCELL
