-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tkobjalgo is
port (
    hist_0_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_1_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_2_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_3_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_4_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_5_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_6_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_7_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_8_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_9_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_10_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_11_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_12_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_13_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_14_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_15_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_16_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_17_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_18_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_19_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_20_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_21_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_22_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_23_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_24_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_25_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_26_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_27_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_28_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_29_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_30_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_31_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_32_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_33_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_34_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_35_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_36_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_37_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_38_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_39_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_40_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_41_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_42_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_43_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_44_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_45_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_46_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_47_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_48_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_49_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_50_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_51_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_52_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_53_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_54_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_55_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_56_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_57_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_58_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_59_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_60_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_61_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_62_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_63_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_64_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_65_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_66_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_67_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_68_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_69_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_70_V : IN STD_LOGIC_VECTOR (8 downto 0);
    hist_71_V : IN STD_LOGIC_VECTOR (8 downto 0);
    output_V_data_0_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    output_V_data_0_V_full_n : IN STD_LOGIC;
    output_V_data_0_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of tkobjalgo is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tkobjalgo,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2104-2L-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=1.656250,HLS_SYN_LAT=20,HLS_SYN_TPT=1,HLS_SYN_MEM=2,HLS_SYN_DSP=1,HLS_SYN_FF=7980,HLS_SYN_LUT=10972,HLS_VERSION=2019_1}";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal initialize_array_of_objects_1u_VtxObj_76_U0_ap_start : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_ap_done : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_ap_continue : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_ap_idle : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_ap_ready : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_start_out : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_start_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_write : STD_LOGIC;
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_write : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_ap_start : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_ap_done : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_ap_continue : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_ap_idle : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_ap_ready : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_0_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_1_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_2_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_3_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_4_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_5_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_6_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_7_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_8_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_9_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_10_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_11_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_12_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_13_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_14_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_15_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_16_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_17_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_18_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_19_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_20_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_21_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_22_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_23_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_24_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_25_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_26_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_27_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_28_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_29_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_30_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_31_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_32_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_33_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_34_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_35_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_36_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_37_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_38_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_39_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_40_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_41_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_42_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_43_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_44_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_45_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_46_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_47_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_48_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_49_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_50_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_51_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_52_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_53_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_54_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_55_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_56_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_57_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_58_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_59_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_60_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_61_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_62_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_63_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_64_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_65_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_66_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_67_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_68_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_69_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_70_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_hist_71_V_read : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_din : STD_LOGIC_VECTOR (10 downto 0);
    signal tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_write : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_write : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_outvtx_mult_V_out_din : STD_LOGIC_VECTOR (0 downto 0);
    signal tkobjalgo_find_vtx_U0_outvtx_mult_V_out_write : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_din : STD_LOGIC_VECTOR (6 downto 0);
    signal tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_write : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_start_out : STD_LOGIC;
    signal tkobjalgo_find_vtx_U0_start_write : STD_LOGIC;
    signal pack_out_U0_ap_start : STD_LOGIC;
    signal pack_out_U0_ap_done : STD_LOGIC;
    signal pack_out_U0_ap_continue : STD_LOGIC;
    signal pack_out_U0_ap_idle : STD_LOGIC;
    signal pack_out_U0_ap_ready : STD_LOGIC;
    signal pack_out_U0_outvtx_hwSumPt_V_read : STD_LOGIC;
    signal pack_out_U0_outvtx_hwZ0_V_read : STD_LOGIC;
    signal pack_out_U0_outvtx_mult_V_read : STD_LOGIC;
    signal pack_out_U0_outvtx_hwBin_V_read : STD_LOGIC;
    signal pack_out_U0_data_V_data_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal pack_out_U0_data_V_data_V_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal hist_0_V_c_full_n : STD_LOGIC;
    signal hist_0_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_0_V_c_empty_n : STD_LOGIC;
    signal hist_1_V_c_full_n : STD_LOGIC;
    signal hist_1_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_1_V_c_empty_n : STD_LOGIC;
    signal hist_2_V_c_full_n : STD_LOGIC;
    signal hist_2_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_2_V_c_empty_n : STD_LOGIC;
    signal hist_3_V_c_full_n : STD_LOGIC;
    signal hist_3_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_3_V_c_empty_n : STD_LOGIC;
    signal hist_4_V_c_full_n : STD_LOGIC;
    signal hist_4_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_4_V_c_empty_n : STD_LOGIC;
    signal hist_5_V_c_full_n : STD_LOGIC;
    signal hist_5_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_5_V_c_empty_n : STD_LOGIC;
    signal hist_6_V_c_full_n : STD_LOGIC;
    signal hist_6_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_6_V_c_empty_n : STD_LOGIC;
    signal hist_7_V_c_full_n : STD_LOGIC;
    signal hist_7_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_7_V_c_empty_n : STD_LOGIC;
    signal hist_8_V_c_full_n : STD_LOGIC;
    signal hist_8_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_8_V_c_empty_n : STD_LOGIC;
    signal hist_9_V_c_full_n : STD_LOGIC;
    signal hist_9_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_9_V_c_empty_n : STD_LOGIC;
    signal hist_10_V_c_full_n : STD_LOGIC;
    signal hist_10_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_10_V_c_empty_n : STD_LOGIC;
    signal hist_11_V_c_full_n : STD_LOGIC;
    signal hist_11_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_11_V_c_empty_n : STD_LOGIC;
    signal hist_12_V_c_full_n : STD_LOGIC;
    signal hist_12_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_12_V_c_empty_n : STD_LOGIC;
    signal hist_13_V_c_full_n : STD_LOGIC;
    signal hist_13_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_13_V_c_empty_n : STD_LOGIC;
    signal hist_14_V_c_full_n : STD_LOGIC;
    signal hist_14_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_14_V_c_empty_n : STD_LOGIC;
    signal hist_15_V_c_full_n : STD_LOGIC;
    signal hist_15_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_15_V_c_empty_n : STD_LOGIC;
    signal hist_16_V_c_full_n : STD_LOGIC;
    signal hist_16_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_16_V_c_empty_n : STD_LOGIC;
    signal hist_17_V_c_full_n : STD_LOGIC;
    signal hist_17_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_17_V_c_empty_n : STD_LOGIC;
    signal hist_18_V_c_full_n : STD_LOGIC;
    signal hist_18_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_18_V_c_empty_n : STD_LOGIC;
    signal hist_19_V_c_full_n : STD_LOGIC;
    signal hist_19_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_19_V_c_empty_n : STD_LOGIC;
    signal hist_20_V_c_full_n : STD_LOGIC;
    signal hist_20_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_20_V_c_empty_n : STD_LOGIC;
    signal hist_21_V_c_full_n : STD_LOGIC;
    signal hist_21_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_21_V_c_empty_n : STD_LOGIC;
    signal hist_22_V_c_full_n : STD_LOGIC;
    signal hist_22_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_22_V_c_empty_n : STD_LOGIC;
    signal hist_23_V_c_full_n : STD_LOGIC;
    signal hist_23_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_23_V_c_empty_n : STD_LOGIC;
    signal hist_24_V_c_full_n : STD_LOGIC;
    signal hist_24_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_24_V_c_empty_n : STD_LOGIC;
    signal hist_25_V_c_full_n : STD_LOGIC;
    signal hist_25_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_25_V_c_empty_n : STD_LOGIC;
    signal hist_26_V_c_full_n : STD_LOGIC;
    signal hist_26_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_26_V_c_empty_n : STD_LOGIC;
    signal hist_27_V_c_full_n : STD_LOGIC;
    signal hist_27_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_27_V_c_empty_n : STD_LOGIC;
    signal hist_28_V_c_full_n : STD_LOGIC;
    signal hist_28_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_28_V_c_empty_n : STD_LOGIC;
    signal hist_29_V_c_full_n : STD_LOGIC;
    signal hist_29_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_29_V_c_empty_n : STD_LOGIC;
    signal hist_30_V_c_full_n : STD_LOGIC;
    signal hist_30_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_30_V_c_empty_n : STD_LOGIC;
    signal hist_31_V_c_full_n : STD_LOGIC;
    signal hist_31_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_31_V_c_empty_n : STD_LOGIC;
    signal hist_32_V_c_full_n : STD_LOGIC;
    signal hist_32_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_32_V_c_empty_n : STD_LOGIC;
    signal hist_33_V_c_full_n : STD_LOGIC;
    signal hist_33_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_33_V_c_empty_n : STD_LOGIC;
    signal hist_34_V_c_full_n : STD_LOGIC;
    signal hist_34_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_34_V_c_empty_n : STD_LOGIC;
    signal hist_35_V_c_full_n : STD_LOGIC;
    signal hist_35_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_35_V_c_empty_n : STD_LOGIC;
    signal hist_36_V_c_full_n : STD_LOGIC;
    signal hist_36_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_36_V_c_empty_n : STD_LOGIC;
    signal hist_37_V_c_full_n : STD_LOGIC;
    signal hist_37_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_37_V_c_empty_n : STD_LOGIC;
    signal hist_38_V_c_full_n : STD_LOGIC;
    signal hist_38_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_38_V_c_empty_n : STD_LOGIC;
    signal hist_39_V_c_full_n : STD_LOGIC;
    signal hist_39_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_39_V_c_empty_n : STD_LOGIC;
    signal hist_40_V_c_full_n : STD_LOGIC;
    signal hist_40_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_40_V_c_empty_n : STD_LOGIC;
    signal hist_41_V_c_full_n : STD_LOGIC;
    signal hist_41_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_41_V_c_empty_n : STD_LOGIC;
    signal hist_42_V_c_full_n : STD_LOGIC;
    signal hist_42_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_42_V_c_empty_n : STD_LOGIC;
    signal hist_43_V_c_full_n : STD_LOGIC;
    signal hist_43_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_43_V_c_empty_n : STD_LOGIC;
    signal hist_44_V_c_full_n : STD_LOGIC;
    signal hist_44_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_44_V_c_empty_n : STD_LOGIC;
    signal hist_45_V_c_full_n : STD_LOGIC;
    signal hist_45_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_45_V_c_empty_n : STD_LOGIC;
    signal hist_46_V_c_full_n : STD_LOGIC;
    signal hist_46_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_46_V_c_empty_n : STD_LOGIC;
    signal hist_47_V_c_full_n : STD_LOGIC;
    signal hist_47_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_47_V_c_empty_n : STD_LOGIC;
    signal hist_48_V_c_full_n : STD_LOGIC;
    signal hist_48_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_48_V_c_empty_n : STD_LOGIC;
    signal hist_49_V_c_full_n : STD_LOGIC;
    signal hist_49_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_49_V_c_empty_n : STD_LOGIC;
    signal hist_50_V_c_full_n : STD_LOGIC;
    signal hist_50_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_50_V_c_empty_n : STD_LOGIC;
    signal hist_51_V_c_full_n : STD_LOGIC;
    signal hist_51_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_51_V_c_empty_n : STD_LOGIC;
    signal hist_52_V_c_full_n : STD_LOGIC;
    signal hist_52_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_52_V_c_empty_n : STD_LOGIC;
    signal hist_53_V_c_full_n : STD_LOGIC;
    signal hist_53_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_53_V_c_empty_n : STD_LOGIC;
    signal hist_54_V_c_full_n : STD_LOGIC;
    signal hist_54_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_54_V_c_empty_n : STD_LOGIC;
    signal hist_55_V_c_full_n : STD_LOGIC;
    signal hist_55_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_55_V_c_empty_n : STD_LOGIC;
    signal hist_56_V_c_full_n : STD_LOGIC;
    signal hist_56_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_56_V_c_empty_n : STD_LOGIC;
    signal hist_57_V_c_full_n : STD_LOGIC;
    signal hist_57_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_57_V_c_empty_n : STD_LOGIC;
    signal hist_58_V_c_full_n : STD_LOGIC;
    signal hist_58_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_58_V_c_empty_n : STD_LOGIC;
    signal hist_59_V_c_full_n : STD_LOGIC;
    signal hist_59_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_59_V_c_empty_n : STD_LOGIC;
    signal hist_60_V_c_full_n : STD_LOGIC;
    signal hist_60_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_60_V_c_empty_n : STD_LOGIC;
    signal hist_61_V_c_full_n : STD_LOGIC;
    signal hist_61_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_61_V_c_empty_n : STD_LOGIC;
    signal hist_62_V_c_full_n : STD_LOGIC;
    signal hist_62_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_62_V_c_empty_n : STD_LOGIC;
    signal hist_63_V_c_full_n : STD_LOGIC;
    signal hist_63_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_63_V_c_empty_n : STD_LOGIC;
    signal hist_64_V_c_full_n : STD_LOGIC;
    signal hist_64_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_64_V_c_empty_n : STD_LOGIC;
    signal hist_65_V_c_full_n : STD_LOGIC;
    signal hist_65_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_65_V_c_empty_n : STD_LOGIC;
    signal hist_66_V_c_full_n : STD_LOGIC;
    signal hist_66_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_66_V_c_empty_n : STD_LOGIC;
    signal hist_67_V_c_full_n : STD_LOGIC;
    signal hist_67_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_67_V_c_empty_n : STD_LOGIC;
    signal hist_68_V_c_full_n : STD_LOGIC;
    signal hist_68_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_68_V_c_empty_n : STD_LOGIC;
    signal hist_69_V_c_full_n : STD_LOGIC;
    signal hist_69_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_69_V_c_empty_n : STD_LOGIC;
    signal hist_70_V_c_full_n : STD_LOGIC;
    signal hist_70_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_70_V_c_empty_n : STD_LOGIC;
    signal hist_71_V_c_full_n : STD_LOGIC;
    signal hist_71_V_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal hist_71_V_c_empty_n : STD_LOGIC;
    signal outvtx_0_hwSumPt_V_c_full_n : STD_LOGIC;
    signal outvtx_0_hwSumPt_V_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal outvtx_0_hwSumPt_V_c_empty_n : STD_LOGIC;
    signal outvtx_0_hwZ0_V_c_full_n : STD_LOGIC;
    signal outvtx_0_hwZ0_V_c_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal outvtx_0_hwZ0_V_c_empty_n : STD_LOGIC;
    signal outvtx_0_mult_V_c_full_n : STD_LOGIC;
    signal outvtx_0_mult_V_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal outvtx_0_mult_V_c_empty_n : STD_LOGIC;
    signal outvtx_0_hwBin_V_c_full_n : STD_LOGIC;
    signal outvtx_0_hwBin_V_c_dout : STD_LOGIC_VECTOR (6 downto 0);
    signal outvtx_0_hwBin_V_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_tkobjalgo_find_vtx_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_tkobjalgo_find_vtx_U0_full_n : STD_LOGIC;
    signal start_for_tkobjalgo_find_vtx_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_tkobjalgo_find_vtx_U0_empty_n : STD_LOGIC;
    signal start_for_pack_out_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pack_out_U0_full_n : STD_LOGIC;
    signal start_for_pack_out_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pack_out_U0_empty_n : STD_LOGIC;
    signal pack_out_U0_start_full_n : STD_LOGIC;
    signal pack_out_U0_start_write : STD_LOGIC;

    component initialize_array_of_objects_1u_VtxObj_76 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        hist_0_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_3_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_4_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_5_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_6_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_7_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_8_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_9_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_10_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_11_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_12_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_13_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_14_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_15_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_16_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_17_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_18_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_19_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_20_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_21_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_22_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_23_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_24_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_25_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_26_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_27_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_28_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_29_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_30_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_31_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_32_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_33_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_34_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_35_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_36_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_37_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_38_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_39_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_40_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_41_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_42_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_43_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_44_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_45_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_46_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_47_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_48_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_49_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_50_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_51_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_52_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_53_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_54_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_55_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_56_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_57_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_58_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_59_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_60_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_61_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_62_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_63_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_64_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_65_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_66_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_67_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_68_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_69_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_70_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_71_V : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_0_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_0_V_out_full_n : IN STD_LOGIC;
        hist_0_V_out_write : OUT STD_LOGIC;
        hist_1_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_1_V_out_full_n : IN STD_LOGIC;
        hist_1_V_out_write : OUT STD_LOGIC;
        hist_2_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_2_V_out_full_n : IN STD_LOGIC;
        hist_2_V_out_write : OUT STD_LOGIC;
        hist_3_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_3_V_out_full_n : IN STD_LOGIC;
        hist_3_V_out_write : OUT STD_LOGIC;
        hist_4_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_4_V_out_full_n : IN STD_LOGIC;
        hist_4_V_out_write : OUT STD_LOGIC;
        hist_5_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_5_V_out_full_n : IN STD_LOGIC;
        hist_5_V_out_write : OUT STD_LOGIC;
        hist_6_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_6_V_out_full_n : IN STD_LOGIC;
        hist_6_V_out_write : OUT STD_LOGIC;
        hist_7_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_7_V_out_full_n : IN STD_LOGIC;
        hist_7_V_out_write : OUT STD_LOGIC;
        hist_8_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_8_V_out_full_n : IN STD_LOGIC;
        hist_8_V_out_write : OUT STD_LOGIC;
        hist_9_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_9_V_out_full_n : IN STD_LOGIC;
        hist_9_V_out_write : OUT STD_LOGIC;
        hist_10_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_10_V_out_full_n : IN STD_LOGIC;
        hist_10_V_out_write : OUT STD_LOGIC;
        hist_11_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_11_V_out_full_n : IN STD_LOGIC;
        hist_11_V_out_write : OUT STD_LOGIC;
        hist_12_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_12_V_out_full_n : IN STD_LOGIC;
        hist_12_V_out_write : OUT STD_LOGIC;
        hist_13_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_13_V_out_full_n : IN STD_LOGIC;
        hist_13_V_out_write : OUT STD_LOGIC;
        hist_14_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_14_V_out_full_n : IN STD_LOGIC;
        hist_14_V_out_write : OUT STD_LOGIC;
        hist_15_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_15_V_out_full_n : IN STD_LOGIC;
        hist_15_V_out_write : OUT STD_LOGIC;
        hist_16_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_16_V_out_full_n : IN STD_LOGIC;
        hist_16_V_out_write : OUT STD_LOGIC;
        hist_17_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_17_V_out_full_n : IN STD_LOGIC;
        hist_17_V_out_write : OUT STD_LOGIC;
        hist_18_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_18_V_out_full_n : IN STD_LOGIC;
        hist_18_V_out_write : OUT STD_LOGIC;
        hist_19_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_19_V_out_full_n : IN STD_LOGIC;
        hist_19_V_out_write : OUT STD_LOGIC;
        hist_20_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_20_V_out_full_n : IN STD_LOGIC;
        hist_20_V_out_write : OUT STD_LOGIC;
        hist_21_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_21_V_out_full_n : IN STD_LOGIC;
        hist_21_V_out_write : OUT STD_LOGIC;
        hist_22_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_22_V_out_full_n : IN STD_LOGIC;
        hist_22_V_out_write : OUT STD_LOGIC;
        hist_23_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_23_V_out_full_n : IN STD_LOGIC;
        hist_23_V_out_write : OUT STD_LOGIC;
        hist_24_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_24_V_out_full_n : IN STD_LOGIC;
        hist_24_V_out_write : OUT STD_LOGIC;
        hist_25_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_25_V_out_full_n : IN STD_LOGIC;
        hist_25_V_out_write : OUT STD_LOGIC;
        hist_26_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_26_V_out_full_n : IN STD_LOGIC;
        hist_26_V_out_write : OUT STD_LOGIC;
        hist_27_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_27_V_out_full_n : IN STD_LOGIC;
        hist_27_V_out_write : OUT STD_LOGIC;
        hist_28_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_28_V_out_full_n : IN STD_LOGIC;
        hist_28_V_out_write : OUT STD_LOGIC;
        hist_29_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_29_V_out_full_n : IN STD_LOGIC;
        hist_29_V_out_write : OUT STD_LOGIC;
        hist_30_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_30_V_out_full_n : IN STD_LOGIC;
        hist_30_V_out_write : OUT STD_LOGIC;
        hist_31_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_31_V_out_full_n : IN STD_LOGIC;
        hist_31_V_out_write : OUT STD_LOGIC;
        hist_32_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_32_V_out_full_n : IN STD_LOGIC;
        hist_32_V_out_write : OUT STD_LOGIC;
        hist_33_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_33_V_out_full_n : IN STD_LOGIC;
        hist_33_V_out_write : OUT STD_LOGIC;
        hist_34_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_34_V_out_full_n : IN STD_LOGIC;
        hist_34_V_out_write : OUT STD_LOGIC;
        hist_35_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_35_V_out_full_n : IN STD_LOGIC;
        hist_35_V_out_write : OUT STD_LOGIC;
        hist_36_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_36_V_out_full_n : IN STD_LOGIC;
        hist_36_V_out_write : OUT STD_LOGIC;
        hist_37_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_37_V_out_full_n : IN STD_LOGIC;
        hist_37_V_out_write : OUT STD_LOGIC;
        hist_38_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_38_V_out_full_n : IN STD_LOGIC;
        hist_38_V_out_write : OUT STD_LOGIC;
        hist_39_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_39_V_out_full_n : IN STD_LOGIC;
        hist_39_V_out_write : OUT STD_LOGIC;
        hist_40_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_40_V_out_full_n : IN STD_LOGIC;
        hist_40_V_out_write : OUT STD_LOGIC;
        hist_41_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_41_V_out_full_n : IN STD_LOGIC;
        hist_41_V_out_write : OUT STD_LOGIC;
        hist_42_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_42_V_out_full_n : IN STD_LOGIC;
        hist_42_V_out_write : OUT STD_LOGIC;
        hist_43_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_43_V_out_full_n : IN STD_LOGIC;
        hist_43_V_out_write : OUT STD_LOGIC;
        hist_44_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_44_V_out_full_n : IN STD_LOGIC;
        hist_44_V_out_write : OUT STD_LOGIC;
        hist_45_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_45_V_out_full_n : IN STD_LOGIC;
        hist_45_V_out_write : OUT STD_LOGIC;
        hist_46_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_46_V_out_full_n : IN STD_LOGIC;
        hist_46_V_out_write : OUT STD_LOGIC;
        hist_47_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_47_V_out_full_n : IN STD_LOGIC;
        hist_47_V_out_write : OUT STD_LOGIC;
        hist_48_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_48_V_out_full_n : IN STD_LOGIC;
        hist_48_V_out_write : OUT STD_LOGIC;
        hist_49_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_49_V_out_full_n : IN STD_LOGIC;
        hist_49_V_out_write : OUT STD_LOGIC;
        hist_50_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_50_V_out_full_n : IN STD_LOGIC;
        hist_50_V_out_write : OUT STD_LOGIC;
        hist_51_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_51_V_out_full_n : IN STD_LOGIC;
        hist_51_V_out_write : OUT STD_LOGIC;
        hist_52_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_52_V_out_full_n : IN STD_LOGIC;
        hist_52_V_out_write : OUT STD_LOGIC;
        hist_53_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_53_V_out_full_n : IN STD_LOGIC;
        hist_53_V_out_write : OUT STD_LOGIC;
        hist_54_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_54_V_out_full_n : IN STD_LOGIC;
        hist_54_V_out_write : OUT STD_LOGIC;
        hist_55_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_55_V_out_full_n : IN STD_LOGIC;
        hist_55_V_out_write : OUT STD_LOGIC;
        hist_56_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_56_V_out_full_n : IN STD_LOGIC;
        hist_56_V_out_write : OUT STD_LOGIC;
        hist_57_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_57_V_out_full_n : IN STD_LOGIC;
        hist_57_V_out_write : OUT STD_LOGIC;
        hist_58_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_58_V_out_full_n : IN STD_LOGIC;
        hist_58_V_out_write : OUT STD_LOGIC;
        hist_59_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_59_V_out_full_n : IN STD_LOGIC;
        hist_59_V_out_write : OUT STD_LOGIC;
        hist_60_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_60_V_out_full_n : IN STD_LOGIC;
        hist_60_V_out_write : OUT STD_LOGIC;
        hist_61_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_61_V_out_full_n : IN STD_LOGIC;
        hist_61_V_out_write : OUT STD_LOGIC;
        hist_62_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_62_V_out_full_n : IN STD_LOGIC;
        hist_62_V_out_write : OUT STD_LOGIC;
        hist_63_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_63_V_out_full_n : IN STD_LOGIC;
        hist_63_V_out_write : OUT STD_LOGIC;
        hist_64_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_64_V_out_full_n : IN STD_LOGIC;
        hist_64_V_out_write : OUT STD_LOGIC;
        hist_65_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_65_V_out_full_n : IN STD_LOGIC;
        hist_65_V_out_write : OUT STD_LOGIC;
        hist_66_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_66_V_out_full_n : IN STD_LOGIC;
        hist_66_V_out_write : OUT STD_LOGIC;
        hist_67_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_67_V_out_full_n : IN STD_LOGIC;
        hist_67_V_out_write : OUT STD_LOGIC;
        hist_68_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_68_V_out_full_n : IN STD_LOGIC;
        hist_68_V_out_write : OUT STD_LOGIC;
        hist_69_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_69_V_out_full_n : IN STD_LOGIC;
        hist_69_V_out_write : OUT STD_LOGIC;
        hist_70_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_70_V_out_full_n : IN STD_LOGIC;
        hist_70_V_out_write : OUT STD_LOGIC;
        hist_71_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        hist_71_V_out_full_n : IN STD_LOGIC;
        hist_71_V_out_write : OUT STD_LOGIC );
    end component;


    component tkobjalgo_find_vtx IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hist_0_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_0_V_empty_n : IN STD_LOGIC;
        hist_0_V_read : OUT STD_LOGIC;
        hist_1_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_1_V_empty_n : IN STD_LOGIC;
        hist_1_V_read : OUT STD_LOGIC;
        hist_2_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_2_V_empty_n : IN STD_LOGIC;
        hist_2_V_read : OUT STD_LOGIC;
        hist_3_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_3_V_empty_n : IN STD_LOGIC;
        hist_3_V_read : OUT STD_LOGIC;
        hist_4_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_4_V_empty_n : IN STD_LOGIC;
        hist_4_V_read : OUT STD_LOGIC;
        hist_5_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_5_V_empty_n : IN STD_LOGIC;
        hist_5_V_read : OUT STD_LOGIC;
        hist_6_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_6_V_empty_n : IN STD_LOGIC;
        hist_6_V_read : OUT STD_LOGIC;
        hist_7_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_7_V_empty_n : IN STD_LOGIC;
        hist_7_V_read : OUT STD_LOGIC;
        hist_8_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_8_V_empty_n : IN STD_LOGIC;
        hist_8_V_read : OUT STD_LOGIC;
        hist_9_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_9_V_empty_n : IN STD_LOGIC;
        hist_9_V_read : OUT STD_LOGIC;
        hist_10_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_10_V_empty_n : IN STD_LOGIC;
        hist_10_V_read : OUT STD_LOGIC;
        hist_11_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_11_V_empty_n : IN STD_LOGIC;
        hist_11_V_read : OUT STD_LOGIC;
        hist_12_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_12_V_empty_n : IN STD_LOGIC;
        hist_12_V_read : OUT STD_LOGIC;
        hist_13_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_13_V_empty_n : IN STD_LOGIC;
        hist_13_V_read : OUT STD_LOGIC;
        hist_14_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_14_V_empty_n : IN STD_LOGIC;
        hist_14_V_read : OUT STD_LOGIC;
        hist_15_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_15_V_empty_n : IN STD_LOGIC;
        hist_15_V_read : OUT STD_LOGIC;
        hist_16_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_16_V_empty_n : IN STD_LOGIC;
        hist_16_V_read : OUT STD_LOGIC;
        hist_17_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_17_V_empty_n : IN STD_LOGIC;
        hist_17_V_read : OUT STD_LOGIC;
        hist_18_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_18_V_empty_n : IN STD_LOGIC;
        hist_18_V_read : OUT STD_LOGIC;
        hist_19_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_19_V_empty_n : IN STD_LOGIC;
        hist_19_V_read : OUT STD_LOGIC;
        hist_20_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_20_V_empty_n : IN STD_LOGIC;
        hist_20_V_read : OUT STD_LOGIC;
        hist_21_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_21_V_empty_n : IN STD_LOGIC;
        hist_21_V_read : OUT STD_LOGIC;
        hist_22_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_22_V_empty_n : IN STD_LOGIC;
        hist_22_V_read : OUT STD_LOGIC;
        hist_23_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_23_V_empty_n : IN STD_LOGIC;
        hist_23_V_read : OUT STD_LOGIC;
        hist_24_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_24_V_empty_n : IN STD_LOGIC;
        hist_24_V_read : OUT STD_LOGIC;
        hist_25_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_25_V_empty_n : IN STD_LOGIC;
        hist_25_V_read : OUT STD_LOGIC;
        hist_26_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_26_V_empty_n : IN STD_LOGIC;
        hist_26_V_read : OUT STD_LOGIC;
        hist_27_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_27_V_empty_n : IN STD_LOGIC;
        hist_27_V_read : OUT STD_LOGIC;
        hist_28_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_28_V_empty_n : IN STD_LOGIC;
        hist_28_V_read : OUT STD_LOGIC;
        hist_29_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_29_V_empty_n : IN STD_LOGIC;
        hist_29_V_read : OUT STD_LOGIC;
        hist_30_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_30_V_empty_n : IN STD_LOGIC;
        hist_30_V_read : OUT STD_LOGIC;
        hist_31_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_31_V_empty_n : IN STD_LOGIC;
        hist_31_V_read : OUT STD_LOGIC;
        hist_32_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_32_V_empty_n : IN STD_LOGIC;
        hist_32_V_read : OUT STD_LOGIC;
        hist_33_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_33_V_empty_n : IN STD_LOGIC;
        hist_33_V_read : OUT STD_LOGIC;
        hist_34_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_34_V_empty_n : IN STD_LOGIC;
        hist_34_V_read : OUT STD_LOGIC;
        hist_35_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_35_V_empty_n : IN STD_LOGIC;
        hist_35_V_read : OUT STD_LOGIC;
        hist_36_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_36_V_empty_n : IN STD_LOGIC;
        hist_36_V_read : OUT STD_LOGIC;
        hist_37_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_37_V_empty_n : IN STD_LOGIC;
        hist_37_V_read : OUT STD_LOGIC;
        hist_38_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_38_V_empty_n : IN STD_LOGIC;
        hist_38_V_read : OUT STD_LOGIC;
        hist_39_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_39_V_empty_n : IN STD_LOGIC;
        hist_39_V_read : OUT STD_LOGIC;
        hist_40_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_40_V_empty_n : IN STD_LOGIC;
        hist_40_V_read : OUT STD_LOGIC;
        hist_41_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_41_V_empty_n : IN STD_LOGIC;
        hist_41_V_read : OUT STD_LOGIC;
        hist_42_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_42_V_empty_n : IN STD_LOGIC;
        hist_42_V_read : OUT STD_LOGIC;
        hist_43_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_43_V_empty_n : IN STD_LOGIC;
        hist_43_V_read : OUT STD_LOGIC;
        hist_44_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_44_V_empty_n : IN STD_LOGIC;
        hist_44_V_read : OUT STD_LOGIC;
        hist_45_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_45_V_empty_n : IN STD_LOGIC;
        hist_45_V_read : OUT STD_LOGIC;
        hist_46_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_46_V_empty_n : IN STD_LOGIC;
        hist_46_V_read : OUT STD_LOGIC;
        hist_47_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_47_V_empty_n : IN STD_LOGIC;
        hist_47_V_read : OUT STD_LOGIC;
        hist_48_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_48_V_empty_n : IN STD_LOGIC;
        hist_48_V_read : OUT STD_LOGIC;
        hist_49_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_49_V_empty_n : IN STD_LOGIC;
        hist_49_V_read : OUT STD_LOGIC;
        hist_50_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_50_V_empty_n : IN STD_LOGIC;
        hist_50_V_read : OUT STD_LOGIC;
        hist_51_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_51_V_empty_n : IN STD_LOGIC;
        hist_51_V_read : OUT STD_LOGIC;
        hist_52_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_52_V_empty_n : IN STD_LOGIC;
        hist_52_V_read : OUT STD_LOGIC;
        hist_53_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_53_V_empty_n : IN STD_LOGIC;
        hist_53_V_read : OUT STD_LOGIC;
        hist_54_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_54_V_empty_n : IN STD_LOGIC;
        hist_54_V_read : OUT STD_LOGIC;
        hist_55_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_55_V_empty_n : IN STD_LOGIC;
        hist_55_V_read : OUT STD_LOGIC;
        hist_56_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_56_V_empty_n : IN STD_LOGIC;
        hist_56_V_read : OUT STD_LOGIC;
        hist_57_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_57_V_empty_n : IN STD_LOGIC;
        hist_57_V_read : OUT STD_LOGIC;
        hist_58_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_58_V_empty_n : IN STD_LOGIC;
        hist_58_V_read : OUT STD_LOGIC;
        hist_59_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_59_V_empty_n : IN STD_LOGIC;
        hist_59_V_read : OUT STD_LOGIC;
        hist_60_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_60_V_empty_n : IN STD_LOGIC;
        hist_60_V_read : OUT STD_LOGIC;
        hist_61_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_61_V_empty_n : IN STD_LOGIC;
        hist_61_V_read : OUT STD_LOGIC;
        hist_62_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_62_V_empty_n : IN STD_LOGIC;
        hist_62_V_read : OUT STD_LOGIC;
        hist_63_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_63_V_empty_n : IN STD_LOGIC;
        hist_63_V_read : OUT STD_LOGIC;
        hist_64_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_64_V_empty_n : IN STD_LOGIC;
        hist_64_V_read : OUT STD_LOGIC;
        hist_65_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_65_V_empty_n : IN STD_LOGIC;
        hist_65_V_read : OUT STD_LOGIC;
        hist_66_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_66_V_empty_n : IN STD_LOGIC;
        hist_66_V_read : OUT STD_LOGIC;
        hist_67_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_67_V_empty_n : IN STD_LOGIC;
        hist_67_V_read : OUT STD_LOGIC;
        hist_68_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_68_V_empty_n : IN STD_LOGIC;
        hist_68_V_read : OUT STD_LOGIC;
        hist_69_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_69_V_empty_n : IN STD_LOGIC;
        hist_69_V_read : OUT STD_LOGIC;
        hist_70_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_70_V_empty_n : IN STD_LOGIC;
        hist_70_V_read : OUT STD_LOGIC;
        hist_71_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        hist_71_V_empty_n : IN STD_LOGIC;
        hist_71_V_read : OUT STD_LOGIC;
        outvtx_hwSumPt_V_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        outvtx_hwSumPt_V_full_n : IN STD_LOGIC;
        outvtx_hwSumPt_V_write : OUT STD_LOGIC;
        outvtx_hwZ0_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        outvtx_hwZ0_V_out_full_n : IN STD_LOGIC;
        outvtx_hwZ0_V_out_write : OUT STD_LOGIC;
        outvtx_mult_V_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        outvtx_mult_V_out_full_n : IN STD_LOGIC;
        outvtx_mult_V_out_write : OUT STD_LOGIC;
        outvtx_hwBin_V_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
        outvtx_hwBin_V_out_full_n : IN STD_LOGIC;
        outvtx_hwBin_V_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component pack_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outvtx_hwSumPt_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        outvtx_hwSumPt_V_empty_n : IN STD_LOGIC;
        outvtx_hwSumPt_V_read : OUT STD_LOGIC;
        outvtx_hwZ0_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        outvtx_hwZ0_V_empty_n : IN STD_LOGIC;
        outvtx_hwZ0_V_read : OUT STD_LOGIC;
        outvtx_mult_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        outvtx_mult_V_empty_n : IN STD_LOGIC;
        outvtx_mult_V_read : OUT STD_LOGIC;
        outvtx_hwBin_V_dout : IN STD_LOGIC_VECTOR (6 downto 0);
        outvtx_hwBin_V_empty_n : IN STD_LOGIC;
        outvtx_hwBin_V_read : OUT STD_LOGIC;
        data_V_data_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        data_V_data_V_full_n : IN STD_LOGIC;
        data_V_data_V_write : OUT STD_LOGIC );
    end component;


    component fifo_w9_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w11_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w10_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w7_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (6 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_tkobjalgo_find_vtx_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pack_out_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    initialize_array_of_objects_1u_VtxObj_76_U0 : component initialize_array_of_objects_1u_VtxObj_76
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => initialize_array_of_objects_1u_VtxObj_76_U0_ap_start,
        start_full_n => start_for_tkobjalgo_find_vtx_U0_full_n,
        ap_done => initialize_array_of_objects_1u_VtxObj_76_U0_ap_done,
        ap_continue => initialize_array_of_objects_1u_VtxObj_76_U0_ap_continue,
        ap_idle => initialize_array_of_objects_1u_VtxObj_76_U0_ap_idle,
        ap_ready => initialize_array_of_objects_1u_VtxObj_76_U0_ap_ready,
        start_out => initialize_array_of_objects_1u_VtxObj_76_U0_start_out,
        start_write => initialize_array_of_objects_1u_VtxObj_76_U0_start_write,
        hist_0_V => hist_0_V,
        hist_1_V => hist_1_V,
        hist_2_V => hist_2_V,
        hist_3_V => hist_3_V,
        hist_4_V => hist_4_V,
        hist_5_V => hist_5_V,
        hist_6_V => hist_6_V,
        hist_7_V => hist_7_V,
        hist_8_V => hist_8_V,
        hist_9_V => hist_9_V,
        hist_10_V => hist_10_V,
        hist_11_V => hist_11_V,
        hist_12_V => hist_12_V,
        hist_13_V => hist_13_V,
        hist_14_V => hist_14_V,
        hist_15_V => hist_15_V,
        hist_16_V => hist_16_V,
        hist_17_V => hist_17_V,
        hist_18_V => hist_18_V,
        hist_19_V => hist_19_V,
        hist_20_V => hist_20_V,
        hist_21_V => hist_21_V,
        hist_22_V => hist_22_V,
        hist_23_V => hist_23_V,
        hist_24_V => hist_24_V,
        hist_25_V => hist_25_V,
        hist_26_V => hist_26_V,
        hist_27_V => hist_27_V,
        hist_28_V => hist_28_V,
        hist_29_V => hist_29_V,
        hist_30_V => hist_30_V,
        hist_31_V => hist_31_V,
        hist_32_V => hist_32_V,
        hist_33_V => hist_33_V,
        hist_34_V => hist_34_V,
        hist_35_V => hist_35_V,
        hist_36_V => hist_36_V,
        hist_37_V => hist_37_V,
        hist_38_V => hist_38_V,
        hist_39_V => hist_39_V,
        hist_40_V => hist_40_V,
        hist_41_V => hist_41_V,
        hist_42_V => hist_42_V,
        hist_43_V => hist_43_V,
        hist_44_V => hist_44_V,
        hist_45_V => hist_45_V,
        hist_46_V => hist_46_V,
        hist_47_V => hist_47_V,
        hist_48_V => hist_48_V,
        hist_49_V => hist_49_V,
        hist_50_V => hist_50_V,
        hist_51_V => hist_51_V,
        hist_52_V => hist_52_V,
        hist_53_V => hist_53_V,
        hist_54_V => hist_54_V,
        hist_55_V => hist_55_V,
        hist_56_V => hist_56_V,
        hist_57_V => hist_57_V,
        hist_58_V => hist_58_V,
        hist_59_V => hist_59_V,
        hist_60_V => hist_60_V,
        hist_61_V => hist_61_V,
        hist_62_V => hist_62_V,
        hist_63_V => hist_63_V,
        hist_64_V => hist_64_V,
        hist_65_V => hist_65_V,
        hist_66_V => hist_66_V,
        hist_67_V => hist_67_V,
        hist_68_V => hist_68_V,
        hist_69_V => hist_69_V,
        hist_70_V => hist_70_V,
        hist_71_V => hist_71_V,
        hist_0_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_din,
        hist_0_V_out_full_n => hist_0_V_c_full_n,
        hist_0_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_write,
        hist_1_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_din,
        hist_1_V_out_full_n => hist_1_V_c_full_n,
        hist_1_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_write,
        hist_2_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_din,
        hist_2_V_out_full_n => hist_2_V_c_full_n,
        hist_2_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_write,
        hist_3_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_din,
        hist_3_V_out_full_n => hist_3_V_c_full_n,
        hist_3_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_write,
        hist_4_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_din,
        hist_4_V_out_full_n => hist_4_V_c_full_n,
        hist_4_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_write,
        hist_5_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_din,
        hist_5_V_out_full_n => hist_5_V_c_full_n,
        hist_5_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_write,
        hist_6_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_din,
        hist_6_V_out_full_n => hist_6_V_c_full_n,
        hist_6_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_write,
        hist_7_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_din,
        hist_7_V_out_full_n => hist_7_V_c_full_n,
        hist_7_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_write,
        hist_8_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_din,
        hist_8_V_out_full_n => hist_8_V_c_full_n,
        hist_8_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_write,
        hist_9_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_din,
        hist_9_V_out_full_n => hist_9_V_c_full_n,
        hist_9_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_write,
        hist_10_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_din,
        hist_10_V_out_full_n => hist_10_V_c_full_n,
        hist_10_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_write,
        hist_11_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_din,
        hist_11_V_out_full_n => hist_11_V_c_full_n,
        hist_11_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_write,
        hist_12_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_din,
        hist_12_V_out_full_n => hist_12_V_c_full_n,
        hist_12_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_write,
        hist_13_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_din,
        hist_13_V_out_full_n => hist_13_V_c_full_n,
        hist_13_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_write,
        hist_14_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_din,
        hist_14_V_out_full_n => hist_14_V_c_full_n,
        hist_14_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_write,
        hist_15_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_din,
        hist_15_V_out_full_n => hist_15_V_c_full_n,
        hist_15_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_write,
        hist_16_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_din,
        hist_16_V_out_full_n => hist_16_V_c_full_n,
        hist_16_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_write,
        hist_17_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_din,
        hist_17_V_out_full_n => hist_17_V_c_full_n,
        hist_17_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_write,
        hist_18_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_din,
        hist_18_V_out_full_n => hist_18_V_c_full_n,
        hist_18_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_write,
        hist_19_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_din,
        hist_19_V_out_full_n => hist_19_V_c_full_n,
        hist_19_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_write,
        hist_20_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_din,
        hist_20_V_out_full_n => hist_20_V_c_full_n,
        hist_20_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_write,
        hist_21_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_din,
        hist_21_V_out_full_n => hist_21_V_c_full_n,
        hist_21_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_write,
        hist_22_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_din,
        hist_22_V_out_full_n => hist_22_V_c_full_n,
        hist_22_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_write,
        hist_23_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_din,
        hist_23_V_out_full_n => hist_23_V_c_full_n,
        hist_23_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_write,
        hist_24_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_din,
        hist_24_V_out_full_n => hist_24_V_c_full_n,
        hist_24_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_write,
        hist_25_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_din,
        hist_25_V_out_full_n => hist_25_V_c_full_n,
        hist_25_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_write,
        hist_26_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_din,
        hist_26_V_out_full_n => hist_26_V_c_full_n,
        hist_26_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_write,
        hist_27_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_din,
        hist_27_V_out_full_n => hist_27_V_c_full_n,
        hist_27_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_write,
        hist_28_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_din,
        hist_28_V_out_full_n => hist_28_V_c_full_n,
        hist_28_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_write,
        hist_29_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_din,
        hist_29_V_out_full_n => hist_29_V_c_full_n,
        hist_29_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_write,
        hist_30_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_din,
        hist_30_V_out_full_n => hist_30_V_c_full_n,
        hist_30_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_write,
        hist_31_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_din,
        hist_31_V_out_full_n => hist_31_V_c_full_n,
        hist_31_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_write,
        hist_32_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_din,
        hist_32_V_out_full_n => hist_32_V_c_full_n,
        hist_32_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_write,
        hist_33_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_din,
        hist_33_V_out_full_n => hist_33_V_c_full_n,
        hist_33_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_write,
        hist_34_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_din,
        hist_34_V_out_full_n => hist_34_V_c_full_n,
        hist_34_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_write,
        hist_35_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_din,
        hist_35_V_out_full_n => hist_35_V_c_full_n,
        hist_35_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_write,
        hist_36_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_din,
        hist_36_V_out_full_n => hist_36_V_c_full_n,
        hist_36_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_write,
        hist_37_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_din,
        hist_37_V_out_full_n => hist_37_V_c_full_n,
        hist_37_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_write,
        hist_38_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_din,
        hist_38_V_out_full_n => hist_38_V_c_full_n,
        hist_38_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_write,
        hist_39_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_din,
        hist_39_V_out_full_n => hist_39_V_c_full_n,
        hist_39_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_write,
        hist_40_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_din,
        hist_40_V_out_full_n => hist_40_V_c_full_n,
        hist_40_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_write,
        hist_41_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_din,
        hist_41_V_out_full_n => hist_41_V_c_full_n,
        hist_41_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_write,
        hist_42_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_din,
        hist_42_V_out_full_n => hist_42_V_c_full_n,
        hist_42_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_write,
        hist_43_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_din,
        hist_43_V_out_full_n => hist_43_V_c_full_n,
        hist_43_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_write,
        hist_44_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_din,
        hist_44_V_out_full_n => hist_44_V_c_full_n,
        hist_44_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_write,
        hist_45_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_din,
        hist_45_V_out_full_n => hist_45_V_c_full_n,
        hist_45_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_write,
        hist_46_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_din,
        hist_46_V_out_full_n => hist_46_V_c_full_n,
        hist_46_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_write,
        hist_47_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_din,
        hist_47_V_out_full_n => hist_47_V_c_full_n,
        hist_47_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_write,
        hist_48_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_din,
        hist_48_V_out_full_n => hist_48_V_c_full_n,
        hist_48_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_write,
        hist_49_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_din,
        hist_49_V_out_full_n => hist_49_V_c_full_n,
        hist_49_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_write,
        hist_50_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_din,
        hist_50_V_out_full_n => hist_50_V_c_full_n,
        hist_50_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_write,
        hist_51_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_din,
        hist_51_V_out_full_n => hist_51_V_c_full_n,
        hist_51_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_write,
        hist_52_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_din,
        hist_52_V_out_full_n => hist_52_V_c_full_n,
        hist_52_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_write,
        hist_53_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_din,
        hist_53_V_out_full_n => hist_53_V_c_full_n,
        hist_53_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_write,
        hist_54_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_din,
        hist_54_V_out_full_n => hist_54_V_c_full_n,
        hist_54_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_write,
        hist_55_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_din,
        hist_55_V_out_full_n => hist_55_V_c_full_n,
        hist_55_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_write,
        hist_56_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_din,
        hist_56_V_out_full_n => hist_56_V_c_full_n,
        hist_56_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_write,
        hist_57_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_din,
        hist_57_V_out_full_n => hist_57_V_c_full_n,
        hist_57_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_write,
        hist_58_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_din,
        hist_58_V_out_full_n => hist_58_V_c_full_n,
        hist_58_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_write,
        hist_59_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_din,
        hist_59_V_out_full_n => hist_59_V_c_full_n,
        hist_59_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_write,
        hist_60_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_din,
        hist_60_V_out_full_n => hist_60_V_c_full_n,
        hist_60_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_write,
        hist_61_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_din,
        hist_61_V_out_full_n => hist_61_V_c_full_n,
        hist_61_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_write,
        hist_62_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_din,
        hist_62_V_out_full_n => hist_62_V_c_full_n,
        hist_62_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_write,
        hist_63_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_din,
        hist_63_V_out_full_n => hist_63_V_c_full_n,
        hist_63_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_write,
        hist_64_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_din,
        hist_64_V_out_full_n => hist_64_V_c_full_n,
        hist_64_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_write,
        hist_65_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_din,
        hist_65_V_out_full_n => hist_65_V_c_full_n,
        hist_65_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_write,
        hist_66_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_din,
        hist_66_V_out_full_n => hist_66_V_c_full_n,
        hist_66_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_write,
        hist_67_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_din,
        hist_67_V_out_full_n => hist_67_V_c_full_n,
        hist_67_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_write,
        hist_68_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_din,
        hist_68_V_out_full_n => hist_68_V_c_full_n,
        hist_68_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_write,
        hist_69_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_din,
        hist_69_V_out_full_n => hist_69_V_c_full_n,
        hist_69_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_write,
        hist_70_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_din,
        hist_70_V_out_full_n => hist_70_V_c_full_n,
        hist_70_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_write,
        hist_71_V_out_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_din,
        hist_71_V_out_full_n => hist_71_V_c_full_n,
        hist_71_V_out_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_write);

    tkobjalgo_find_vtx_U0 : component tkobjalgo_find_vtx
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => tkobjalgo_find_vtx_U0_ap_start,
        start_full_n => start_for_pack_out_U0_full_n,
        ap_done => tkobjalgo_find_vtx_U0_ap_done,
        ap_continue => tkobjalgo_find_vtx_U0_ap_continue,
        ap_idle => tkobjalgo_find_vtx_U0_ap_idle,
        ap_ready => tkobjalgo_find_vtx_U0_ap_ready,
        hist_0_V_dout => hist_0_V_c_dout,
        hist_0_V_empty_n => hist_0_V_c_empty_n,
        hist_0_V_read => tkobjalgo_find_vtx_U0_hist_0_V_read,
        hist_1_V_dout => hist_1_V_c_dout,
        hist_1_V_empty_n => hist_1_V_c_empty_n,
        hist_1_V_read => tkobjalgo_find_vtx_U0_hist_1_V_read,
        hist_2_V_dout => hist_2_V_c_dout,
        hist_2_V_empty_n => hist_2_V_c_empty_n,
        hist_2_V_read => tkobjalgo_find_vtx_U0_hist_2_V_read,
        hist_3_V_dout => hist_3_V_c_dout,
        hist_3_V_empty_n => hist_3_V_c_empty_n,
        hist_3_V_read => tkobjalgo_find_vtx_U0_hist_3_V_read,
        hist_4_V_dout => hist_4_V_c_dout,
        hist_4_V_empty_n => hist_4_V_c_empty_n,
        hist_4_V_read => tkobjalgo_find_vtx_U0_hist_4_V_read,
        hist_5_V_dout => hist_5_V_c_dout,
        hist_5_V_empty_n => hist_5_V_c_empty_n,
        hist_5_V_read => tkobjalgo_find_vtx_U0_hist_5_V_read,
        hist_6_V_dout => hist_6_V_c_dout,
        hist_6_V_empty_n => hist_6_V_c_empty_n,
        hist_6_V_read => tkobjalgo_find_vtx_U0_hist_6_V_read,
        hist_7_V_dout => hist_7_V_c_dout,
        hist_7_V_empty_n => hist_7_V_c_empty_n,
        hist_7_V_read => tkobjalgo_find_vtx_U0_hist_7_V_read,
        hist_8_V_dout => hist_8_V_c_dout,
        hist_8_V_empty_n => hist_8_V_c_empty_n,
        hist_8_V_read => tkobjalgo_find_vtx_U0_hist_8_V_read,
        hist_9_V_dout => hist_9_V_c_dout,
        hist_9_V_empty_n => hist_9_V_c_empty_n,
        hist_9_V_read => tkobjalgo_find_vtx_U0_hist_9_V_read,
        hist_10_V_dout => hist_10_V_c_dout,
        hist_10_V_empty_n => hist_10_V_c_empty_n,
        hist_10_V_read => tkobjalgo_find_vtx_U0_hist_10_V_read,
        hist_11_V_dout => hist_11_V_c_dout,
        hist_11_V_empty_n => hist_11_V_c_empty_n,
        hist_11_V_read => tkobjalgo_find_vtx_U0_hist_11_V_read,
        hist_12_V_dout => hist_12_V_c_dout,
        hist_12_V_empty_n => hist_12_V_c_empty_n,
        hist_12_V_read => tkobjalgo_find_vtx_U0_hist_12_V_read,
        hist_13_V_dout => hist_13_V_c_dout,
        hist_13_V_empty_n => hist_13_V_c_empty_n,
        hist_13_V_read => tkobjalgo_find_vtx_U0_hist_13_V_read,
        hist_14_V_dout => hist_14_V_c_dout,
        hist_14_V_empty_n => hist_14_V_c_empty_n,
        hist_14_V_read => tkobjalgo_find_vtx_U0_hist_14_V_read,
        hist_15_V_dout => hist_15_V_c_dout,
        hist_15_V_empty_n => hist_15_V_c_empty_n,
        hist_15_V_read => tkobjalgo_find_vtx_U0_hist_15_V_read,
        hist_16_V_dout => hist_16_V_c_dout,
        hist_16_V_empty_n => hist_16_V_c_empty_n,
        hist_16_V_read => tkobjalgo_find_vtx_U0_hist_16_V_read,
        hist_17_V_dout => hist_17_V_c_dout,
        hist_17_V_empty_n => hist_17_V_c_empty_n,
        hist_17_V_read => tkobjalgo_find_vtx_U0_hist_17_V_read,
        hist_18_V_dout => hist_18_V_c_dout,
        hist_18_V_empty_n => hist_18_V_c_empty_n,
        hist_18_V_read => tkobjalgo_find_vtx_U0_hist_18_V_read,
        hist_19_V_dout => hist_19_V_c_dout,
        hist_19_V_empty_n => hist_19_V_c_empty_n,
        hist_19_V_read => tkobjalgo_find_vtx_U0_hist_19_V_read,
        hist_20_V_dout => hist_20_V_c_dout,
        hist_20_V_empty_n => hist_20_V_c_empty_n,
        hist_20_V_read => tkobjalgo_find_vtx_U0_hist_20_V_read,
        hist_21_V_dout => hist_21_V_c_dout,
        hist_21_V_empty_n => hist_21_V_c_empty_n,
        hist_21_V_read => tkobjalgo_find_vtx_U0_hist_21_V_read,
        hist_22_V_dout => hist_22_V_c_dout,
        hist_22_V_empty_n => hist_22_V_c_empty_n,
        hist_22_V_read => tkobjalgo_find_vtx_U0_hist_22_V_read,
        hist_23_V_dout => hist_23_V_c_dout,
        hist_23_V_empty_n => hist_23_V_c_empty_n,
        hist_23_V_read => tkobjalgo_find_vtx_U0_hist_23_V_read,
        hist_24_V_dout => hist_24_V_c_dout,
        hist_24_V_empty_n => hist_24_V_c_empty_n,
        hist_24_V_read => tkobjalgo_find_vtx_U0_hist_24_V_read,
        hist_25_V_dout => hist_25_V_c_dout,
        hist_25_V_empty_n => hist_25_V_c_empty_n,
        hist_25_V_read => tkobjalgo_find_vtx_U0_hist_25_V_read,
        hist_26_V_dout => hist_26_V_c_dout,
        hist_26_V_empty_n => hist_26_V_c_empty_n,
        hist_26_V_read => tkobjalgo_find_vtx_U0_hist_26_V_read,
        hist_27_V_dout => hist_27_V_c_dout,
        hist_27_V_empty_n => hist_27_V_c_empty_n,
        hist_27_V_read => tkobjalgo_find_vtx_U0_hist_27_V_read,
        hist_28_V_dout => hist_28_V_c_dout,
        hist_28_V_empty_n => hist_28_V_c_empty_n,
        hist_28_V_read => tkobjalgo_find_vtx_U0_hist_28_V_read,
        hist_29_V_dout => hist_29_V_c_dout,
        hist_29_V_empty_n => hist_29_V_c_empty_n,
        hist_29_V_read => tkobjalgo_find_vtx_U0_hist_29_V_read,
        hist_30_V_dout => hist_30_V_c_dout,
        hist_30_V_empty_n => hist_30_V_c_empty_n,
        hist_30_V_read => tkobjalgo_find_vtx_U0_hist_30_V_read,
        hist_31_V_dout => hist_31_V_c_dout,
        hist_31_V_empty_n => hist_31_V_c_empty_n,
        hist_31_V_read => tkobjalgo_find_vtx_U0_hist_31_V_read,
        hist_32_V_dout => hist_32_V_c_dout,
        hist_32_V_empty_n => hist_32_V_c_empty_n,
        hist_32_V_read => tkobjalgo_find_vtx_U0_hist_32_V_read,
        hist_33_V_dout => hist_33_V_c_dout,
        hist_33_V_empty_n => hist_33_V_c_empty_n,
        hist_33_V_read => tkobjalgo_find_vtx_U0_hist_33_V_read,
        hist_34_V_dout => hist_34_V_c_dout,
        hist_34_V_empty_n => hist_34_V_c_empty_n,
        hist_34_V_read => tkobjalgo_find_vtx_U0_hist_34_V_read,
        hist_35_V_dout => hist_35_V_c_dout,
        hist_35_V_empty_n => hist_35_V_c_empty_n,
        hist_35_V_read => tkobjalgo_find_vtx_U0_hist_35_V_read,
        hist_36_V_dout => hist_36_V_c_dout,
        hist_36_V_empty_n => hist_36_V_c_empty_n,
        hist_36_V_read => tkobjalgo_find_vtx_U0_hist_36_V_read,
        hist_37_V_dout => hist_37_V_c_dout,
        hist_37_V_empty_n => hist_37_V_c_empty_n,
        hist_37_V_read => tkobjalgo_find_vtx_U0_hist_37_V_read,
        hist_38_V_dout => hist_38_V_c_dout,
        hist_38_V_empty_n => hist_38_V_c_empty_n,
        hist_38_V_read => tkobjalgo_find_vtx_U0_hist_38_V_read,
        hist_39_V_dout => hist_39_V_c_dout,
        hist_39_V_empty_n => hist_39_V_c_empty_n,
        hist_39_V_read => tkobjalgo_find_vtx_U0_hist_39_V_read,
        hist_40_V_dout => hist_40_V_c_dout,
        hist_40_V_empty_n => hist_40_V_c_empty_n,
        hist_40_V_read => tkobjalgo_find_vtx_U0_hist_40_V_read,
        hist_41_V_dout => hist_41_V_c_dout,
        hist_41_V_empty_n => hist_41_V_c_empty_n,
        hist_41_V_read => tkobjalgo_find_vtx_U0_hist_41_V_read,
        hist_42_V_dout => hist_42_V_c_dout,
        hist_42_V_empty_n => hist_42_V_c_empty_n,
        hist_42_V_read => tkobjalgo_find_vtx_U0_hist_42_V_read,
        hist_43_V_dout => hist_43_V_c_dout,
        hist_43_V_empty_n => hist_43_V_c_empty_n,
        hist_43_V_read => tkobjalgo_find_vtx_U0_hist_43_V_read,
        hist_44_V_dout => hist_44_V_c_dout,
        hist_44_V_empty_n => hist_44_V_c_empty_n,
        hist_44_V_read => tkobjalgo_find_vtx_U0_hist_44_V_read,
        hist_45_V_dout => hist_45_V_c_dout,
        hist_45_V_empty_n => hist_45_V_c_empty_n,
        hist_45_V_read => tkobjalgo_find_vtx_U0_hist_45_V_read,
        hist_46_V_dout => hist_46_V_c_dout,
        hist_46_V_empty_n => hist_46_V_c_empty_n,
        hist_46_V_read => tkobjalgo_find_vtx_U0_hist_46_V_read,
        hist_47_V_dout => hist_47_V_c_dout,
        hist_47_V_empty_n => hist_47_V_c_empty_n,
        hist_47_V_read => tkobjalgo_find_vtx_U0_hist_47_V_read,
        hist_48_V_dout => hist_48_V_c_dout,
        hist_48_V_empty_n => hist_48_V_c_empty_n,
        hist_48_V_read => tkobjalgo_find_vtx_U0_hist_48_V_read,
        hist_49_V_dout => hist_49_V_c_dout,
        hist_49_V_empty_n => hist_49_V_c_empty_n,
        hist_49_V_read => tkobjalgo_find_vtx_U0_hist_49_V_read,
        hist_50_V_dout => hist_50_V_c_dout,
        hist_50_V_empty_n => hist_50_V_c_empty_n,
        hist_50_V_read => tkobjalgo_find_vtx_U0_hist_50_V_read,
        hist_51_V_dout => hist_51_V_c_dout,
        hist_51_V_empty_n => hist_51_V_c_empty_n,
        hist_51_V_read => tkobjalgo_find_vtx_U0_hist_51_V_read,
        hist_52_V_dout => hist_52_V_c_dout,
        hist_52_V_empty_n => hist_52_V_c_empty_n,
        hist_52_V_read => tkobjalgo_find_vtx_U0_hist_52_V_read,
        hist_53_V_dout => hist_53_V_c_dout,
        hist_53_V_empty_n => hist_53_V_c_empty_n,
        hist_53_V_read => tkobjalgo_find_vtx_U0_hist_53_V_read,
        hist_54_V_dout => hist_54_V_c_dout,
        hist_54_V_empty_n => hist_54_V_c_empty_n,
        hist_54_V_read => tkobjalgo_find_vtx_U0_hist_54_V_read,
        hist_55_V_dout => hist_55_V_c_dout,
        hist_55_V_empty_n => hist_55_V_c_empty_n,
        hist_55_V_read => tkobjalgo_find_vtx_U0_hist_55_V_read,
        hist_56_V_dout => hist_56_V_c_dout,
        hist_56_V_empty_n => hist_56_V_c_empty_n,
        hist_56_V_read => tkobjalgo_find_vtx_U0_hist_56_V_read,
        hist_57_V_dout => hist_57_V_c_dout,
        hist_57_V_empty_n => hist_57_V_c_empty_n,
        hist_57_V_read => tkobjalgo_find_vtx_U0_hist_57_V_read,
        hist_58_V_dout => hist_58_V_c_dout,
        hist_58_V_empty_n => hist_58_V_c_empty_n,
        hist_58_V_read => tkobjalgo_find_vtx_U0_hist_58_V_read,
        hist_59_V_dout => hist_59_V_c_dout,
        hist_59_V_empty_n => hist_59_V_c_empty_n,
        hist_59_V_read => tkobjalgo_find_vtx_U0_hist_59_V_read,
        hist_60_V_dout => hist_60_V_c_dout,
        hist_60_V_empty_n => hist_60_V_c_empty_n,
        hist_60_V_read => tkobjalgo_find_vtx_U0_hist_60_V_read,
        hist_61_V_dout => hist_61_V_c_dout,
        hist_61_V_empty_n => hist_61_V_c_empty_n,
        hist_61_V_read => tkobjalgo_find_vtx_U0_hist_61_V_read,
        hist_62_V_dout => hist_62_V_c_dout,
        hist_62_V_empty_n => hist_62_V_c_empty_n,
        hist_62_V_read => tkobjalgo_find_vtx_U0_hist_62_V_read,
        hist_63_V_dout => hist_63_V_c_dout,
        hist_63_V_empty_n => hist_63_V_c_empty_n,
        hist_63_V_read => tkobjalgo_find_vtx_U0_hist_63_V_read,
        hist_64_V_dout => hist_64_V_c_dout,
        hist_64_V_empty_n => hist_64_V_c_empty_n,
        hist_64_V_read => tkobjalgo_find_vtx_U0_hist_64_V_read,
        hist_65_V_dout => hist_65_V_c_dout,
        hist_65_V_empty_n => hist_65_V_c_empty_n,
        hist_65_V_read => tkobjalgo_find_vtx_U0_hist_65_V_read,
        hist_66_V_dout => hist_66_V_c_dout,
        hist_66_V_empty_n => hist_66_V_c_empty_n,
        hist_66_V_read => tkobjalgo_find_vtx_U0_hist_66_V_read,
        hist_67_V_dout => hist_67_V_c_dout,
        hist_67_V_empty_n => hist_67_V_c_empty_n,
        hist_67_V_read => tkobjalgo_find_vtx_U0_hist_67_V_read,
        hist_68_V_dout => hist_68_V_c_dout,
        hist_68_V_empty_n => hist_68_V_c_empty_n,
        hist_68_V_read => tkobjalgo_find_vtx_U0_hist_68_V_read,
        hist_69_V_dout => hist_69_V_c_dout,
        hist_69_V_empty_n => hist_69_V_c_empty_n,
        hist_69_V_read => tkobjalgo_find_vtx_U0_hist_69_V_read,
        hist_70_V_dout => hist_70_V_c_dout,
        hist_70_V_empty_n => hist_70_V_c_empty_n,
        hist_70_V_read => tkobjalgo_find_vtx_U0_hist_70_V_read,
        hist_71_V_dout => hist_71_V_c_dout,
        hist_71_V_empty_n => hist_71_V_c_empty_n,
        hist_71_V_read => tkobjalgo_find_vtx_U0_hist_71_V_read,
        outvtx_hwSumPt_V_din => tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_din,
        outvtx_hwSumPt_V_full_n => outvtx_0_hwSumPt_V_c_full_n,
        outvtx_hwSumPt_V_write => tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_write,
        outvtx_hwZ0_V_out_din => tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_din,
        outvtx_hwZ0_V_out_full_n => outvtx_0_hwZ0_V_c_full_n,
        outvtx_hwZ0_V_out_write => tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_write,
        outvtx_mult_V_out_din => tkobjalgo_find_vtx_U0_outvtx_mult_V_out_din,
        outvtx_mult_V_out_full_n => outvtx_0_mult_V_c_full_n,
        outvtx_mult_V_out_write => tkobjalgo_find_vtx_U0_outvtx_mult_V_out_write,
        outvtx_hwBin_V_out_din => tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_din,
        outvtx_hwBin_V_out_full_n => outvtx_0_hwBin_V_c_full_n,
        outvtx_hwBin_V_out_write => tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_write,
        start_out => tkobjalgo_find_vtx_U0_start_out,
        start_write => tkobjalgo_find_vtx_U0_start_write);

    pack_out_U0 : component pack_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pack_out_U0_ap_start,
        ap_done => pack_out_U0_ap_done,
        ap_continue => pack_out_U0_ap_continue,
        ap_idle => pack_out_U0_ap_idle,
        ap_ready => pack_out_U0_ap_ready,
        outvtx_hwSumPt_V_dout => outvtx_0_hwSumPt_V_c_dout,
        outvtx_hwSumPt_V_empty_n => outvtx_0_hwSumPt_V_c_empty_n,
        outvtx_hwSumPt_V_read => pack_out_U0_outvtx_hwSumPt_V_read,
        outvtx_hwZ0_V_dout => outvtx_0_hwZ0_V_c_dout,
        outvtx_hwZ0_V_empty_n => outvtx_0_hwZ0_V_c_empty_n,
        outvtx_hwZ0_V_read => pack_out_U0_outvtx_hwZ0_V_read,
        outvtx_mult_V_dout => outvtx_0_mult_V_c_dout,
        outvtx_mult_V_empty_n => outvtx_0_mult_V_c_empty_n,
        outvtx_mult_V_read => pack_out_U0_outvtx_mult_V_read,
        outvtx_hwBin_V_dout => outvtx_0_hwBin_V_c_dout,
        outvtx_hwBin_V_empty_n => outvtx_0_hwBin_V_c_empty_n,
        outvtx_hwBin_V_read => pack_out_U0_outvtx_hwBin_V_read,
        data_V_data_V_din => pack_out_U0_data_V_data_V_din,
        data_V_data_V_full_n => output_V_data_0_V_full_n,
        data_V_data_V_write => pack_out_U0_data_V_data_V_write);

    hist_0_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_din,
        if_full_n => hist_0_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_0_V_out_write,
        if_dout => hist_0_V_c_dout,
        if_empty_n => hist_0_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_0_V_read);

    hist_1_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_din,
        if_full_n => hist_1_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_1_V_out_write,
        if_dout => hist_1_V_c_dout,
        if_empty_n => hist_1_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_1_V_read);

    hist_2_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_din,
        if_full_n => hist_2_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_2_V_out_write,
        if_dout => hist_2_V_c_dout,
        if_empty_n => hist_2_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_2_V_read);

    hist_3_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_din,
        if_full_n => hist_3_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_3_V_out_write,
        if_dout => hist_3_V_c_dout,
        if_empty_n => hist_3_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_3_V_read);

    hist_4_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_din,
        if_full_n => hist_4_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_4_V_out_write,
        if_dout => hist_4_V_c_dout,
        if_empty_n => hist_4_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_4_V_read);

    hist_5_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_din,
        if_full_n => hist_5_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_5_V_out_write,
        if_dout => hist_5_V_c_dout,
        if_empty_n => hist_5_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_5_V_read);

    hist_6_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_din,
        if_full_n => hist_6_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_6_V_out_write,
        if_dout => hist_6_V_c_dout,
        if_empty_n => hist_6_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_6_V_read);

    hist_7_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_din,
        if_full_n => hist_7_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_7_V_out_write,
        if_dout => hist_7_V_c_dout,
        if_empty_n => hist_7_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_7_V_read);

    hist_8_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_din,
        if_full_n => hist_8_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_8_V_out_write,
        if_dout => hist_8_V_c_dout,
        if_empty_n => hist_8_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_8_V_read);

    hist_9_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_din,
        if_full_n => hist_9_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_9_V_out_write,
        if_dout => hist_9_V_c_dout,
        if_empty_n => hist_9_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_9_V_read);

    hist_10_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_din,
        if_full_n => hist_10_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_10_V_out_write,
        if_dout => hist_10_V_c_dout,
        if_empty_n => hist_10_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_10_V_read);

    hist_11_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_din,
        if_full_n => hist_11_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_11_V_out_write,
        if_dout => hist_11_V_c_dout,
        if_empty_n => hist_11_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_11_V_read);

    hist_12_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_din,
        if_full_n => hist_12_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_12_V_out_write,
        if_dout => hist_12_V_c_dout,
        if_empty_n => hist_12_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_12_V_read);

    hist_13_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_din,
        if_full_n => hist_13_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_13_V_out_write,
        if_dout => hist_13_V_c_dout,
        if_empty_n => hist_13_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_13_V_read);

    hist_14_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_din,
        if_full_n => hist_14_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_14_V_out_write,
        if_dout => hist_14_V_c_dout,
        if_empty_n => hist_14_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_14_V_read);

    hist_15_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_din,
        if_full_n => hist_15_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_15_V_out_write,
        if_dout => hist_15_V_c_dout,
        if_empty_n => hist_15_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_15_V_read);

    hist_16_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_din,
        if_full_n => hist_16_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_16_V_out_write,
        if_dout => hist_16_V_c_dout,
        if_empty_n => hist_16_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_16_V_read);

    hist_17_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_din,
        if_full_n => hist_17_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_17_V_out_write,
        if_dout => hist_17_V_c_dout,
        if_empty_n => hist_17_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_17_V_read);

    hist_18_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_din,
        if_full_n => hist_18_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_18_V_out_write,
        if_dout => hist_18_V_c_dout,
        if_empty_n => hist_18_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_18_V_read);

    hist_19_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_din,
        if_full_n => hist_19_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_19_V_out_write,
        if_dout => hist_19_V_c_dout,
        if_empty_n => hist_19_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_19_V_read);

    hist_20_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_din,
        if_full_n => hist_20_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_20_V_out_write,
        if_dout => hist_20_V_c_dout,
        if_empty_n => hist_20_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_20_V_read);

    hist_21_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_din,
        if_full_n => hist_21_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_21_V_out_write,
        if_dout => hist_21_V_c_dout,
        if_empty_n => hist_21_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_21_V_read);

    hist_22_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_din,
        if_full_n => hist_22_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_22_V_out_write,
        if_dout => hist_22_V_c_dout,
        if_empty_n => hist_22_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_22_V_read);

    hist_23_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_din,
        if_full_n => hist_23_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_23_V_out_write,
        if_dout => hist_23_V_c_dout,
        if_empty_n => hist_23_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_23_V_read);

    hist_24_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_din,
        if_full_n => hist_24_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_24_V_out_write,
        if_dout => hist_24_V_c_dout,
        if_empty_n => hist_24_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_24_V_read);

    hist_25_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_din,
        if_full_n => hist_25_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_25_V_out_write,
        if_dout => hist_25_V_c_dout,
        if_empty_n => hist_25_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_25_V_read);

    hist_26_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_din,
        if_full_n => hist_26_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_26_V_out_write,
        if_dout => hist_26_V_c_dout,
        if_empty_n => hist_26_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_26_V_read);

    hist_27_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_din,
        if_full_n => hist_27_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_27_V_out_write,
        if_dout => hist_27_V_c_dout,
        if_empty_n => hist_27_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_27_V_read);

    hist_28_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_din,
        if_full_n => hist_28_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_28_V_out_write,
        if_dout => hist_28_V_c_dout,
        if_empty_n => hist_28_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_28_V_read);

    hist_29_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_din,
        if_full_n => hist_29_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_29_V_out_write,
        if_dout => hist_29_V_c_dout,
        if_empty_n => hist_29_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_29_V_read);

    hist_30_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_din,
        if_full_n => hist_30_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_30_V_out_write,
        if_dout => hist_30_V_c_dout,
        if_empty_n => hist_30_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_30_V_read);

    hist_31_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_din,
        if_full_n => hist_31_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_31_V_out_write,
        if_dout => hist_31_V_c_dout,
        if_empty_n => hist_31_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_31_V_read);

    hist_32_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_din,
        if_full_n => hist_32_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_32_V_out_write,
        if_dout => hist_32_V_c_dout,
        if_empty_n => hist_32_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_32_V_read);

    hist_33_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_din,
        if_full_n => hist_33_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_33_V_out_write,
        if_dout => hist_33_V_c_dout,
        if_empty_n => hist_33_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_33_V_read);

    hist_34_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_din,
        if_full_n => hist_34_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_34_V_out_write,
        if_dout => hist_34_V_c_dout,
        if_empty_n => hist_34_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_34_V_read);

    hist_35_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_din,
        if_full_n => hist_35_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_35_V_out_write,
        if_dout => hist_35_V_c_dout,
        if_empty_n => hist_35_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_35_V_read);

    hist_36_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_din,
        if_full_n => hist_36_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_36_V_out_write,
        if_dout => hist_36_V_c_dout,
        if_empty_n => hist_36_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_36_V_read);

    hist_37_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_din,
        if_full_n => hist_37_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_37_V_out_write,
        if_dout => hist_37_V_c_dout,
        if_empty_n => hist_37_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_37_V_read);

    hist_38_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_din,
        if_full_n => hist_38_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_38_V_out_write,
        if_dout => hist_38_V_c_dout,
        if_empty_n => hist_38_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_38_V_read);

    hist_39_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_din,
        if_full_n => hist_39_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_39_V_out_write,
        if_dout => hist_39_V_c_dout,
        if_empty_n => hist_39_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_39_V_read);

    hist_40_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_din,
        if_full_n => hist_40_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_40_V_out_write,
        if_dout => hist_40_V_c_dout,
        if_empty_n => hist_40_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_40_V_read);

    hist_41_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_din,
        if_full_n => hist_41_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_41_V_out_write,
        if_dout => hist_41_V_c_dout,
        if_empty_n => hist_41_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_41_V_read);

    hist_42_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_din,
        if_full_n => hist_42_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_42_V_out_write,
        if_dout => hist_42_V_c_dout,
        if_empty_n => hist_42_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_42_V_read);

    hist_43_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_din,
        if_full_n => hist_43_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_43_V_out_write,
        if_dout => hist_43_V_c_dout,
        if_empty_n => hist_43_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_43_V_read);

    hist_44_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_din,
        if_full_n => hist_44_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_44_V_out_write,
        if_dout => hist_44_V_c_dout,
        if_empty_n => hist_44_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_44_V_read);

    hist_45_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_din,
        if_full_n => hist_45_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_45_V_out_write,
        if_dout => hist_45_V_c_dout,
        if_empty_n => hist_45_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_45_V_read);

    hist_46_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_din,
        if_full_n => hist_46_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_46_V_out_write,
        if_dout => hist_46_V_c_dout,
        if_empty_n => hist_46_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_46_V_read);

    hist_47_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_din,
        if_full_n => hist_47_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_47_V_out_write,
        if_dout => hist_47_V_c_dout,
        if_empty_n => hist_47_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_47_V_read);

    hist_48_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_din,
        if_full_n => hist_48_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_48_V_out_write,
        if_dout => hist_48_V_c_dout,
        if_empty_n => hist_48_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_48_V_read);

    hist_49_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_din,
        if_full_n => hist_49_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_49_V_out_write,
        if_dout => hist_49_V_c_dout,
        if_empty_n => hist_49_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_49_V_read);

    hist_50_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_din,
        if_full_n => hist_50_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_50_V_out_write,
        if_dout => hist_50_V_c_dout,
        if_empty_n => hist_50_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_50_V_read);

    hist_51_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_din,
        if_full_n => hist_51_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_51_V_out_write,
        if_dout => hist_51_V_c_dout,
        if_empty_n => hist_51_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_51_V_read);

    hist_52_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_din,
        if_full_n => hist_52_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_52_V_out_write,
        if_dout => hist_52_V_c_dout,
        if_empty_n => hist_52_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_52_V_read);

    hist_53_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_din,
        if_full_n => hist_53_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_53_V_out_write,
        if_dout => hist_53_V_c_dout,
        if_empty_n => hist_53_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_53_V_read);

    hist_54_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_din,
        if_full_n => hist_54_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_54_V_out_write,
        if_dout => hist_54_V_c_dout,
        if_empty_n => hist_54_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_54_V_read);

    hist_55_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_din,
        if_full_n => hist_55_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_55_V_out_write,
        if_dout => hist_55_V_c_dout,
        if_empty_n => hist_55_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_55_V_read);

    hist_56_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_din,
        if_full_n => hist_56_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_56_V_out_write,
        if_dout => hist_56_V_c_dout,
        if_empty_n => hist_56_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_56_V_read);

    hist_57_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_din,
        if_full_n => hist_57_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_57_V_out_write,
        if_dout => hist_57_V_c_dout,
        if_empty_n => hist_57_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_57_V_read);

    hist_58_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_din,
        if_full_n => hist_58_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_58_V_out_write,
        if_dout => hist_58_V_c_dout,
        if_empty_n => hist_58_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_58_V_read);

    hist_59_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_din,
        if_full_n => hist_59_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_59_V_out_write,
        if_dout => hist_59_V_c_dout,
        if_empty_n => hist_59_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_59_V_read);

    hist_60_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_din,
        if_full_n => hist_60_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_60_V_out_write,
        if_dout => hist_60_V_c_dout,
        if_empty_n => hist_60_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_60_V_read);

    hist_61_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_din,
        if_full_n => hist_61_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_61_V_out_write,
        if_dout => hist_61_V_c_dout,
        if_empty_n => hist_61_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_61_V_read);

    hist_62_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_din,
        if_full_n => hist_62_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_62_V_out_write,
        if_dout => hist_62_V_c_dout,
        if_empty_n => hist_62_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_62_V_read);

    hist_63_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_din,
        if_full_n => hist_63_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_63_V_out_write,
        if_dout => hist_63_V_c_dout,
        if_empty_n => hist_63_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_63_V_read);

    hist_64_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_din,
        if_full_n => hist_64_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_64_V_out_write,
        if_dout => hist_64_V_c_dout,
        if_empty_n => hist_64_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_64_V_read);

    hist_65_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_din,
        if_full_n => hist_65_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_65_V_out_write,
        if_dout => hist_65_V_c_dout,
        if_empty_n => hist_65_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_65_V_read);

    hist_66_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_din,
        if_full_n => hist_66_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_66_V_out_write,
        if_dout => hist_66_V_c_dout,
        if_empty_n => hist_66_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_66_V_read);

    hist_67_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_din,
        if_full_n => hist_67_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_67_V_out_write,
        if_dout => hist_67_V_c_dout,
        if_empty_n => hist_67_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_67_V_read);

    hist_68_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_din,
        if_full_n => hist_68_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_68_V_out_write,
        if_dout => hist_68_V_c_dout,
        if_empty_n => hist_68_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_68_V_read);

    hist_69_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_din,
        if_full_n => hist_69_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_69_V_out_write,
        if_dout => hist_69_V_c_dout,
        if_empty_n => hist_69_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_69_V_read);

    hist_70_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_din,
        if_full_n => hist_70_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_70_V_out_write,
        if_dout => hist_70_V_c_dout,
        if_empty_n => hist_70_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_70_V_read);

    hist_71_V_c_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_din,
        if_full_n => hist_71_V_c_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_hist_71_V_out_write,
        if_dout => hist_71_V_c_dout,
        if_empty_n => hist_71_V_c_empty_n,
        if_read => tkobjalgo_find_vtx_U0_hist_71_V_read);

    outvtx_0_hwSumPt_V_c_U : component fifo_w11_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_din,
        if_full_n => outvtx_0_hwSumPt_V_c_full_n,
        if_write => tkobjalgo_find_vtx_U0_outvtx_hwSumPt_V_write,
        if_dout => outvtx_0_hwSumPt_V_c_dout,
        if_empty_n => outvtx_0_hwSumPt_V_c_empty_n,
        if_read => pack_out_U0_outvtx_hwSumPt_V_read);

    outvtx_0_hwZ0_V_c_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_din,
        if_full_n => outvtx_0_hwZ0_V_c_full_n,
        if_write => tkobjalgo_find_vtx_U0_outvtx_hwZ0_V_out_write,
        if_dout => outvtx_0_hwZ0_V_c_dout,
        if_empty_n => outvtx_0_hwZ0_V_c_empty_n,
        if_read => pack_out_U0_outvtx_hwZ0_V_read);

    outvtx_0_mult_V_c_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tkobjalgo_find_vtx_U0_outvtx_mult_V_out_din,
        if_full_n => outvtx_0_mult_V_c_full_n,
        if_write => tkobjalgo_find_vtx_U0_outvtx_mult_V_out_write,
        if_dout => outvtx_0_mult_V_c_dout,
        if_empty_n => outvtx_0_mult_V_c_empty_n,
        if_read => pack_out_U0_outvtx_mult_V_read);

    outvtx_0_hwBin_V_c_U : component fifo_w7_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_din,
        if_full_n => outvtx_0_hwBin_V_c_full_n,
        if_write => tkobjalgo_find_vtx_U0_outvtx_hwBin_V_out_write,
        if_dout => outvtx_0_hwBin_V_c_dout,
        if_empty_n => outvtx_0_hwBin_V_c_empty_n,
        if_read => pack_out_U0_outvtx_hwBin_V_read);

    start_for_tkobjalgo_find_vtx_U0_U : component start_for_tkobjalgo_find_vtx_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_tkobjalgo_find_vtx_U0_din,
        if_full_n => start_for_tkobjalgo_find_vtx_U0_full_n,
        if_write => initialize_array_of_objects_1u_VtxObj_76_U0_start_write,
        if_dout => start_for_tkobjalgo_find_vtx_U0_dout,
        if_empty_n => start_for_tkobjalgo_find_vtx_U0_empty_n,
        if_read => tkobjalgo_find_vtx_U0_ap_ready);

    start_for_pack_out_U0_U : component start_for_pack_out_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pack_out_U0_din,
        if_full_n => start_for_pack_out_U0_full_n,
        if_write => tkobjalgo_find_vtx_U0_start_write,
        if_dout => start_for_pack_out_U0_dout,
        if_empty_n => start_for_pack_out_U0_empty_n,
        if_read => pack_out_U0_ap_ready);




    ap_done <= pack_out_U0_ap_done;
    ap_idle <= (tkobjalgo_find_vtx_U0_ap_idle and pack_out_U0_ap_idle and initialize_array_of_objects_1u_VtxObj_76_U0_ap_idle);
    ap_ready <= initialize_array_of_objects_1u_VtxObj_76_U0_ap_ready;
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= pack_out_U0_ap_done;
    ap_sync_ready <= initialize_array_of_objects_1u_VtxObj_76_U0_ap_ready;
    initialize_array_of_objects_1u_VtxObj_76_U0_ap_continue <= ap_const_logic_1;
    initialize_array_of_objects_1u_VtxObj_76_U0_ap_start <= ap_start;
    output_V_data_0_V_din <= pack_out_U0_data_V_data_V_din;
    output_V_data_0_V_write <= pack_out_U0_data_V_data_V_write;
    pack_out_U0_ap_continue <= ap_const_logic_1;
    pack_out_U0_ap_start <= start_for_pack_out_U0_empty_n;
    pack_out_U0_start_full_n <= ap_const_logic_1;
    pack_out_U0_start_write <= ap_const_logic_0;
    start_for_pack_out_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_tkobjalgo_find_vtx_U0_din <= (0=>ap_const_logic_1, others=>'-');
    tkobjalgo_find_vtx_U0_ap_continue <= ap_const_logic_1;
    tkobjalgo_find_vtx_U0_ap_start <= start_for_tkobjalgo_find_vtx_U0_empty_n;
end behav;
