crypto/testmgr.c:426:#define SGDIVS_HAVE_FLUSHES	BIT(0)
fs/debugfs/internal.h:30:#define DEBUGFS_FSDATA_IS_REAL_FOPS_BIT BIT(0)
arch/sh/drivers/pci/pci-sh4.h:55:  #define SH4_PCIINTM_MRDPEIM	  BIT(0)	/* Master read data parity error */
arch/sh/include/mach-sdk7786/mach/fpga.h:20:#define  NMISR_MAN_NMI	BIT(0)
arch/sh/include/mach-sdk7786/mach/fpga.h:25:#define  NMIMR_MAN_NMIM	BIT(0)	/* Manual NMI mask */
arch/sh/include/mach-sdk7786/mach/fpga.h:71:#define  SCBR_I2CMEN	BIT(0)	/* FPGA I2C master enable */
arch/sh/include/mach-sdk7786/mach/fpga.h:75:#define  PWRCR_SCISEL0	BIT(0)
arch/mips/pci/pci-ar71xx.c:44:#define AR71XX_PCI_INT_DEV0		BIT(0)
arch/mips/pci/pci-mt7620.c:60:#define PCIE_LINK_UP_ST			BIT(0)
arch/mips/pci/pci-rt3883.c:50:#define RT3883_PCI_MODE_PCI	BIT(0)
arch/mips/pci/pci-rt3883.c:383:		rpc->pcie_ready = t & BIT(0);
arch/mips/pci/pci-ar724x.c:22:#define AR724X_PCI_APP_LTSSM_ENABLE	BIT(0)
arch/mips/pci/pci-ar724x.c:24:#define AR724X_PCI_RESET_LINK_UP	BIT(0)
arch/mips/mm/c-r4k.c:51:#define R4K_HIT		BIT(0)
arch/mips/net/ebpf_jit.c:53:#define EBPF_SAVE_S0	BIT(0)
arch/mips/ralink/timer.c:21:#define TMRSTAT_TMR0INT			BIT(0)
arch/mips/ralink/reset.c:23:#define RSTCTL_RESET_SYSTEM	BIT(0)
arch/mips/netlogic/xlp/ahci-init-xlp2.c:89:#define SATA_RST_N		BIT(0)  /* Active low reset sata_core phy */
arch/mips/netlogic/xlp/ahci-init-xlp2.c:119:#define M_CACTIVE		BIT(0)  /* m_cactive, not used */
arch/mips/netlogic/xlp/ahci-init.c:73:#define SATA_RST_N		BIT(0)
arch/mips/netlogic/xlp/usb-init-xlp2.c:50:#define XLPII_VAUXRST			BIT(0)
arch/mips/netlogic/xlp/usb-init-xlp2.c:66:#define XLPII_PRESET			BIT(0)
arch/mips/include/asm/mach-jz4740/timer.h:47:#define JZ_TIMER_CTRL_SRC_PCLK		BIT(0)
arch/mips/include/asm/mips-gic.h:224:#define GIC_VX_CTL_EIC			BIT(0)
arch/mips/include/asm/mips-cm.h:167:#define CM_GCR_ERR_CONTROL_L2_ECC_SUPPORT	BIT(0)
arch/mips/include/asm/mips-cm.h:188:#define CM_GCR_L2_ONLY_SYNC_BASE_SYNCEN		BIT(0)
arch/mips/include/asm/mips-cm.h:193:#define CM_GCR_GIC_BASE_GICEN			BIT(0)
arch/mips/include/asm/mips-cm.h:198:#define CM_GCR_CPC_BASE_CPCEN			BIT(0)
arch/mips/include/asm/mips-cm.h:224:#define CM_GCR_GIC_STATUS_EX			BIT(0)
arch/mips/include/asm/mips-cm.h:228:#define CM_GCR_CPC_STATUS_EX			BIT(0)
arch/mips/include/asm/mips-cm.h:288:#define CM3_GCR_Cx_COHERENCE_COHEN		BIT(0)
arch/mips/include/asm/mips-cm.h:325:#define CM_GCR_Cx_RESET_EXT_BASE_PRESENT	BIT(0)
arch/mips/include/asm/mach-ralink/rt288x.h:36:#define RT2880_GPIO_MODE_I2C		BIT(0)
arch/mips/include/asm/mach-ralink/rt3883.h:218:#define RT3883_RSTCTRL_SYS		BIT(0)
arch/mips/include/asm/mach-ralink/rt3883.h:220:#define RT3883_INTC_INT_SYSCTL	BIT(0)
arch/mips/include/asm/mach-loongson32/regs-clk.h:30:#define RST_CPU				BIT(0)
arch/mips/include/asm/mach-loongson32/regs-clk.h:67:#define DIV_CPU_SEL			BIT(0)
arch/mips/include/asm/mach-loongson32/regs-pwm.h:23:#define CNT_EN			BIT(0)
arch/mips/include/asm/mach-loongson32/regs-mux.h:46:#define LCD_USE_UART0			BIT(0)
arch/mips/include/asm/mach-loongson32/regs-mux.h:62:#define GMAC0_USE_PWM01			BIT(0)
arch/mips/include/asm/mach-loongson32/regs-mux.h:94:#define LCD_SHUT			BIT(0)
arch/mips/include/asm/mips-cpc.h:97:#define CPC_PWRUP_CTL_CM_PWRUP			BIT(0)
arch/mips/include/asm/mips-cpc.h:106:#define CPC_SYS_CONFIG_BE			BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:176:#define QCA956X_MAC_CFG1_TX_EN		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:184:#define QCA956X_MAC_CFG2_FDX		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:430:#define QCA955X_PLL_ETH_SGMII_SERDES_EN_PLL		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:501:#define QCA956X_PLL_ETH_SGMII_SERDES_EN_PLL			BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:566:#define MISC_INT_TIMER			BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:585:#define AR71XX_RESET_PCI_CORE		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:644:#define AR934X_RESET_I2S		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:698:#define QCA955X_RESET_I2S		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:717:#define QCA956X_RESET_SWITCH		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:721:#define AR933X_BOOTSTRAP_REF_CLK_40	BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:737:#define AR934X_BOOTSTRAP_DDR1		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:744:#define QCA953X_BOOTSTRAP_DDR1		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:750:#define AR934X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:768:#define QCA953X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:786:#define QCA955X_EXT_INT_WMAC_MISC		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:817:#define QCA956X_EXT_INT_WMAC_MISC		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:899:#define AR71XX_SPI_FS_GPIO	BIT(0)	/* Enable GPIO mode */
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:904:#define AR71XX_SPI_IOC_DO	BIT(0)	/* Data Out pin */
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1031:#define AR71XX_GPIO_FUNC_USB_CLK_EN		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1049:#define AR724X_GPIO_FUNC_JTAG_DISABLE		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1080:#define AR933X_GPIO_FUNC_JTAG_DISABLE		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1193:#define AR933X_ETH_CFG_RGMII_GE0	BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1210:#define AR934X_ETH_CFG_RGMII_GMAC0	BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1247:#define QCA955X_ETH_CFG_RGMII_EN	BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1281:#define QCA956X_ETH_CFG_RGMII_EN		BIT(0)
arch/mips/include/asm/mach-ath79/ar71xx_regs.h:1294:#define QCA956X_SGMII_RESET_RX_CLK_N		BIT(0)
arch/mips/include/asm/mach-ath79/ar933x_uart.h:52:#define AR933X_UART_INT_RX_VALID	BIT(0)
arch/mips/include/asm/ip32/crime.h:50:#define MACE_VID_IN1_INT		BIT(0)
arch/mips/include/asm/ip32/mace.h:48:#define MACEPCI_ERROR_66MHZ			BIT(0)
arch/mips/include/asm/ip32/mace.h:163:#define MACEPAR_CTLSTAT_DIRECTION	BIT(0)
arch/mips/include/asm/ip32/mace.h:171:#define MACEPAR_DIAG_CTXINUSE		BIT(0)
arch/mips/include/asm/ip32/mace.h:186:#define MACEISA_FLASH_WE		BIT(0)	/* 1=> Enable FLASH writes */
arch/mips/include/asm/ip32/mace.h:196:#define MACEISA_AUDIO_SW_INT		BIT(0)
arch/mips/include/asm/ip32/mace.h:253:#define MACEI2C_RESET		BIT(0)
arch/mips/lantiq/xway/clk.c:88:	if (ltq_cgu_r32(CGU_SYS) & BIT(0))
arch/mips/lantiq/xway/gptu.c:48:#define RUN_SEN		BIT(0)
arch/mips/lantiq/xway/gptu.c:56:#define CLC_DISABLE	BIT(0)
arch/mips/lantiq/xway/sysctrl.c:88:#define PMU_USB0_P	BIT(0)
arch/mips/lantiq/xway/sysctrl.c:121:#define PMU1_PCIE_PHY	BIT(0)	/* vr9-specific,moved in ar10/grx390 */
arch/mips/lantiq/xway/sysctrl.c:133:#define PMU_ANALOG_USB0_P	BIT(0)
arch/mips/lantiq/xway/dma.c:34:#define DMA_CHAN_ON		BIT(0)		/* channel on / off bit */
arch/mips/lantiq/xway/dma.c:37:#define DMA_RESET		BIT(0)		/* channel on / off bit */
arch/powerpc/platforms/512x/clock-commonclk.c:1015:		DID_REG_PSC	= BIT(0),
arch/powerpc/platforms/powernv/pci-ioda.c:1970:#define PHB3_TCE_KILL_INVAL_ALL		PPC_BIT(0)
arch/powerpc/platforms/powernv/vas.h:123:#define VAS_XLATE_MSR_DR		PPC_BIT(0)
arch/powerpc/platforms/powernv/vas.h:201:#define VAS_WINCTL_OPEN			PPC_BIT(0)
arch/powerpc/platforms/powernv/vas.h:217:#define VAS_CASTOUT_REQ			PPC_BIT(0)
arch/powerpc/platforms/powernv/vas.h:232:#define VAS_NOTIFY_DISABLE		PPC_BIT(0)
arch/arc/plat-eznps/include/plat/ctop.h:59:#define NPS_CRG_SYNC_BIT			BIT(0)
arch/arc/include/asm/cache.h:124:#define ARC_IO_COH_ENABLE_BIT	BIT(0)
arch/arc/include/asm/cache.h:126:#define ARC_IO_COH_PARTIAL_BIT	BIT(0)
arch/csky/abiv2/inc/abi/ckmmu.h:106:		mtcr("cr<28, 15>", pgd | BIT(0));
arch/csky/abiv2/inc/abi/ckmmu.h:108:		mtcr("cr<29, 15>", pgd | BIT(0));
arch/csky/abiv2/inc/abi/ckmmu.h:113:	return mfcr("cr<29, 15>") & ~BIT(0);
arch/csky/abiv1/inc/abi/ckmmu.h:94:	cpwcr("cpcr29", pgd | BIT(0));
arch/csky/abiv1/inc/abi/ckmmu.h:99:	return cprcr("cpcr29") & ~BIT(0);
arch/csky/kernel/perf_event.c:1004:	csky_pmu.hpcr |= BIT(1) | BIT(0);
arch/c6x/include/asm/clock.h:59:#define PLLCTL_PLLEN	BIT(0)
arch/c6x/include/asm/clock.h:67:#define PLLCMD_GOSTAT	BIT(0)
arch/c6x/include/asm/clock.h:70:#define PLLSTAT_GOSTAT	BIT(0)
arch/c6x/include/asm/clock.h:117:#define PLL_HAS_PRE	BIT(0)
arch/x86/pci/fixup.c:668:#define AMD_141b_MMIO_BASE_RE_MASK		BIT(0)
arch/x86/mm/mem_encrypt_identity.c:504:#define AMD_SME_BIT	BIT(0)
arch/x86/kvm/mmu.c:3041:#define SET_SPTE_WRITE_PROTECTED_PT	BIT(0)
arch/x86/events/intel/pt.c:54:	PT_CAP(cr3_filtering,		0, CPUID_EBX, BIT(0)),
arch/x86/events/intel/pt.c:60:	PT_CAP(topa_output,		0, CPUID_ECX, BIT(0)),
arch/x86/events/intel/pt.c:490:	if (event->attr.config & BIT(0)) {
arch/x86/kernel/cpu/common.c:1019:#define NO_SPECULATION		BIT(0)
arch/x86/kernel/cpu/mce/amd.c:247:		high |= BIT(0);
arch/x86/kernel/cpu/mce/amd.c:683:	if (tmp & BIT(0)) {
arch/x86/kernel/cpu/mce/amd.c:697:	if (!(tmp & BIT(0))) {
arch/x86/kernel/cpu/mce/amd.c:844:		hashed_bit &= BIT(0);
arch/x86/kernel/cpu/mce/amd.c:846:		if (hashed_bit != ((ret_addr >> intlv_addr_bit) & BIT(0)))
arch/x86/kernel/cpu/resctrl/internal.h:222:#define RFTYPE_INFO			BIT(0)
arch/x86/kernel/cpu/cacheinfo.c:315:	l3->subcaches[0] = sc0 = !(val & BIT(0));
arch/x86/kernel/cpu/vmware.c:40:#define CPUID_VMWARE_FEATURES_ECX_VMMCALL    BIT(0)
arch/x86/kernel/quirks.c:618:	if (val & BIT(0)) {
arch/x86/kernel/quirks.c:619:		val &= ~BIT(0);
arch/x86/include/asm/elf.h:372:	ALIGN_VA_32	= BIT(0),
arch/x86/include/asm/kvm_host.h:1421:#define KVM_MMU_ROOT_CURRENT		BIT(0)
arch/x86/include/asm/svm.h:151:#define SVM_NESTED_CTL_NP_ENABLE	BIT(0)
arch/x86/include/asm/imr.h:30:#define IMR_CPU			BIT(0)		/* Non SMM mode */
arch/x86/include/asm/msr-index.h:45:#define SPEC_CTRL_IBRS			BIT(0)	   /* Indirect Branch Restricted Speculation */
arch/x86/include/asm/msr-index.h:52:#define PRED_CMD_IBPB			BIT(0)	   /* Indirect Branch Prediction Barrier */
arch/x86/include/asm/msr-index.h:65:#define MSR_IA32_UMWAIT_CONTROL_C02_DISABLE	BIT(0)
arch/x86/include/asm/msr-index.h:83:#define ARCH_CAP_RDCL_NO		BIT(0)	/* Not susceptible to Meltdown */
arch/x86/include/asm/msr-index.h:110:#define L1D_FLUSH			BIT(0)	/*
arch/x86/include/asm/msr-index.h:119:#define TSX_CTRL_RTM_DISABLE		BIT(0)	/* Disable RTM feature */
arch/x86/include/asm/msr-index.h:157:#define RTIT_CTL_TRACEEN		BIT(0)
arch/x86/include/asm/msr-index.h:186:#define RTIT_STATUS_FILTEREN		BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:48:#define HV_X64_MSR_VP_RUNTIME_AVAILABLE		BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:96:#define HV_X64_CREATE_PARTITIONS		BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:114:#define HV_X64_MWAIT_AVAILABLE				BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:144:#define HV_X64_AS_SWITCH_RECOMMENDED			BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:393:#define HV_FLUSH_ALL_PROCESSORS			BIT(0)
arch/x86/include/asm/hyperv-tlfs.h:743:#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_IO_BITMAP		BIT(0)
arch/x86/include/asm/mce.h:225:	MCP_TIMESTAMP	= BIT(0),	/* log time stamp */
arch/x86/include/asm/vmware.h:28:#define VMWARE_HYPERVISOR_HB   BIT(0)
arch/x86/include/asm/amd_nb.h:77:#define AMD_NB_GART			BIT(0)
arch/x86/platform/ts5500/ts5500.c:33:#define TS5500_SRAM			BIT(0)	/* SRAM option */
arch/x86/platform/ts5500/ts5500.c:41:#define TS5500_ERESET			BIT(0)	/* External Reset option */
arch/x86/platform/ts5500/ts5500.c:46:#define TS5500_LED			BIT(0)	/* LED flag */
arch/x86/platform/ts5500/ts5500.c:57:#define TS5500_ADC_CONV_BUSY		BIT(0)
arch/x86/platform/intel/iosf_mbi.c:202:#define PUNIT_SEMAPHORE_BIT		BIT(0)
arch/m68k/hp300/time.c:48:#define	CLKSR_INT1	BIT(0)
arch/arm/mach-bcm/bcm63xx_pmb.c:31:#define MEM_PWR_OK		BIT(0)
arch/arm/mach-bcm/platsmp-brcmstb.c:34:	ZONE_MAN_CLKEN_MASK		= BIT(0),
arch/arm/mm/cache-uniphier.c:24:#define    UNIPHIER_SSCC_ON			BIT(0)	/* enable cache */
arch/arm/mm/cache-uniphier.c:50:#define    UNIPHIER_SSCOPPQSEF_OE		BIT(0)
arch/arm/mm/cache-uniphier.c:54:#define    UNIPHIER_SSCOLPQS_QST		BIT(0)
arch/arm/mm/proc-v7-bugs.c:157:	if (check_spectre_auxcr(this_cpu_ptr(&spectre_warned), BIT(0)))
arch/arm/mach-socfpga/l2_cache.c:13:#define A10_MPU_CTRL_L2_ECC_EN            BIT(0)
arch/arm/mach-socfpga/l2_cache.c:17:#define A10_SYSMGR_ECC_INTMASK_CLR_L2     BIT(0)
arch/arm/mach-socfpga/ocram.c:45:#define ALTR_A10_OCRAM_ECC_EN_CTL       (BIT(1) | BIT(0))
arch/arm/mach-socfpga/ocram.c:49:#define ALTR_A10_ECC_INITCOMPLETEA      BIT(0)
arch/arm/mach-socfpga/ocram.c:53:#define ALTR_A10_ECC_SERRINTEN          BIT(0)
arch/arm/mach-socfpga/ocram.c:56:#define ALTR_A10_ECC_SERRPENA           BIT(0)
arch/arm/mach-mvebu/cpu-reset.c:25:#define CPU_RESET_ASSERT      BIT(0)
arch/arm/mach-mvebu/pmsu.c:55:#define PMSU_CPU_POWER_DOWN_DIS_SNP_Q_SKIP	BIT(0)
arch/arm/mach-mvebu/pmsu.c:85:#define MPCORE_RESET_CTL_L2			BIT(0)
arch/arm/mach-mvebu/pmsu.c:222:	PMSU_PREPARE_DEEP_IDLE = BIT(0),
arch/arm/mach-lpc32xx/lpc32xx.h:216:#define LPC32XX_CLKPWR_GPIOSRC_P0IO0_BIT	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:246:#define LPC32XX_CLKPWR_INTSRC_GPIO_00_BIT	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:299:#define LPC32XX_CLKPWR_STOP_MODE_CTRL		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:316:#define LPC32XX_CLKPWR_SYSCTRL_PLL397_STS	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:324:#define LPC32XX_CLKPWR_MOSC_DISABLE		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:332:#define LPC32XX_CLKPWR_SYSCTRL_SYSCLKMUX	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:360:#define LPC32XX_CLKPWR_HCLKPLL_PLL_STS		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:387:#define LPC32XX_CLKPWR_USBCTRL_PLL_STS		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:404:#define LPC32XX_CLKPWR_SDRCLK_CLK_DIS		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:414:#define LPC32XX_CLKPWR_SSPCTRL_SSPCLK0_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:425:#define LPC32XX_CLKPWR_I2SCTRL_I2SCLK0_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:447:#define LPC32XX_CLKPWR_MACCTRL_HRCCLK_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:463:#define LPC32XX_CLKPWR_TESTCLK_TESTCLK2_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:468:#define LPC32XX_CLKPWR_SW_INT(n)		(_BIT(0) | (((n) & 0x7F) << 1))
arch/arm/mach-lpc32xx/lpc32xx.h:478:#define LPC32XX_CLKPWR_I2CCLK_I2C1CLK_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:559:#define LPC32XX_CLKPWR_UARTCLKCTRL_UART3_EN	_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:655:#define LPC32XX_UART_U5_ROUTE_TO_USB		_BIT(0)
arch/arm/mach-lpc32xx/lpc32xx.h:701:#define LPC32XX_USB_OTG_HOST_CLOCK_ON	_BIT(0)
arch/arm/mach-qcom/platsmp.c:32:#define CLAMP			BIT(0)
arch/arm/mach-qcom/platsmp.c:39:#define BHS_EN			BIT(0)
arch/arm/mach-dove/pm.h:59:#define  PMU_ISO_VIDEO_MASK		BIT(0)
arch/arm/mach-omap2/sleep43xx.S:56:#define RTC_PMIC_EXT_WAKEUP_EN				BIT(0)
arch/arm/mach-omap2/vc.h:59:#define OMAP_VC_CHANNEL_DEFAULT BIT(0)
arch/arm/mach-omap2/omap_hwmod_reset.c:40:#define OMAP_RTC_STATUS_BUSY	BIT(0)
arch/arm/mach-omap2/control.h:375:#define AM35XX_CPGMAC_C0_MISC_PULSE_CLR	BIT(0)
arch/arm/mach-omap2/control.h:385:#define AM35XX_USBOTGSS_SW_RST		BIT(0)
arch/arm/mach-omap2/clockdomain.h:95:#define _CLKDM_FLAG_HWSUP_ENABLED		BIT(0)
arch/arm/mach-omap2/powerdomain.h:53:#define PWRDM_HAS_HDWR_SAR		BIT(0)
arch/arm/mach-omap2/omap-smp.c:130:	acr_mask = BIT(0);
arch/arm/mach-omap2/prm.h:30:#define PRM_HAS_IO_WAKEUP	BIT(0)
arch/arm/mach-omap2/cpuidle34xx.c:55:#define OMAP_CPUIDLE_CX_NO_CLKDM_IDLE		BIT(0)
arch/arm/mach-omap2/vc.c:51:	.sa    = BIT(0),
arch/arm/mach-omap2/vc.c:65:	.sa    = BIT(0),
arch/arm/mach-omap2/soc.h:425:#define OMAP3_HAS_L2CACHE		BIT(0)
arch/arm/mach-omap2/omap_device.h:38:#define OMAP_DEVICE_SUSPENDED		BIT(0)
arch/arm/mach-footbridge/ebsa285.c:22:#define XBUS_AMBER_L	BIT(0)
arch/arm/mach-davinci/board-dm646x-evm.c:159:#define DM646X_EVM_ATA_RST		BIT(0)
arch/arm/mach-davinci/board-dm355-evm.c:432:	dm355_init_spi0(BIT(0), dm355_evm_spi_info,
arch/arm/mach-davinci/dm644x.c:410:#define DM644X_VPSS_MUXSEL_PLL2_MODE          BIT(0)
arch/arm/mach-davinci/dm355.c:90:	if (chipselect_mask & BIT(0))
arch/arm/mach-davinci/psc.h:204:#define PDCTL_NEXT		BIT(0)
arch/arm/mach-davinci/board-dm365-evm.c:722:	resets = BIT(3) | BIT(2) | BIT(1) | BIT(0);
arch/arm/mach-davinci/board-dm365-evm.c:759:			resets &= ~BIT(0);
arch/arm/mach-davinci/board-dm365-evm.c:827:	dm365_init_spi0(BIT(0), dm365_evm_spi_info,
arch/arm/mach-davinci/dm365.c:254:	if (chipselect_mask & BIT(0))
arch/arm/mach-davinci/board-dm355-leopard.c:269:	dm355_init_spi0(BIT(0), dm355_leopard_spi_info,
arch/arm/mach-davinci/clock.h:14:#define PLLCTL_PLLEN    BIT(0)
arch/arm/mach-sunxi/mc_smp.c:42:#define CPUCFG_CX_CTRL_REG0_L2_RST_DISABLE_A15	BIT(0)
arch/arm/mach-sunxi/mc_smp.c:44:#define CPUCFG_CX_CTRL_REG1_ACINACTM	BIT(0)
arch/arm/mach-sunxi/mc_smp.c:47:#define CPUCFG_CX_STATUS_STANDBYWFIL2	BIT(0)
arch/arm/mach-sunxi/mc_smp.c:65:#define PRCM_PWROFF_GATING_REG_CLUSTER_SUN8I	BIT(0)
arch/arm/mach-rockchip/pm.h:51:#define SGRF_DAPDEVICEEN		BIT(0)
arch/arm/mach-rockchip/pm.h:55:#define PMU_ARMINT_WAKEUP_EN		BIT(0)
arch/arm/include/asm/hardware/cache-l2x0.h:78:#define L2X0_EVENT_CNT_CTRL_ENABLE	BIT(0)
arch/arm/include/asm/hardware/cache-l2x0.h:116:#define L310_AUX_CTRL_FULL_LINE_ZERO		BIT(0)	/* R2P0+ */
arch/arm/boot/dts/omap3-n950-n9.dtsi:172:	ti,pullups	= <0x000001>; /* BIT(0) */
arch/arm/boot/dts/omap3-cm-t3x30.dtsi:94:	/* pullups: BIT(0) */
arch/arm/boot/dts/omap3-gta04.dtsi:654:	 * BIT(0),  BIT(1), BIT(6), BIT(7), BIT(8), BIT(13)
arch/arm/boot/dts/omap3-gta04.dtsi:657:	ti,pulldowns = <(BIT(0) | BIT(1) | BIT(6) | BIT(7) | BIT(8) |
arch/arm/mach-meson/platsmp.c:55:	val |= BIT(0);
arch/arm64/mm/mmu.c:38:#define NO_BLOCK_MAPPINGS	BIT(0)
arch/arm64/kernel/insn.c:777:		imm_type = BIT(0);
arch/arm64/kernel/insn.c:791:		imm_target = BIT(0);
arch/arm64/kernel/insn.c:805:		imm_policy = BIT(0);
arch/arm64/include/asm/cpufeature.h:218:#define ARM64_CPUCAP_SCOPE_LOCAL_CPU		((u16)BIT(0))
arch/arm64/include/asm/sysreg.h:215:#define SYS_PAR_EL1_F			BIT(0)
arch/arm64/include/asm/sysreg.h:496:#define SCTLR_ELx_M	(BIT(0))
arch/s390/include/asm/setup.h:24:#define MACHINE_FLAG_VM		BIT(0)
net/rfkill/core.c:29:#define RFKILL_BLOCK_HW		BIT(0)
net/dsa/tag_gswip.c:48:#define GSWIP_TX_DPID_EN		BIT(0)
net/core/devlink.c:377:#define DEVLINK_NL_FLAG_NEED_DEVLINK	BIT(0)
net/can/j1939/j1939-priv.h:164:#define J1939_ECU_LOCAL_SRC BIT(0)
net/can/j1939/j1939-priv.h:292:#define J1939_SOCK_BOUND BIT(0)
net/batman-adv/netlink.c:71:	BATADV_FLAG_NEED_MESH = BIT(0),
net/batman-adv/log.h:40:	BATADV_DBG_BATMAN	= BIT(0),
net/batman-adv/types.h:98:	BATADV_FULL_DUPLEX	= BIT(0),
net/batman-adv/types.h:152:	BATADV_HARDIF_WIFI_WEXT_DIRECT = BIT(0),
net/qrtr/qrtr.c:69:#define QRTR_FLAGS_CONFIRM_RX	BIT(0)
net/mac80211/mesh.h:37:	MESH_PATH_ACTIVE =	BIT(0),
net/mac80211/key.h:35:	KEY_FLAG_UPLOADED_TO_HARDWARE	= BIT(0),
net/mac80211/mlme.c:2012:				sdata->wmm_acm |= BIT(0) | BIT(3); /* BE/EE */
net/mac80211/debugfs_sta.c:386:		PRINT_HT_CAP((htc->cap & BIT(0)), "RX LDPC");
net/mac80211/sta_info.c:751:		return BIT(0) | BIT(3);
net/mac80211/sta_info.c:1459:	if (tids & BIT(0))
net/mac80211/sta_info.h:128:#define AIRTIME_USE_TX		BIT(0)
net/mac80211/ieee80211_i.h:139:	IEEE80211_BSS_CORRUPT_BEACON		= BIT(0),
net/mac80211/ieee80211_i.h:165:#define IEEE80211_TX_NO_SEQNO		BIT(0)
net/mac80211/ieee80211_i.h:214:	IEEE80211_RX_CMNTR		= BIT(0),
net/mac80211/ieee80211_i.h:746:	IEEE80211_SDATA_ALLMULTI		= BIT(0),
net/mac80211/ieee80211_i.h:2107:	IEEE80211_PROBE_FLAG_DIRECTED		= BIT(0),
net/ipv4/fou.c:33:#define FOU_F_REMCSUM_NOPARTIAL BIT(0)
net/bridge/br_private.h:38:	BR_GROUPFWD_STP		= BIT(0),
net/bridge/br_private.h:105:	BR_VLFLAG_PER_PORT_STATS = BIT(0),
net/bridge/br_private.h:200:#define MDB_PG_FLAGS_PERMANENT	BIT(0)
net/nfc/digital_technology.c:70:#define DIGITAL_ISO15693_RES_FLAG_ERROR		BIT(0)
net/nfc/digital_technology.c:669:	if (!(sensb_res->proto_info[1] & BIT(0))) {
net/wireless/nl80211.c:3446:		if ((mumimo_groups[0] & BIT(0)) ||
net/wireless/reg.c:599:	FWDB_FLAG_NO_OFDM	= BIT(0),
net/sched/sch_cake.c:260:	CAKE_FLAG_OVERHEAD	   = BIT(0),
lib/test_bpf.c:52:#define FLAG_NO_DATA		BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:205:#define TXDA_DRV_CMN_MODE_EN		BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:224:#define TXDA_DRV_PREDRV_EN		BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:233:#define TX_FCM_FULL_MARGIN		BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:320:#define CMN_READY			BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:323:#define DP_PLL_ENABLE			BIT(0)
drivers/phy/rockchip/phy-rockchip-typec.c:339:#define MODE_UFP_USB			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:27:#define RK3228_PRE_PLL_REFCLK_SEL_PCLK			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:31:#define RK3228_BYPASS_PLLPD_EN				BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:34:#define RK3228_PDATAEN_DISABLE				BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:41:#define RK3228_POST_PLL_CTRL_MANUAL			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:48:#define RK3228_RXSENSE_DATA_CH0_ENABLE			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:80:#define RK3228_PRE_PLL_LOCK_STATUS			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:92:#define RK3228_POST_PLL_LOCK_STATUS			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:117:#define RK3328_BYPASS_PLLPD_EN				BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:121:#define RK3328_PDATA_EN					BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:132:#define RK3328_INT_AGND_VSS_ESD_DET			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:136:#define RK3328_PRE_PLL_POWER_DOWN			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:169:#define RK3328_PRE_PLL_LOCK_STATUS			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:173:#define RK3328_POST_PLL_POWER_DOWN			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:185:#define RK3328_POST_PLL_LOCK_STATUS			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:192:#define RK3328_TMDS_D0_DRIVER_EN			BIT(0)
drivers/phy/rockchip/phy-rockchip-inno-hdmi.c:220:#define RK3328_TMDS_TERM_RESIST_2000			BIT(0)
drivers/phy/rockchip/phy-rockchip-usb.c:34:#define UOC_CON0_COMMON_ON_N				BIT(0)
drivers/phy/rockchip/phy-rockchip-usb.c:46:#define UOC_CON3_UTMI_SUSPENDN				BIT(0)
drivers/phy/samsung/phy-exynos-mipi-video.c:174:			.resetn_val = BIT(0),
drivers/phy/samsung/phy-exynos-mipi-video.c:183:			.resetn_val = BIT(0),
drivers/phy/samsung/phy-exynos-mipi-video.c:210:			.resetn_val = BIT(0),
drivers/phy/samsung/phy-exynos4210-usb2.c:20:#define EXYNOS_4210_UPHYPWR_PHY0_SUSPEND	BIT(0)
drivers/phy/samsung/phy-exynos4210-usb2.c:66:#define EXYNOS_4210_URSTCON_PHY0		BIT(0)
drivers/phy/samsung/phy-exynos4210-usb2.c:79:#define EXYNOS_4210_USB_ISOL_DEVICE		BIT(0)
drivers/phy/samsung/phy-exynos4210-usb2.c:81:#define EXYNOS_4210_USB_ISOL_HOST		BIT(0)
drivers/phy/samsung/phy-exynos4x12-usb2.c:20:#define EXYNOS_4x12_UPHYPWR_PHY0_SUSPEND	BIT(0)
drivers/phy/samsung/phy-exynos4x12-usb2.c:84:#define EXYNOS_4x12_URSTCON_PHY0		BIT(0)
drivers/phy/samsung/phy-exynos4x12-usb2.c:108:#define EXYNOS_4x12_USB_ISOL_OTG		BIT(0)
drivers/phy/samsung/phy-exynos4x12-usb2.c:110:#define EXYNOS_4x12_USB_ISOL_HSIC0		BIT(0)
drivers/phy/samsung/phy-exynos4x12-usb2.c:112:#define EXYNOS_4x12_USB_ISOL_HSIC1		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:51:#define EXYNOS_5250_HOSTPHYCTRL0_PHYSWRST		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:70:#define EXYNOS_5250_HSICPHYCTRLX_PHYSWRST		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:91:#define EXYNOS_5250_HOSTEHCICTRL_SIMULATIONMODE		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:98:#define EXYNOS_5250_HOSTOHCICTRL_FRAMELENVALEN		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:116:#define EXYNOS_5250_USBOTGSYS_FORCE_SUSPEND		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:120:#define EXYNOS_5250_USB_ISOL_OTG		BIT(0)
drivers/phy/samsung/phy-exynos5250-usb2.c:122:#define EXYNOS_5250_USB_ISOL_HOST		BIT(0)
drivers/phy/samsung/phy-s5pv210-usb2.c:19:#define S5PV210_UPHYPWR_PHY0_SUSPEND	BIT(0)
drivers/phy/samsung/phy-s5pv210-usb2.c:48:#define S5PV210_URSTCON_PHY0		BIT(0)
drivers/phy/samsung/phy-s5pv210-usb2.c:56:#define S5PV210_USB_ISOL_DEVICE		BIT(0)
drivers/phy/samsung/phy-exynos5-usbdrd.c:47:#define PHYUTMI_FORCESLEEP			BIT(0)
drivers/phy/samsung/phy-exynos5-usbdrd.c:87:#define PHYCLKRST_COMMONONN			BIT(0)
drivers/phy/samsung/phy-exynos5-usbdrd.c:96:#define PHYREG0_CR_CAP_ADDR			BIT(0)
drivers/phy/samsung/phy-exynos5-usbdrd.c:100:#define PHYREG1_CR_ACK				BIT(0)
drivers/phy/samsung/phy-exynos5250-sata.c:25:#define EXYNOS5_SATAPHY_PMU_ENABLE	BIT(0)
drivers/phy/samsung/phy-exynos5250-sata.c:27:#define RESET_GLOBAL_RST_N		BIT(0)
drivers/phy/samsung/phy-exynos5250-sata.c:42:#define PHCTRLM_HIGH_SPEED		BIT(0)
drivers/phy/samsung/phy-exynos5250-sata.c:44:#define PHSTATM_PLL_LOCKED		BIT(0)
drivers/phy/ti/phy-dm816x-usb.c:46:#define DM816X_USB_CTRL_PHYSLEEP0	BIT(0)	/* Enable the second phy */
drivers/phy/ti/phy-ti-pipe3.c:67:#define INTERFACE_MODE_PCIE		BIT(0)
drivers/phy/allwinner/phy-sun9i-usb.c:27:#define SUNXI_ULPI_BYPASS_EN		BIT(0)
drivers/phy/allwinner/phy-sun6i-mipi-dphy.c:22:#define SUN6I_DPHY_GCTL_EN			BIT(0)
drivers/phy/allwinner/phy-sun4i-usb.c:49:#define OTGCTL_ROUTE_MUSB		BIT(0)
drivers/phy/allwinner/phy-sun4i-usb.c:54:#define SUNXI_ULPI_BYPASS_EN		BIT(0)
drivers/phy/renesas/phy-rcar-gen3-usb3.c:34:#define CLKSET1_REF_CLK_SEL	BIT(0)	/* 1: USB3S0_CLK_P */
drivers/phy/marvell/phy-berlin-usb.c:29:#define CLK_STABLE		BIT(0)
drivers/phy/marvell/phy-berlin-usb.c:72:#define PHASE_FREEZE_DLY_4_CL	BIT(0)
drivers/phy/marvell/phy-mvebu-sata.c:21:#define  MODE_2_FORCE_PU_TX	BIT(0)
drivers/phy/marvell/phy-pxa-28nm-usb2.c:61:#define PHY_28NM_PLL_PU_PLL			BIT(0)
drivers/phy/marvell/phy-pxa-28nm-usb2.c:129:#define PHY_28NM_CTRL3_OVERWRITE		BIT(0)
drivers/phy/marvell/phy-armada375-usb2.c:22:#define USB2_PHY_CONFIG_DISABLE BIT(0)
drivers/phy/marvell/phy-mvebu-a3700-utmi.c:50:#define   RB_USB2PHY_PU				BIT(0)
drivers/phy/marvell/phy-berlin-sata.c:34:#define REF_FREF_SEL_25		BIT(0)
drivers/phy/ralink/phy-ralink-usb.c:50:#define UDEV_WAKEUP			BIT(0)
drivers/phy/cadence/cdns-dphy.c:30:#define DPHY_CMN_SSM_EN			BIT(0)
drivers/phy/cadence/cdns-dphy.c:43:#define DPHY_CMN_IPDIV_FROM_REG		BIT(0)
drivers/phy/cadence/cdns-dphy.c:49:#define DPHY_PSM_CFG_FROM_REG		BIT(0)
drivers/phy/tegra/phy-tegra194-p2u.c:18:#define P2U_PERIODIC_EQ_CTRL_GEN3_PERIODIC_EQ_EN		BIT(0)
drivers/phy/motorola/phy-cpcap-usb.c:56:#define CPCAP_BIT_DP150KPU		BIT(0)
drivers/phy/motorola/phy-cpcap-usb.c:74:#define CPCAP_BIT_EMUMODE0		BIT(0)
drivers/phy/motorola/phy-cpcap-usb.c:92:#define CPCAP_BIT_ULPI_SPI_SEL		BIT(0)
drivers/phy/motorola/phy-cpcap-usb.c:195:	s->se1 = val & BIT(0);
drivers/phy/motorola/phy-cpcap-usb.c:202:	s->dp = val & BIT(0);
drivers/phy/hisilicon/phy-hix5hd2-sata.c:20:#define PHY_RESET		BIT(0)
drivers/phy/hisilicon/phy-hi3660-usb3.c:20:#define GT_CLK_USB3OTG_REF			BIT(0)
drivers/phy/hisilicon/phy-hi3660-usb3.c:42:#define USBOTG3CTRL2_POWERDOWN_HSP		BIT(0)
drivers/phy/hisilicon/phy-histb-combphy.c:33:#define COMBPHY_CLKREF_OUT_OEN		BIT(0)
drivers/phy/mediatek/phy-mtk-ufs.c:25:#define FRC_RX_SQ_EN                BIT(0)
drivers/phy/mediatek/phy-mtk-xsphy.c:45:#define P2F_USB_FM_VALID	BIT(0)
drivers/phy/mediatek/phy-mtk-tphy.c:105:#define P2C_RG_CHGDT_EN		BIT(0)
drivers/phy/mediatek/phy-mtk-tphy.c:199:#define P2F_USB_FM_VALID	BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb2.c:20:	#define U2P_R0_BYPASS_SEL				BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb2.c:49:	#define U2P_R1_BURN_IN_TEST				BIT(0)
drivers/phy/amlogic/phy-meson8b-usb2.c:19:	#define REG_CONFIG_CLK_EN			BIT(0)
drivers/phy/amlogic/phy-meson8b-usb2.c:26:	#define REG_CTRL_SOFT_PRST			BIT(0)
drivers/phy/amlogic/phy-meson8b-usb2.c:50:	#define REG_ADP_BC_VBUS_VLD_EXT_SEL		BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb3.c:32:	#define USB_R1_U3H_BIGENDIAN_GS				BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb3.c:53:	#define USB_R3_P30_SSC_ENABLE				BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb3.c:62:	#define USB_R4_P21_PORT_RESET_0				BIT(0)
drivers/phy/amlogic/phy-meson-gxl-usb3.c:68:	#define USB_R5_ID_DIG_SYNC				BIT(0)
drivers/phy/amlogic/phy-meson-g12a-usb2.c:67:	#define PHY_CTRL_R14_I_RDP_EN				BIT(0)
drivers/phy/amlogic/phy-meson-g12a-usb2.c:118:	#define PHY_CTRL_R20_USB2_IDDET_EN			BIT(0)
drivers/phy/amlogic/phy-meson-g12a-usb2.c:135:	#define PHY_CTRL_R21_USB2_BGR_FORCE			BIT(0)
drivers/phy/amlogic/phy-meson-g12a-usb3-pcie.c:42:	#define PHY_R4_PHY_CR_WRITE				BIT(0)
drivers/phy/qualcomm/phy-qcom-usb-hs.c:17:# define ULPI_PWR_OTG_COMP_DISABLE	BIT(0)
drivers/phy/qualcomm/phy-qcom-usb-hs.c:21:# define ULPI_MISC_A_VBUSVLDEXT		BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:28:#define SW_RESET				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:30:#define SW_PWRDN				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:33:#define SERDES_START				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:39:#define PCS_READY				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:43:#define SW_DPPHY_RESET				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:52:#define USB3_MODE				BIT(0) /* enables USB3 mode */
drivers/phy/qualcomm/phy-qcom-qmp.c:56:#define ARCVR_DTCT_EN				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:61:#define IRQ_CLEAR				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:64:#define RCVR_DETECT				BIT(0)
drivers/phy/qualcomm/phy-qcom-qmp.c:67:#define CLAMP_EN				BIT(0) /* enables i/o clamp_n */
drivers/phy/qualcomm/phy-qcom-pcie2.c:83:	val &= ~BIT(0);
drivers/phy/qualcomm/phy-qcom-pcie2.c:88:	val |= BIT(0);
drivers/phy/qualcomm/phy-qcom-pcie2.c:95:	val |= BIT(0);
drivers/phy/qualcomm/phy-qcom-pcie2.c:144:	val &= ~BIT(0);
drivers/phy/qualcomm/phy-qcom-pcie2.c:164:				 !(val & BIT(0)), 1000, 10);
drivers/phy/qualcomm/phy-qcom-pcie2.c:178:	val |= BIT(0);
drivers/phy/qualcomm/phy-qcom-apq8064-sata.c:60:#define UNIPHY_PLL_LOCK		BIT(0)
drivers/phy/qualcomm/phy-qcom-apq8064-sata.c:61:#define SATA_PHY_TX_CAL		BIT(0)
drivers/phy/qualcomm/phy-qcom-apq8064-sata.c:62:#define SATA_PHY_RX_CAL		BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:38:#define CORE_READY_STATUS		BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:43:#define POWER_DOWN			BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:49:#define QUSB2PHY_REFCLK_ENABLE		BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:51:#define PHY_CLK_SCHEME_SEL		BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:58:#define DPSE_INTR_EN				BIT(0)
drivers/phy/qualcomm/phy-qcom-qusb2.c:257:	.autoresume_en   = BIT(0),
drivers/phy/qualcomm/phy-qcom-qusb2.c:270:	.autoresume_en	  = BIT(0),
drivers/phy/qualcomm/phy-qcom-ufs-i.h:82:	#define UFS_QCOM_PHY_QUIRK_HIBERN8_EXIT_AFTER_PHY_PWR_COLLAPSE	BIT(0)
drivers/phy/broadcom/phy-brcm-sata.c:117:	AEQ_FRC_EQ_FORCE			= BIT(0),
drivers/phy/broadcom/phy-brcm-sata.c:146:	TXPMD_CONTROL1_TX_SSC_EN_FRC		= BIT(0),
drivers/phy/broadcom/phy-brcm-sata.c:160:	PHY_CTRL_1_RESET			= BIT(0),
drivers/phy/broadcom/phy-bcm-kona-usb2.c:28:#define P1CTL_NON_DRIVING	BIT(0)
drivers/phy/broadcom/phy-bcm-ns2-usbdrd.c:39:#define IDM_RST_BIT		BIT(0)
drivers/phy/broadcom/phy-bcm-ns2-usbdrd.c:43:#define PHY_PLL_LOCK		BIT(0)
drivers/phy/st/phy-spear1310-miphy.c:51:	#define SPEAR1310_PCIE0_CFG_AUX_CLK_EN		BIT(0)
drivers/phy/st/phy-stm32-usbphyc.c:33:#define SWITHOST		BIT(0)
drivers/phy/st/phy-miphy28lp.c:28:#define RST_APPLI_SW		BIT(0)
drivers/phy/st/phy-miphy28lp.c:33:#define RST_PLL_SW		BIT(0)
drivers/phy/st/phy-miphy28lp.c:37:#define PHY_RDY			BIT(0)
drivers/phy/st/phy-miphy28lp.c:50:#define GENSEL_SEL		BIT(0)
drivers/phy/st/phy-miphy28lp.c:101:#define TX_SLEW_CAL_MAN_EN	BIT(0)
drivers/phy/st/phy-miphy28lp.c:116:#define VGA_GAIN		BIT(0)
drivers/phy/st/phy-miphy28lp.c:144:#define EN_ULTRA_LOW_POWER	BIT(0)
drivers/phy/freescale/phy-fsl-imx8mq-usb.c:15:#define PHY_CTRL1_RESET			BIT(0)
drivers/phy/lantiq/phy-lantiq-rcu-usb2.c:23:#define RCU_CFG1_TX_PEE		BIT(0)
drivers/phy/socionext/phy-uniphier-usb3ss.c:28:#define TESTI_WR_EN		BIT(0)
drivers/phy/socionext/phy-uniphier-pcie.c:26:#define TESTI_WR_EN		BIT(0)
drivers/phy/socionext/phy-uniphier-pcie.c:30:#define PCL_PHY_RESET_N		BIT(0)	/* =1:deasssert */
drivers/phy/socionext/phy-uniphier-pcie.c:34:#define SG_USBPCIESEL_PCIE	BIT(0)
drivers/hid/hid-multitouch.c:52:#define MT_QUIRK_NOT_SEEN_MEANS_UP	BIT(0)
drivers/hid/hid-elan.c:38:#define ELAN_HAS_LED		BIT(0)
drivers/hid/i2c-hid/i2c-hid-core.c:48:#define I2C_HID_QUIRK_SET_PWR_WAKEUP_DEV	BIT(0)
drivers/hid/hid-microsoft.c:22:#define MS_HIDINPUT		BIT(0)
drivers/hid/hid-microsoft.c:41:#define ENABLE_WEAK		BIT(0)
drivers/hid/hid-rmi.c:36:#define RMI_DEVICE			BIT(0)
drivers/hid/intel-ish-hid/ishtp-fw-loader.c:75:#define LOADER_XFER_MODE_DIRECT_DMA		BIT(0)
drivers/hid/hid-steam.c:55:#define STEAM_QUIRK_WIRELESS		BIT(0)
drivers/hid/hid-steam.c:955:	input_event(input, EV_KEY, BTN_TR2, !!(b8 & BIT(0)));
drivers/hid/hid-steam.c:967:	input_event(input, EV_KEY, BTN_GEAR_UP, !!(b10 & BIT(0)));
drivers/hid/hid-steam.c:972:	input_event(input, EV_KEY, BTN_DPAD_UP, !!(b9 & BIT(0)));
drivers/hid/hid-sony.c:42:#define VAIO_RDESC_CONSTANT       BIT(0)
drivers/hid/hid-logitech-hidpp.c:56:#define HIDPP_QUIRK_CLASS_WTP			BIT(0)
drivers/hid/hid-logitech-hidpp.c:86:#define HIDPP_CAPABILITY_HIDPP10_BATTERY	BIT(0)
drivers/hid/hid-logitech-hidpp.c:537:#define HIDPP_ENABLE_CONSUMER_REPORT			BIT(0)
drivers/hid/hid-logitech-hidpp.c:1029:#define FLAG_BATTERY_LEVEL_DISABLE_OSD				BIT(0)
drivers/hid/hid-logitech-hidpp.c:1303:	params[0] = enabled ? BIT(0) : 0;
drivers/hid/hid-logitech-hidpp.c:1365:		    (use_hidpp       ? BIT(0) : 0);
drivers/hid/hid-asus.c:50:#define SUPPORT_KBD_BACKLIGHT BIT(0)
drivers/hid/hid-asus.c:69:#define QUIRK_FIX_NOTEBOOK_REPORT	BIT(0)
drivers/hid/hid-bigbenff.c:376:	bigben->led_state = BIT(0);
drivers/iio/proximity/pulsedlight-lidar-lite-v2.c:29:#define LIDAR_REG_STATUS_READY		BIT(0)
drivers/iio/proximity/rfd77402.c:52:#define RFD77402_I2C_ADDR_INCR	BIT(0)
drivers/iio/proximity/as3935.c:31:#define AS3935_AFE_PWR_BIT	BIT(0)
drivers/iio/proximity/as3935.c:40:#define AS3935_NOISE_INT	BIT(0)
drivers/iio/proximity/vl53l0x-i2c.c:27:#define VL_REG_SYSRANGE_MODE_START_STOP			BIT(0)
drivers/iio/proximity/vl53l0x-i2c.c:34:#define VL_REG_RESULT_RANGE_STATUS_COMPLETE		BIT(0)
drivers/iio/temperature/max31856.c:28:#define MAX31856_FAULT_OPEN        BIT(0)
drivers/iio/temperature/mlx90632.c:74:#define   MLX90632_STAT_DATA_RDY	BIT(0) /* Data ready indicator */
drivers/iio/gyro/bmg160_core.c:54:#define BMG160_INT_MAP_1_BIT_NEW_DATA	BIT(0)
drivers/iio/gyro/bmg160_core.c:74:#define BMG160_INT_MOTION_X		BIT(0)
drivers/iio/gyro/bmg160_core.c:82:#define BMG160_ANY_MOTION_BIT_X		BIT(0)
drivers/iio/gyro/mpu3050-core.c:86:#define MPU3050_FIFO_EN_FOOTER		BIT(0)
drivers/iio/gyro/mpu3050-core.c:130:#define MPU3050_INT_RAW_RDY_EN		BIT(0)
drivers/iio/gyro/mpu3050-core.c:138:#define MPU3050_INT_STATUS_RAW_RDY	BIT(0)
drivers/iio/gyro/mpu3050-core.c:147:#define MPU3050_USR_CTRL_GYRO_RST	BIT(0)
drivers/iio/gyro/st_gyro_core.c:128:			.value = BIT(0),
drivers/iio/gyro/st_gyro_core.c:207:			.value = BIT(0),
drivers/iio/gyro/st_gyro_core.c:281:			.value = BIT(0),
drivers/iio/chemical/atlas-ph-sensor.c:41:#define ATLAS_REG_PH_CALIB_STATUS_LOW	BIT(0)
drivers/iio/chemical/atlas-ph-sensor.c:47:#define ATLAS_REG_EC_CALIB_STATUS_DRY		BIT(0)
drivers/iio/chemical/ccs811.c:41:#define CCS811_STATUS_ERROR		BIT(0)
drivers/iio/accel/kxcjk-1013.c:96:#define KXTF9_REG_TILT_BIT_FACE_UP	BIT(0)
drivers/iio/accel/kxcjk-1013.c:103:#define KXCJK1013_REG_INT_SRC1_BIT_TPS	BIT(0)	/* KXTF9 */
drivers/iio/accel/kxcjk-1013.c:112:#define KXCJK1013_REG_INT_SRC2_BIT_ZP	BIT(0)
drivers/iio/accel/adis16209.c:65:#define  ADIS16209_MSC_CTRL_DATA_RDY_DIO2	BIT(0)
drivers/iio/accel/stk8312.c:36:#define STK8312_MODE_ACTIVE		BIT(0)
drivers/iio/accel/mma9551_core.c:39:#define MMA9551_SLEEP_CFG_SNCEN		BIT(0)
drivers/iio/accel/mma7660.c:24:#define MMA7660_REG_MODE_BIT_MODE	BIT(0)
drivers/iio/accel/bmc150-accel-core.c:40:#define BMC150_ACCEL_ANY_MOTION_BIT_X		BIT(0)
drivers/iio/accel/bmc150-accel-core.c:69:#define BMC150_ACCEL_INT_MAP_1_BIT_DATA		BIT(0)
drivers/iio/accel/bmc150-accel-core.c:79:#define BMC150_ACCEL_INT_EN_BIT_SLP_X		BIT(0)
drivers/iio/accel/bmc150-accel-core.c:89:#define BMC150_ACCEL_INT_OUT_CTRL_INT1_LVL	BIT(0)
drivers/iio/accel/bma180.c:72:#define BMA180_DIS_WAKE_UP	BIT(0) /* Disable wake up mode */
drivers/iio/accel/bma180.c:81:#define BMA180_SMP_SKIP		BIT(0)
drivers/iio/accel/bma180.c:109:#define BMA250_INT1_DATA_MASK	BIT(0)
drivers/iio/accel/adxl372.c:117:#define ADXL372_INT1_MAP_DATA_RDY_MSK		BIT(0)
drivers/iio/accel/adxl372.c:216:	{ BIT(0), ADXL372_X_FIFO },
drivers/iio/accel/adxl372.c:219:	{ BIT(0) | BIT(1), ADXL372_XY_FIFO },
drivers/iio/accel/adxl372.c:220:	{ BIT(0) | BIT(2), ADXL372_XZ_FIFO },
drivers/iio/accel/adxl372.c:222:	{ BIT(0) | BIT(1) | BIT(2), ADXL372_XYZ_FIFO },
drivers/iio/accel/adxl372.c:270:	BIT(0), BIT(1), BIT(2),
drivers/iio/accel/adxl372.c:271:	BIT(0) | BIT(1),
drivers/iio/accel/adxl372.c:272:	BIT(0) | BIT(2),
drivers/iio/accel/adxl372.c:274:	BIT(0) | BIT(1) | BIT(2),
drivers/iio/accel/sca3000.c:35:#define   SCA3000_SPI_FRAME_ERROR			BIT(0)
drivers/iio/accel/sca3000.c:78:#define SCA3000_INT_STATUS_Z_TRIGGER			BIT(0)
drivers/iio/accel/sca3000.c:108:#define SCA3000_MD_CTRL_OR_Y				BIT(0)
drivers/iio/accel/adis16201.c:63:#define  ADIS16201_MSC_CTRL_DATA_RDY_DIO1		BIT(0)
drivers/iio/accel/adxl372_spi.c:20:	.read_flag_mask = BIT(0),
drivers/iio/accel/st_accel_core.c:175:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:257:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:347:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:562:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:694:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:775:			.value = BIT(0),
drivers/iio/accel/st_accel_core.c:903:			.value = BIT(0),
drivers/iio/accel/mma7455_core.c:32:#define  MMA7455_STATUS_DRDY		BIT(0)
drivers/iio/accel/mma8452.c:37:#define  MMA8452_STATUS_DRDY			(BIT(2) | BIT(1) | BIT(0))
drivers/iio/accel/mma8452.c:64:#define  MMA8452_TRANSIENT_CFG_HPF_BYP		BIT(0)
drivers/iio/accel/mma8452.c:75:#define  MMA8452_CTRL_ACTIVE			BIT(0)
drivers/iio/accel/mma8452.c:91:#define  MMA8452_INT_DRDY			BIT(0)
drivers/iio/light/us5182d.c:27:#define US5182D_CFG0_WORD_ENABLE			BIT(0)
drivers/iio/light/rpr0521.c:48:#define RPR0521_INTERRUPT_INT_TRIG_PS_MASK	BIT(0)
drivers/iio/light/rpr0521.c:60:#define RPR0521_INTERRUPT_INT_TRIG_PS_ENABLE	BIT(0)
drivers/iio/light/si1145.c:93:#define SI1145_CHLIST_EN_PS1		BIT(0)
drivers/iio/light/si1145.c:130:#define SI1145_INT_CFG_OE		BIT(0) /* enable interrupt */
drivers/iio/light/si1145.c:134:#define SI1145_MASK_ALL_IE		(BIT(4) | BIT(3) | BIT(2) | BIT(0))
drivers/iio/light/st_uvis25_core.c:29:#define ST_UVIS25_REG_ODR_MASK		BIT(0)
drivers/iio/light/st_uvis25_core.c:36:#define ST_UVIS25_REG_UV_DA_MASK	BIT(0)
drivers/iio/light/vl6180.c:57:#define VL6180_STARTSTOP BIT(0) /* start measurement, auto-reset */
drivers/iio/light/vl6180.c:66:#define VL6180_CLEAR_RANGE BIT(0)
drivers/iio/light/vl6180.c:69:#define VL6180_HOLD_ON BIT(0)
drivers/iio/light/veml6070.c:29:#define VEML6070_COMMAND_SD	BIT(0) /* shutdown mode when set */
drivers/iio/light/stk3310.c:34:#define STK3310_STATE_EN_PS			BIT(0)
drivers/iio/light/tcs3414.c:41:#define TCS3414_CONTROL_POWER BIT(0)
drivers/iio/light/vcnl4035.c:38:#define VCNL4035_MODE_ALS_MASK		BIT(0)
drivers/iio/light/vcnl4035.c:47:#define VCNL4035_MODE_ALS_ENABLE	BIT(0)
drivers/iio/light/cm3323.c:27:#define CM3323_CONF_SD_BIT	BIT(0) /* sensor disable */
drivers/iio/light/pa12203001.c:35:#define PA12203001_ALS_EN_MASK		BIT(0)
drivers/iio/light/ltr501.c:55:#define LTR501_STATUS_PS_RDY BIT(0)
drivers/iio/light/ltr501.c:1193:		.als_mode_active = BIT(0) | BIT(1),
drivers/iio/light/ltr501.c:1219:		.als_mode_active = BIT(0) | BIT(1),
drivers/iio/light/tcs3472.c:52:#define TCS3472_STATUS_AVALID BIT(0)
drivers/iio/light/tcs3472.c:55:#define TCS3472_ENABLE_PON BIT(0)
drivers/iio/light/tcs3472.c:56:#define TCS3472_CONTROL_AGAIN_MASK (BIT(0) | BIT(1))
drivers/iio/light/cm3232.c:22:#define CM3232_CMD_ALS_DISABLE		BIT(0)
drivers/iio/light/si1133.c:624:	err = si1133_set_chlist(data, BIT(0));
drivers/iio/light/isl29028.c:30:#define ISL29028_CONF_ALS_IR_MODE_IR		BIT(0)
drivers/iio/light/isl29028.c:31:#define ISL29028_CONF_ALS_IR_MODE_MASK		BIT(0)
drivers/iio/light/apds9960.c:970:			BIT(0) << APDS9960_REG_GCONF_1_GFIFO_THRES_MASK_SHIFT);
drivers/iio/magnetometer/mag3110.c:35:#define MAG3110_STATUS_DRDY (BIT(2) | BIT(1) | BIT(0))
drivers/iio/magnetometer/mag3110.c:44:#define MAG3110_CTRL_AC BIT(0) /* continuous measurements */
drivers/iio/magnetometer/ak8974.c:123:#define AK8974_CTRL1_MODE2	BIT(0) /* 0 */
drivers/iio/magnetometer/bmc150_magn.c:52:#define BMC150_MAGN_MASK_POWER_CTL		BIT(0)
drivers/iio/magnetometer/bmc150_magn.c:74:#define BMC150_MAGN_MASK_DRDY_INT3_POLARITY	BIT(0)
drivers/iio/magnetometer/rm3100-core.c:40:#define		RM3100_CMM_START	BIT(0)
drivers/iio/magnetometer/rm3100-core.c:482:	case BIT(0) | BIT(1) | BIT(2):
drivers/iio/magnetometer/rm3100-core.c:491:	case BIT(0) | BIT(1):
drivers/iio/magnetometer/rm3100-core.c:505:	case BIT(0) | BIT(2):
drivers/iio/magnetometer/mmc35240.c:39:#define MMC35240_STATUS_MEAS_DONE_BIT	BIT(0)
drivers/iio/magnetometer/mmc35240.c:45:#define MMC35240_CTRL0_TM_BIT		BIT(0)
drivers/iio/magnetometer/mmc35240.c:48:#define MMC35240_CTRL1_BW0_BIT		BIT(0)
drivers/iio/frequency/adf4350.c:105:		st->regs[reg] = writeval & ~(BIT(0) | BIT(1) | BIT(2));
drivers/iio/frequency/adf4371.c:33:#define ADF4371_FRAC1WORD_MSK		BIT(0)
drivers/iio/humidity/si7005.c:26:#define SI7005_STATUS_NRDY BIT(0)
drivers/iio/humidity/si7005.c:28:#define SI7005_CONFIG_START BIT(0)
drivers/iio/humidity/hts221_buffer.c:36:#define HTS221_TEMP_DRDY_MASK		BIT(0)
drivers/iio/imu/st_lsm6dsx/st_lsm6dsx_core.c:63:#define ST_LSM6DSX_REG_RESET_MASK		BIT(0)
drivers/iio/imu/kmx61.c:70:#define KMX61_ACC_STBY_BIT	BIT(0)
drivers/iio/imu/kmx61.c:78:#define KMX61_REG_INS2_BIT_ZP		BIT(0)
drivers/iio/imu/kmx61.c:92:#define KMX61_REG_INC1_BIT_WUFS		BIT(0)
drivers/iio/imu/adis.c:26:#define ADIS_MSC_CTRL_DATA_RDY_DIO2	BIT(0)
drivers/iio/imu/bmi160/bmi160_core.c:75:#define BMI160_EDGE_TRIGGERED		BIT(0)
drivers/iio/imu/adis16400.c:143:#define ADIS16334_RATE_INT_CLK BIT(0)
drivers/iio/imu/adis16400.c:149:#define ADIS16400_HAS_PROD_ID		BIT(0)
drivers/iio/potentiometer/mcp41010.c:32:#define MCP41010_WIPER_CHANNEL	BIT(0)
drivers/iio/adc/stm32-adc-core.c:37:#define HAS_VBOOSTER		BIT(0)
drivers/iio/adc/stm32-dfsdm.h:110:#define DFSDM_CR1_DFEN_MASK	BIT(0)
drivers/iio/adc/stm32-dfsdm.h:142:#define DFSDM_CR2_JEOCIE_MASK	BIT(0)
drivers/iio/adc/stm32-dfsdm.h:162:#define DFSDM_ISR_JEOCF_MASK	BIT(0)
drivers/iio/adc/berlin2-adc.c:60:#define  BERLIN2_SM_TSEN_STATUS_DATA_RDY	BIT(0)
drivers/iio/adc/cc10001_adc.c:31:#define CC10001_ADC_EOC_SET		BIT(0)
drivers/iio/adc/cc10001_adc.c:35:#define CC10001_ADC_POWER_DOWN_SET	BIT(0)
drivers/iio/adc/axp20x_adc.c:27:#define AXP22X_ADC_EN1_MASK			(GENMASK(7, 5) | BIT(0))
drivers/iio/adc/axp20x_adc.c:29:#define AXP20X_GPIO10_IN_RANGE_GPIO0		BIT(0)
drivers/iio/adc/axp20x_adc.c:31:#define AXP20X_GPIO10_IN_RANGE_GPIO0_VAL(x)	((x) & BIT(0))
drivers/iio/adc/axp20x_adc.c:32:#define AXP20X_GPIO10_IN_RANGE_GPIO1_VAL(x)	(((x) & BIT(0)) << 1)
drivers/iio/adc/twl6030-gpadc.c:58:#define TWL6030_GPADCR				BIT(0)
drivers/iio/adc/rockchip_saradc.c:23:#define SARADC_STAS_BUSY		BIT(0)
drivers/iio/adc/stm32-adc-core.h:72:#define STM32F4_ADON			BIT(0)
drivers/iio/adc/stm32-adc-core.h:107:#define STM32H7_ADRDY			BIT(0)
drivers/iio/adc/stm32-adc-core.h:128:#define STM32H7_ADEN			BIT(0)
drivers/iio/adc/stmpe-adc.c:31:#define STMPE_TEMP_CTRL_ENABLE		BIT(0)
drivers/iio/adc/ina2xx-adc.c:93:#define INA219_OVF		BIT(0)
drivers/iio/adc/qcom-spmi-iadc.c:34:#define IADC_STATUS1_EOC			BIT(0)
drivers/iio/adc/qcom-spmi-iadc.c:40:#define IADC_TRIM_EN				BIT(0)
drivers/iio/adc/rcar-gyroadc.c:35:#define RCAR_GYROADC_START_STOP_START		BIT(0)
drivers/iio/adc/rcar-gyroadc.c:50:#define RCAR_GYROADC_INTR_INT			BIT(0)
drivers/iio/adc/rcar-gyroadc.c:53:#define RCAR_GYROADC_INTENR_INTEN		BIT(0)
drivers/iio/adc/bcm_iproc_adc.c:40:#define IPROC_ADC_AUXIN_SCAN_ENA	BIT(0)
drivers/iio/adc/aspeed_adc.c:37:#define ASPEED_ENGINE_ENABLE		BIT(0)
drivers/iio/adc/xilinx-xadc-core.c:103:#define XADC_FLAGS_BUFFERED BIT(0)
drivers/iio/adc/xilinx-xadc.h:181:#define XADC_ALARM_TEMP_MASK		BIT(0)
drivers/iio/adc/max1027.c:32:#define MAX1027_TEMP      BIT(0)
drivers/iio/adc/sc27xx_adc.c:31:#define SC27XX_ADC_EN			BIT(0)
drivers/iio/adc/sc27xx_adc.c:43:#define SC27XX_ADC_IRQ_EN		BIT(0)
drivers/iio/adc/sc27xx_adc.c:46:#define SC27XX_ADC_IRQ_CLR		BIT(0)
drivers/iio/adc/sc27xx_adc.c:49:#define SC27XX_ADC_IRQ_RAW		BIT(0)
drivers/iio/adc/spear_adc.c:31:#define SPEAR_ADC_STATUS_START_CONVERSION	BIT(0)
drivers/iio/adc/imx7d_adc.c:66:#define IMX7D_REG_ADC_ADC_CFG_ADC_EN				BIT(0)
drivers/iio/adc/cpcap-adc.c:45:#define CPCAP_BIT_ADEN			BIT(0)	/* Currently unused */
drivers/iio/adc/cpcap-adc.c:67:#define CPCAP_BIT_TS_M0			BIT(0)	/* Currently unused */
drivers/iio/adc/mt6577_auxadc.c:23:#define MT6577_AUXADC_STA                     BIT(0)
drivers/iio/adc/ad7298.c:34:#define AD7298_PDD	BIT(0) /* partial power down enable */
drivers/iio/adc/qcom-spmi-adc5.c:27:#define ADC5_USR_STATUS1_EOC			BIT(0)
drivers/iio/adc/qcom-spmi-adc5.c:35:#define ADC5_USR_IBAT_MEAS_SUPPORTED		BIT(0)
drivers/iio/adc/meson_saradc.c:45:	#define MESON_SAR_ADC_REG0_SAMPLE_ENGINE_ENABLE		BIT(0)
drivers/iio/adc/meson_saradc.c:103:	#define MESON_SAR_ADC_AUX_SW_XM_DRIVE_SW		BIT(0)
drivers/iio/adc/meson_saradc.c:121:	#define MESON_SAR_ADC_CHAN_10_SW_CHAN0_XM_DRIVE_SW	BIT(0)
drivers/iio/adc/meson_saradc.c:140:	#define MESON_SAR_ADC_DETECT_IDLE_SW_IDLE_XM_DRIVE_SW	BIT(0)
drivers/iio/adc/ad7793.c:136:#define AD7793_FLAG_HAS_CLKSEL		BIT(0)
drivers/iio/adc/ad7291.c:55:#define AD7291_AUTOCYCLE		BIT(0)
drivers/iio/adc/ad7291.c:73:#define AD7291_T_LOW			BIT(0)
drivers/iio/adc/ad799x.c:58:#define AD7998_BUSY_ALERT_POL			BIT(0)
drivers/iio/adc/qcom-spmi-vadc.c:38:#define VADC_STATUS1_EOC			BIT(0)
drivers/iio/adc/qcom-spmi-vadc.c:45:#define VADC_ADC_TRIM_EN			BIT(0)
drivers/iio/adc/ad7923.c:28:#define AD7923_CODING		BIT(0)		/* coding is straight binary */
drivers/iio/adc/at91-sama5d2_adc.c:32:#define	AT91_SAMA5D2_CR_SWRST		BIT(0)
drivers/iio/adc/mxs-lradc-adc.c:177:	writel(BIT(0), adc->base + LRADC_CTRL0 + STMP_OFFSET_REG_SET);
drivers/iio/adc/qcom-pm8xxx-xoadc.c:37:#define ADC_ARB_BTM_CNTRL1_EN_BTM		BIT(0)
drivers/iio/adc/qcom-pm8xxx-xoadc.c:61:#define ADC_ARB_USRP_CNTRL_EN_ARB		BIT(0)
drivers/iio/adc/qcom-pm8xxx-xoadc.c:76:#define ADC_ARB_USRP_AMUX_CNTRL_RSV0		BIT(0)
drivers/iio/adc/qcom-pm8xxx-xoadc.c:94:#define ADC_ARB_USRP_DIG_PARAM_SEL_SHIFT0	BIT(0)
drivers/iio/adc/qcom-pm8xxx-xoadc.c:110:#define ADC_ARB_USRP_RSV_RST			BIT(0)
drivers/iio/pressure/zpa2326_i2c.c:33:#define ZPA2326_SA0(_addr)          (_addr & BIT(0))
drivers/iio/pressure/t5403.c:26:#define T5403_SCO BIT(0) /* start conversion */
drivers/iio/pressure/st_pressure_core.c:302:			.value = BIT(0),
drivers/iio/pressure/st_pressure_core.c:352:			.value = BIT(0),
drivers/iio/pressure/st_pressure_core.c:419:			.value = BIT(0),
drivers/iio/pressure/st_pressure_core.c:488:			.value = BIT(0),
drivers/iio/pressure/st_pressure_core.c:557:			.value = BIT(0),
drivers/iio/pressure/zpa2326.h:21:#define ZPA2326_CTRL_REG0_ONE_SHOT        BIT(0)
drivers/iio/pressure/bmp280.h:42:#define BMP280_OSRS_HUMIDITY_MASK	(BIT(2) | BIT(1) | BIT(0))
drivers/iio/pressure/bmp280.h:69:#define BMP280_MODE_MASK		(BIT(1) | BIT(0))
drivers/iio/pressure/bmp280.h:71:#define BMP280_MODE_FORCED		BIT(0)
drivers/iio/pressure/bmp280.h:72:#define BMP280_MODE_NORMAL		(BIT(1) | BIT(0))
drivers/iio/pressure/dps310.c:43:#define   DPS310_PRS_EN		BIT(0)
drivers/iio/pressure/mpl3115.c:35:#define MPL3115_CTRL_ACTIVE BIT(0) /* continuous measurement */
drivers/iio/dac/ad5791.c:55:#define AD5791_SWCTRL_LDAC		BIT(0)
drivers/iio/dac/stm32-dac-core.h:22:#define STM32_DAC_CR_EN1		BIT(0)
drivers/iio/dac/ad5064.c:48:#define AD5064_CONFIG_INT_VREF_ENABLE		BIT(0)
drivers/iio/dac/ad5360.c:40:#define AD5360_SF_CTRL_PWR_DOWN			BIT(0)
drivers/iio/dac/ti-dac5571.c:59:#define DAC5571_POWERDOWN_FLAG		BIT(0)
drivers/iio/health/afe440x.h:58:#define AFE440X_CONTROL0_REG_READ	BIT(0)
drivers/iio/health/afe440x.h:69:#define AFE440X_CONTROL2_PDN_AFE	BIT(0)
drivers/iio/health/max30102.c:44:#define MAX30102_REG_INT_STATUS_PWR_RDY		BIT(0)
drivers/iio/health/max30102.c:67:#define MAX30102_REG_FIFO_CONFIG_AFULL		BIT(0)
drivers/iio/health/max30102.c:87:#define MAX30102_REG_SPO2_CONFIG_ADC_4096_STEPS	BIT(0)
drivers/iio/health/max30102.c:95:#define MAX30102_REG_TEMP_CONFIG_TEMP_EN	BIT(0)
drivers/iio/health/max30100.c:29:#define MAX30100_REG_INT_STATUS_PWR_RDY		BIT(0)
drivers/iio/health/max30100.c:35:#define MAX30100_REG_INT_ENABLE_SPO2_EN		BIT(0)
drivers/iio/health/max30100.c:49:#define MAX30100_REG_MODE_CONFIG_MODE_SPO2_EN	BIT(0)
drivers/gnss/core.c:23:#define GNSS_FLAG_HAS_WRITE_RAW		BIT(0)
drivers/misc/mei/hw-txe-regs.h:51:#  define SEC_IPC_INPUT_STATUS_RDY    BIT(0)
drivers/misc/mei/hw-txe-regs.h:55:#define   SEC_IPC_HOST_INT_STATUS_OUT_DB             BIT(0)
drivers/misc/mei/hw-txe-regs.h:71:#  define SEC_IPC_HOST_INT_MASK_OUT_DB	BIT(0) /* Output Doorbell Int Mask */
drivers/misc/mei/hw-txe-regs.h:84:#  define SATT2_CTRL_VALID_MSK            BIT(0)
drivers/misc/mei/hw-txe-regs.h:105:#define   IPC_HHIER_SEC	BIT(0)
drivers/misc/mei/hw-txe-regs.h:115:#define   IPC_HHIMR_SEC       BIT(0)
drivers/misc/mei/hw-txe-regs.h:129:#define   HICR_SEC_IPC_READINESS_HOST_RDY  BIT(0)
drivers/misc/mei/hw-txe-regs.h:142:#define   HICR_HOST_ALIVENESS_RESP_ACK    BIT(0)
drivers/misc/mei/hw-txe-regs.h:161:#define   HISR_INT_0_STS      BIT(0)
drivers/misc/mei/hw-txe-regs.h:174:#define   HIER_INT_0_EN      BIT(0)
drivers/misc/mei/hw-txe-regs.h:199:#define   SICR_HOST_ALIVENESS_REQ_REQUESTED    BIT(0)
drivers/misc/mei/hw-txe-regs.h:212:#define SICR_HOST_IPC_READINESS_HOST_RDY  BIT(0)
drivers/misc/mei/hw-txe-regs.h:227:#  define SEC_IPC_OUTPUT_STATUS_RDY BIT(0)
drivers/misc/mei/mei_dev.h:101:	MEI_CL_IO_TX_BLOCKING = BIT(0),
drivers/misc/mei/hw.h:276:	MEI_HBM_ENUM_F_ALLOW_ADD = BIT(0),
drivers/misc/mei/pci-me.c:175:	err = pcim_iomap_regions(pdev, BIT(0), KBUILD_MODNAME);
drivers/misc/pci_endpoint_test.c:37:#define COMMAND_RAISE_LEGACY_IRQ		BIT(0)
drivers/misc/pci_endpoint_test.c:45:#define STATUS_READ_SUCCESS			BIT(0)
drivers/misc/mic/scif/scif_dma.c:464:#define SCIF_DMA_POLL BIT(0)
drivers/soc/rockchip/pm_domains.c:748:	[RK3128_PD_CORE]	= DOMAIN_RK3288(BIT(0), BIT(0), BIT(4), false),
drivers/soc/rockchip/pm_domains.c:764:	[RK3228_PD_CORE]	= DOMAIN_RK3036(BIT(0),  BIT(0),  BIT(16), true),
drivers/soc/rockchip/pm_domains.c:785:	[RK3328_PD_CORE]	= DOMAIN_RK3328(0, BIT(0), BIT(0), false),
drivers/soc/rockchip/pm_domains.c:824:	[RK3399_PD_GPU]		= DOMAIN_RK3399(BIT(15), BIT(15), BIT(0),  false),
drivers/soc/ti/knav_qmss.h:20:#define PDSP_CTRL_SOFT_RESET	BIT(0)
drivers/soc/ti/knav_qmss.h:343:#define RANGE_RESERVED		BIT(0)
drivers/soc/renesas/rcar-sysc.h:16:#define PD_CPU		BIT(0)	/* Area contains main CPU core */
drivers/soc/bcm/bcm2835-power.c:34:#define PM_CAM0_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:39:#define PM_CAM1_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:43:#define PM_CCP2TX_CTRLEN		BIT(0)
drivers/soc/bcm/bcm2835-power.c:48:#define PM_DSI0_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:53:#define PM_DSI1_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:58:#define PM_HDMI_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:64:#define PM_USB_CTRLEN			BIT(0)
drivers/soc/bcm/bcm2835-power.c:92:#define PM_POWUP			BIT(0)
drivers/soc/bcm/bcm2835-power.c:122:#define ASB_REQ_STOP                    BIT(0)
drivers/soc/tegra/fuse/fuse-tegra30.c:31:#define FUSE_HAS_REVISION_INFO	BIT(0)
drivers/soc/tegra/pmc.c:62:#define  DPD_SAMPLE_ENABLE		BIT(0)
drivers/soc/tegra/pmc.c:138:#define  WAKE_AOWAKE_CTRL_INTR_POLARITY BIT(0)
drivers/soc/mediatek/mtk-cmdq-helper.c:13:#define CMDQ_WRITE_ENABLE_MASK	BIT(0)
drivers/soc/mediatek/mtk-cmdq-helper.c:14:#define CMDQ_EOC_IRQ_EN		BIT(0)
drivers/soc/mediatek/mtk-scpsys.c:26:#define MTK_SCPD_ACTIVE_WAKEUP		BIT(0)
drivers/soc/mediatek/mtk-scpsys.c:54:#define PWR_RST_B_BIT			BIT(0)
drivers/soc/mediatek/mtk-pmic-wrap.c:66:#define PWRAP_SLV_CAP_SPI	BIT(0)
drivers/soc/mediatek/mtk-pmic-wrap.c:72:#define PWRAP_CAP_BRIDGE	BIT(0)
drivers/soc/qcom/qcom-geni-se.c:139:#define CFG_AHB_CLK_CGC_ON		BIT(0)
drivers/soc/qcom/qcom-geni-se.c:151:#define DMA_RX_EVENT_EN			BIT(0)
drivers/soc/qcom/qcom-geni-se.c:157:#define DMA_RX_IRQ_EN			BIT(0)
drivers/soc/qcom/qcom-geni-se.c:163:#define DMA_RX_CLK_CGC_ON		BIT(0)
drivers/soc/qcom/qcom-geni-se.c:365:#define PACKING_STOP_BIT BIT(0)
drivers/soc/qcom/qcom-geni-se.c:612:#define GENI_SE_DMA_DONE_EN BIT(0)
drivers/soc/qcom/qcom-geni-se.c:615:#define GENI_SE_DMA_EOT_BUF BIT(0)
drivers/soc/qcom/spm.c:30:#define SPM_CTL_EN		BIT(0)
drivers/soc/qcom/llcc-slice.c:20:#define ACTIVATE                      BIT(0)
drivers/soc/qcom/llcc-slice.c:22:#define ACT_CTRL_OPCODE_ACTIVATE      BIT(0)
drivers/soc/qcom/llcc-slice.c:24:#define ACT_CTRL_ACT_TRIG             BIT(0)
drivers/soc/gemini/soc-gemini.c:24:#define GEMINI_ARB1_DMAC_HIGH_PRIO		BIT(0)
drivers/soc/aspeed/aspeed-lpc-snoop.c:32:#define HICR5_EN_SNP0W		BIT(0)
drivers/soc/aspeed/aspeed-lpc-snoop.c:38:#define HICR6_STR_SNP0W		BIT(0)
drivers/soc/xilinx/zynqmp_pm_domains.c:24:#define ZYNQMP_PM_DOMAIN_REQUESTED	BIT(0)
drivers/soc/imx/gpc.c:36:#define GPU_VPU_PDN_REQ		BIT(0)
drivers/soc/imx/gpc.c:40:#define PGC_DOMAIN_FLAG_NO_PD		BIT(0)
drivers/soc/imx/gpcv2.c:51:#define IMX7_MIPI_PHY_SW_Pxx_REQ		BIT(0)
drivers/soc/imx/gpcv2.c:65:#define IMX8M_MIPI_SW_Pxx_REQ			BIT(0)
drivers/soc/imx/gpcv2.c:100:#define GPC_PGC_CTRL_PCR		BIT(0)
drivers/ata/sata_rcar.c:43:#define ATAPI_CONTROL1_START		BIT(0)
drivers/ata/sata_rcar.c:52:#define ATAPI_STATUS_ACT		BIT(0)
drivers/ata/sata_rcar.c:61:#define ATAPI_INT_ENABLE_ACT		BIT(0)
drivers/ata/sata_rcar.c:77:#define SATAPHYACCEN_PHYLANE		BIT(0)
drivers/ata/sata_rcar.c:81:#define SATAPHYRESET_PHYSRES		BIT(0)
drivers/ata/sata_rcar.c:84:#define SATAPHYACK_PHYACK		BIT(0)
drivers/ata/sata_rcar.c:101:#define SATAINTSTAT_ATA			BIT(0)
drivers/ata/sata_rcar.c:107:#define SATAINTMASK_ATAMSK		BIT(0)
drivers/ata/sata_rcar.c:121:#define SATA_RCAR_DTEND			BIT(0)
drivers/ata/pata_ftide010.c:81:#define FTIDE010_CLK_MOD_DEV0_CLK_SEL	BIT(0)
drivers/ata/ahci_tegra.c:28:#define SATA_CONFIGURATION_0_EN_FPCI			BIT(0)
drivers/ata/ahci_tegra.c:34:#define T_SATA0_CFG_1_IO_SPACE				BIT(0)
drivers/ata/ahci_tegra.c:203:	writel(BIT(0), tegra->sata_regs + SCFG_OFFSET + T_SATA0_INDEX);
drivers/ata/ahci_imx.c:62:	IMX8QM_PHY_APB_RSTN_0			= BIT(0),
drivers/ata/ahci_imx.c:70:	IMX8QM_MISC_IOB_RXENA			= BIT(0),
drivers/ata/ahci_da850.c:35:	val &= ~BIT(0);
drivers/ata/ahci_brcm.c:39:  #define SATA_TOP_CTRL_2_SW_RST_MDIOREG		BIT(0)
drivers/ata/ahci_brcm.c:79:	BRCM_AHCI_QUIRK_SKIP_PHY_ENABLE	= BIT(0),
drivers/ata/sata_gemini.c:98:#define GEMINI_SATA_STATUS_PHY_READY		BIT(0)
drivers/ata/sata_gemini.c:109:#define GEMINI_SATA_CTRL_EN			BIT(0)
drivers/bus/hisi_lpc.c:46:#define LPC_REG_STARTUP_SIGNAL_START	BIT(0)
drivers/bus/hisi_lpc.c:48:#define LPC_REG_OP_STATUS_IDLE		BIT(0)
drivers/bus/hisi_lpc.c:52:#define LPC_REG_CMD_OP			BIT(0) /* 0: read, 1: write */
drivers/bus/mvebu-mbus.c:72:#define   WIN_CTRL_ENABLE       BIT(0)
drivers/bus/mvebu-mbus.c:97:#define  DDR_SIZE_ENABLED       BIT(0)
drivers/bus/qcom-ebi2.c:28:#define EBI2_CS0_ENABLE_MASK BIT(0)|BIT(1)
drivers/bus/uniphier-system-bus.c:16:#define    UNIPHIER_SBC_BASE_BE		BIT(0)	/* bank_enable */
drivers/bus/sunxi-rsb.c:70:#define RSB_CTRL_SOFT_RST		BIT(0)
drivers/bus/sunxi-rsb.c:83:#define RSB_INTS_TRANS_OVER		BIT(0)
drivers/bus/sunxi-rsb.c:91:#define RSB_LCR_SDA_CTL_EN		BIT(0)
drivers/bus/imx-weim.c:43:	.wcr_bcm	= BIT(0),
drivers/bus/omap_l3_noc.c:137:		 (m_req_info & BIT(0)) ? "Opcode Fetch" : "Data Access",
drivers/ntb/ntb_transport.c:247:	DESC_DONE_FLAG = BIT(0),
drivers/ntb/hw/intel/ntb_hw_intel.h:77:#define NTB_CTL_CFG_LOCK		BIT(0)
drivers/ntb/hw/amd/ntb_hw_amd.h:121:	AMD_SIDE_MASK		= BIT(0),
drivers/ntb/hw/amd/ntb_hw_amd.h:144:	AMD_PEER_FLUSH_EVENT	= BIT(0),
drivers/pci/pci-bridge-emul.c:147:		.rw = GENMASK(31, 11) | BIT(0),
drivers/pci/pci-acpi.c:428:	HPX_TYPE_ENDPOINT	= BIT(0),
drivers/pci/pci-acpi.c:461:	HPX_FN_NORMAL		= BIT(0),
drivers/pci/controller/pci-mvebu.c:62:#define  PCIE_STAT_LINK_DOWN		BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:38:#define APPL_PINMUX_PEX_RST			BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:55:#define APPL_INTR_EN_L0_0_LINK_STATE_INT_EN	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:63:#define APPL_INTR_STATUS_L0_LINK_STATE_INT	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:101:#define APPL_INTR_EN_L1_18_CDM_REG_CHK_LOGIC_ERR	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:106:#define APPL_INTR_STATUS_L1_18_CDM_REG_CHK_LOGIC_ERR	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:118:#define APPL_LINK_STATUS_RDLH_LINK_UP		BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:128:#define APPL_PM_XMT_TURNOFF_STATE		BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:148:#define APPL_CFG_SLCG_OVERRIDE_SLCG_EN_MASTER	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:151:#define APPL_CAR_RESET_OVRD_CYA_OVERRIDE_CORE_RST_N	BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:153:#define IO_BASE_IO_DECODE				BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:156:#define CFG_PREF_MEM_LIMIT_BASE_MEM_DECODE		BIT(0)
drivers/pci/controller/dwc/pcie-tegra194.c:198:#define GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL	BIT(0)
drivers/pci/controller/dwc/pcie-artpec6.c:70:#define  PCIECFG_MACRO_ENABLE		BIT(0)
drivers/pci/controller/dwc/pcie-artpec6.c:86:#define  PHY_COSPLLLOCK			BIT(0)
drivers/pci/controller/dwc/pcie-artpec6.c:89:#define  PHY_TX_ASIC_OUT_TX_ACK		BIT(0)
drivers/pci/controller/dwc/pcie-artpec6.c:92:#define  PHY_RX_ASIC_OUT_ACK		BIT(0)
drivers/pci/controller/dwc/pci-dra7xx.c:38:#define	ERR_SYS						BIT(0)
drivers/pci/controller/dwc/pci-dra7xx.c:57:#define	INTA						BIT(0)
drivers/pci/controller/dwc/pci-dra7xx.c:82:#define MSI_REQ_GRANT					BIT(0)
drivers/pci/controller/dwc/pci-dra7xx.c:87:#define PCIE_B0_B1_TSYNCEN				BIT(0)
drivers/pci/controller/dwc/pci-exynos.c:32:#define IRQ_INTA_ASSERT			BIT(0)
drivers/pci/controller/dwc/pci-exynos.c:44:#define PCIE_CORE_RESET_ENABLE		BIT(0)
drivers/pci/controller/dwc/pcie-qcom.c:59:#define PCIE20_ELBI_SYS_CTRL_LT_ENABLE		BIT(0)
drivers/pci/controller/dwc/pcie-qcom.c:65:#define CFG_BRIDGE_SB_INIT			BIT(0)
drivers/pci/controller/dwc/pcie-qcom.c:319:	val &= ~BIT(0);
drivers/pci/controller/dwc/pcie-qcom.c:588:	val &= ~BIT(0);
drivers/pci/controller/dwc/pcie-qcom.c:869:	val &= ~BIT(0);
drivers/pci/controller/dwc/pcie-qcom.c:1028:	val &= ~BIT(0);
drivers/pci/controller/dwc/pci-meson.c:38:#define PCI_IO_EN			BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:39:#define LTSSM_EN_VAL		        BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:52:#define OB_ENABLEN			BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:59:#define INT_ENABLE			BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:72:#define INTx_EN				BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:82:#define ERR_SYS				BIT(0)	/* System error */
drivers/pci/controller/dwc/pci-keystone.c:101:#define KS_PCIE_SYSCLOCKOUTEN		BIT(0)
drivers/pci/controller/dwc/pci-keystone.c:268:	if (BIT(0) & pending) {
drivers/pci/controller/dwc/pcie-uniphier.c:31:#define PCL_PERST_OUT_REGVAL		BIT(0)
drivers/pci/controller/dwc/pcie-uniphier.c:37:#define PCL_APP_LTSSM_ENABLE		BIT(0)
drivers/pci/controller/dwc/pcie-uniphier.c:58:#define PCL_XMLH_LINK_UP		BIT(0)
drivers/pci/controller/dwc/pcie-designware.h:87:#define PCIE_DBI_RO_WR_EN		BIT(0)
drivers/pci/controller/dwc/pcie-designware.h:90:#define PCIE_PL_CHK_REG_CHK_REG_START			BIT(0)
drivers/pci/controller/dwc/pci-imx6.c:53:#define IMX6_PCIE_FLAG_IMX6_PHY			BIT(0)
drivers/pci/controller/pci-v3-semi.c:105:#define V3_LB_ISTAT_DMA0		BIT(0)
drivers/pci/controller/pci-v3-semi.c:113:#define V3_COMMAND_M_IO_EN		BIT(0)
drivers/pci/controller/pci-v3-semi.c:141:#define V3_PCI_BASE_M_IO		BIT(0)
drivers/pci/controller/pci-v3-semi.c:150:#define V3_PCI_MAP_M_ENABLE		BIT(0)
drivers/pci/controller/pci-v3-semi.c:157:#define V3_LB_BASE_ENABLE		BIT(0)
drivers/pci/controller/pci-v3-semi.c:177:#define V3_LB_MAP_AD_LOW_EN		BIT(0)
drivers/pci/controller/pci-v3-semi.c:190:#define V3_LB_BASE2_ENABLE		BIT(0)
drivers/pci/controller/pci-v3-semi.c:211:#define V3_FIFO_PRIO_PCI_RD0_FLUSH_EOB	BIT(0)
drivers/pci/controller/pci-v3-semi.c:213:#define V3_FIFO_PRIO_PCI_RD0_FLUSH_ANY	(BIT(0)|BIT(1))
drivers/pci/controller/pci-v3-semi.c:233:#define INTEGRATOR_SC_PCI_ENABLE	BIT(0)
drivers/pci/controller/pcie-rockchip-ep.c:496:	cfg = BIT(0);
drivers/pci/controller/pcie-rockchip-ep.c:615:	rockchip_pcie_write(rockchip, BIT(0), PCIE_CORE_PHY_FUNC_CFG);
drivers/pci/controller/pci-aardvark.c:28:#define     PCIE_CORE_CMD_IO_ACCESS_EN				BIT(0)
drivers/pci/controller/pci-aardvark.c:40:#define     PCIE_CORE_LINK_L0S_ENTRY				BIT(0)
drivers/pci/controller/pci-aardvark.c:64:#define   PIO_NON_POSTED_REQ			BIT(0)
drivers/pci/controller/pci-aardvark.c:96:#define     HOT_RESET_GEN			BIT(0)
drivers/pci/controller/pci-aardvark.c:143:#define     PCIE_IRQ_CMDQ_INT			BIT(0)
drivers/pci/controller/pcie-mediatek.c:43:#define PCIE_PORT_LINKUP	BIT(0)
drivers/pci/controller/pcie-mediatek.c:46:#define PCIE_BAR_ENABLE		BIT(0)
drivers/pci/controller/pcie-mediatek.c:47:#define PCIE_REVISION_ID	BIT(0)
drivers/pci/controller/pcie-mediatek.c:108:#define APP_CFG_REQ		BIT(0)
drivers/pci/controller/pcie-mediatek.c:131:#define PCIE_PHY_RSTB		BIT(0)
drivers/pci/controller/pcie-rcar.c:44:#define  PHYRDY			BIT(0)
drivers/pci/controller/pcie-rcar.c:50:#define  CFINIT			BIT(0)
drivers/pci/controller/pcie-rcar.c:52:#define  DATA_LINK_ACTIVE	BIT(0)
drivers/pci/controller/pcie-rcar.c:57:#define  MSIFE			BIT(0)
drivers/pci/controller/pcie-xilinx.c:41:#define XILINX_PCIE_INTR_LINK_DOWN	BIT(0)
drivers/pci/controller/pcie-xilinx.c:84:#define XILINX_PCIE_REG_RPSC_BEN	BIT(0)
drivers/pci/controller/pcie-rockchip.h:66:#define   PCIE_CLIENT_INT_PWR_STCG		BIT(0)
drivers/pci/controller/pcie-rockchip.h:98:#define   PCIE_CORE_INT_PRFPE			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:48:#define SET_ISUB_CONTROL		BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:68:#define MSGF_MISC_SR_RXMSG_AVAIL	BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:101:#define MSGF_LEG_SR_INTA		BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:112:#define MSII_PRESENT			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:113:#define MSII_ENABLE			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:117:#define BRCFG_INTERRUPT_MASK		BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:118:#define BREG_PRESENT			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:119:#define BREG_ENABLE			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:123:#define E_ECAM_PRESENT			BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:124:#define E_ECAM_CR_ENABLE		BIT(0)
drivers/pci/controller/pcie-xilinx-nwl.c:137:#define PCIE_PHY_LINKUP_BIT		BIT(0)
drivers/pci/controller/pcie-cadence-ep.c:391:	 * BIT(0) is hardwired to 1, hence function 0 is always enabled
drivers/pci/controller/pcie-cadence-ep.c:394:	cfg = BIT(0);
drivers/pci/controller/pcie-cadence-ep.c:490:	/* Disable all but function 0 (anyway BIT(0) is hardwired to 1). */
drivers/pci/controller/pcie-cadence-ep.c:491:	cdns_pcie_writel(pcie, CDNS_PCIE_LM_EP_FUNC_CFG, BIT(0));
drivers/pci/pci-bridge-emul.h:123:	PCI_BRIDGE_EMUL_NO_PREFETCHABLE_BAR = BIT(0),
drivers/pci/endpoint/functions/pci-epf-test.c:25:#define COMMAND_RAISE_LEGACY_IRQ	BIT(0)
drivers/pci/endpoint/functions/pci-epf-test.c:32:#define STATUS_READ_SUCCESS		BIT(0)
drivers/i2c/busses/i2c-imx-lpi2c.c:54:#define MCR_MEN		BIT(0)
drivers/i2c/busses/i2c-imx-lpi2c.c:60:#define MSR_TDF		BIT(0)
drivers/i2c/busses/i2c-imx-lpi2c.c:67:#define MIER_TDIE	BIT(0)
drivers/i2c/busses/i2c-fsi.c:69:#define I2C_MODE_WRAP		BIT(0)
drivers/i2c/busses/i2c-meson.c:31:#define REG_CTRL_START		BIT(0)
drivers/i2c/busses/i2c-owl.c:48:#define OWL_I2C_STAT_RACK	BIT(0)
drivers/i2c/busses/i2c-owl.c:61:#define OWL_I2C_CMD_SBE		BIT(0)
drivers/i2c/busses/i2c-owl.c:74:#define OWL_I2C_FIFOCTL_NIB	BIT(0)
drivers/i2c/busses/i2c-axxia.c:29:#define   GLOBAL_MST_EN         BIT(0)
drivers/i2c/busses/i2c-axxia.c:35:#define   INT_MST               BIT(0)
drivers/i2c/busses/i2c-axxia.c:47:#define   BM_SCLS		BIT(0)
drivers/i2c/busses/i2c-axxia.c:81:#define   SLV_ADDR_DEC_GCE	BIT(0)  /* ACK to General Call Address from own master (loopback) */
drivers/i2c/busses/i2c-axxia.c:90:#define   SLV_RX_ACSA1		BIT(0)  /* Generate ACK for writes to addr_1 */
drivers/i2c/busses/i2c-axxia.c:95:#define   SLV_FIFO_DV1		BIT(0)  /* Data Valid for addr_1 */
drivers/i2c/busses/i2c-axxia.c:105:#define   SLV_STATUS_RFH	BIT(0)  /* FIFO service */
drivers/i2c/busses/i2c-mt7621.c:32:#define SM0CFG2_IS_AUTOMODE	BIT(0)
drivers/i2c/busses/i2c-mt7621.c:42:#define SM0CTL0_SCL_STRETCH     BIT(0)
drivers/i2c/busses/i2c-mt7621.c:54:#define SM0CTL1_TRI		BIT(0)
drivers/i2c/busses/i2c-mt7621.c:185:			ret = mtk_i2c_check_ack(i2c, BIT(0));
drivers/i2c/busses/i2c-davinci.c:75:#define DAVINCI_I2C_STR_AL	BIT(0)
drivers/i2c/busses/i2c-davinci.c:92:#define DAVINCI_I2C_IMR_AL	BIT(0)
drivers/i2c/busses/i2c-davinci.c:95:#define DAVINCI_I2C_FUNC_PFUNC0	BIT(0)
drivers/i2c/busses/i2c-davinci.c:98:#define DAVINCI_I2C_DIR_PDIR0	BIT(0)
drivers/i2c/busses/i2c-davinci.c:103:#define DAVINCI_I2C_DIN_PDIN0 BIT(0)
drivers/i2c/busses/i2c-davinci.c:108:#define DAVINCI_I2C_DSET_PDSET0	BIT(0)
drivers/i2c/busses/i2c-davinci.c:113:#define DAVINCI_I2C_DCLR_PDCLR0	BIT(0)
drivers/i2c/busses/i2c-nvidia-gpu.c:21:#define I2C_MST_CNTL_GEN_START			BIT(0)
drivers/i2c/busses/i2c-nvidia-gpu.c:45:#define I2C_MST_HYBRID_PADCTL_MODE_I2C			BIT(0)
drivers/i2c/busses/i2c-tegra.c:45:#define I2C_FIFO_CONTROL_RX_FLUSH		BIT(0)
drivers/i2c/busses/i2c-tegra.c:60:#define I2C_INT_RX_FIFO_DATA_REQ		BIT(0)
drivers/i2c/busses/i2c-tegra.c:73:#define I2C_ERR_NO_ACK				BIT(0)
drivers/i2c/busses/i2c-tegra.c:96:#define I2C_BC_ENABLE				BIT(0)
drivers/i2c/busses/i2c-tegra.c:98:#define I2C_BC_STATUS				BIT(0)
drivers/i2c/busses/i2c-tegra.c:101:#define I2C_MSTR_CONFIG_LOAD			BIT(0)
drivers/i2c/busses/i2c-tegra.c:104:#define I2C_MST_CORE_CLKEN_OVR			BIT(0)
drivers/i2c/busses/i2c-tegra.c:109:#define I2C_MST_FIFO_CONTROL_RX_FLUSH		BIT(0)
drivers/i2c/busses/i2c-sprd.c:50:#define I2C_START		BIT(0)
drivers/i2c/busses/i2c-sprd.c:59:#define I2C_BUSY		BIT(0)
drivers/i2c/busses/i2c-sprd.c:62:#define I2C_RST			BIT(0)
drivers/i2c/busses/i2c-qcom-geni.c:35:#define PRE_CMD_DELAY		BIT(0)
drivers/i2c/busses/i2c-i801.c:148:#define SMBHSTCFG_HST_EN	BIT(0)
drivers/i2c/busses/i2c-i801.c:157:#define SMBAUXSTS_CRCE		BIT(0)
drivers/i2c/busses/i2c-i801.c:161:#define SMBAUXCTL_CRC		BIT(0)
drivers/i2c/busses/i2c-i801.c:178:#define SMBHSTCNT_INTREN	BIT(0)
drivers/i2c/busses/i2c-i801.c:192:#define SMBHSTSTS_HOST_BUSY	BIT(0)
drivers/i2c/busses/i2c-i801.c:195:#define SMBSLVSTS_HST_NTFY_STS	BIT(0)
drivers/i2c/busses/i2c-i801.c:198:#define SMBSLVCMD_HST_NTFY_INTREN	BIT(0)
drivers/i2c/busses/i2c-i801.c:287:#define FEATURE_SMBUS_PEC	BIT(0)
drivers/i2c/busses/i2c-stm32f7.c:63:#define STM32F7_I2C_CR1_PE			BIT(0)
drivers/i2c/busses/i2c-stm32f7.c:132:#define STM32F7_I2C_ISR_TXE			BIT(0)
drivers/i2c/busses/i2c-at91.h:31:#define	AT91_TWI_START		BIT(0)	/* Send a Start Condition */
drivers/i2c/busses/i2c-at91.h:62:#define	AT91_TWI_TXCOMP		BIT(0)	/* Transmission Complete */
drivers/i2c/busses/i2c-synquacer.c:36:#define SYNQUACER_I2C_BSR_FBT		BIT(0)	// First Byte Transfer
drivers/i2c/busses/i2c-synquacer.c:45:#define SYNQUACER_I2C_BCR_INT		BIT(0)	// Interrupt
drivers/i2c/busses/i2c-synquacer.c:60:#define SYNQUACER_I2C_BC2R_SCLL		BIT(0)	// SCL Low Drive
drivers/i2c/busses/i2c-mv64xxx.c:71:#define	MV64XXX_I2C_BRIDGE_CONTROL_WR			BIT(0)
drivers/i2c/busses/i2c-mv64xxx.c:81:#define	MV64XXX_I2C_BRIDGE_STATUS_ERROR			BIT(0)
drivers/i2c/busses/i2c-cht-wc.c:24:#define CHT_WC_I2C_CTRL_WR		BIT(0)
drivers/i2c/busses/i2c-cht-wc.c:32:#define CHT_WC_EXTCHGRIRQ_CLIENT_IRQ	BIT(0)
drivers/i2c/busses/i2c-altera.c:21:#define     ALTR_I2C_TFR_CMD_RW_D	BIT(0)	/* Direction of transfer */
drivers/i2c/busses/i2c-altera.c:27:#define     ALTR_I2C_CTRL_EN	BIT(0)	/* Enable Core (1=Enable) */
drivers/i2c/busses/i2c-altera.c:33:#define     ALTR_I2C_ISER_TXRDY_EN	BIT(0)	/* Enable TX Ready IRQ */
drivers/i2c/busses/i2c-altera.c:39:#define     ALTR_I2C_ISR_TXRDY		BIT(0)	/* TX Ready IRQ */
drivers/i2c/busses/i2c-altera.c:41:#define     ALTR_I2C_STAT_CORE		BIT(0)	/* Core Status (0=idle) */
drivers/i2c/busses/i2c-uniphier.c:18:#define     UNIPHIER_I2C_DTRM_RD	BIT(0)	/* read transaction */
drivers/i2c/busses/i2c-uniphier.c:30:#define     UNIPHIER_I2C_BRST_RSCL	BIT(0)	/* release SCL */
drivers/i2c/busses/i2c-uniphier.c:34:#define     UNIPHIER_I2C_BSTS_SCL	BIT(0)	/* readback of SCL line */
drivers/i2c/busses/i2c-st.c:63:#define SSC_IEN_RIEN			BIT(0)
drivers/i2c/busses/i2c-st.c:77:#define SSC_STA_RIR			BIT(0)
drivers/i2c/busses/i2c-st.c:94:#define SSC_I2C_I2CM			BIT(0)
drivers/i2c/busses/i2c-img-scb.c:125:#define FIFO_READ_FULL			BIT(0)
drivers/i2c/busses/i2c-img-scb.c:140:#define INT_BUS_INACTIVE		BIT(0)
drivers/i2c/busses/i2c-img-scb.c:188:#define LINESTAT_SCLK_LINE_STATUS	BIT(0)
drivers/i2c/busses/i2c-img-scb.c:216:#define OVERRIDE_SCLK_OVR		BIT(0)
drivers/i2c/busses/i2c-cadence.c:35:#define CDNS_I2C_CR_RW			BIT(0)
drivers/i2c/busses/i2c-cadence.c:68:#define CDNS_I2C_IXR_COMP		BIT(0)
drivers/i2c/busses/i2c-cadence.c:115:#define CDNS_I2C_BROKEN_HOLD_BIT	BIT(0)
drivers/i2c/busses/i2c-aspeed.c:51:#define ASPEED_I2CD_MASTER_EN				BIT(0)
drivers/i2c/busses/i2c-aspeed.c:81:#define ASPEED_I2CD_INTR_TX_ACK				BIT(0)
drivers/i2c/busses/i2c-aspeed.c:110:#define ASPEED_I2CD_M_START_CMD				BIT(0)
drivers/i2c/busses/i2c-jz4780.c:66:#define JZ4780_I2C_CTRL_MD		BIT(0)
drivers/i2c/busses/i2c-jz4780.c:74:#define JZ4780_I2C_STA_ACT		BIT(0)
drivers/i2c/busses/i2c-jz4780.c:106:#define JZ4780_I2C_INTST_RXUF		BIT(0)
drivers/i2c/busses/i2c-jz4780.c:119:#define JZ4780_I2C_INTM_MRXUF		BIT(0)
drivers/i2c/busses/i2c-jz4780.c:125:#define JZ4780_I2C_ENB_I2C		BIT(0)
drivers/i2c/busses/i2c-stm32f4.c:48:#define STM32F4_I2C_CR1_PE		BIT(0)
drivers/i2c/busses/i2c-stm32f4.c:68:#define STM32F4_I2C_SR1_SB		BIT(0)
drivers/i2c/busses/i2c-xgene-slimpro.c:97:#define PCC_STS_CMD_COMPLETE		BIT(0)
drivers/i2c/busses/i2c-sun6i-p2wi.c:51:#define P2WI_CTRL_SOFT_RST		BIT(0)
drivers/i2c/busses/i2c-sun6i-p2wi.c:62:#define P2WI_INTS_TRANS_OVER		BIT(0)
drivers/i2c/busses/i2c-sun6i-p2wi.c:74:#define P2WI_LCR_SDA_CTL_EN		BIT(0)
drivers/i2c/busses/i2c-sirf.c:37:#define SIRFSOC_I2C_STAT_BUSY		BIT(0)
drivers/i2c/busses/i2c-sirf.c:47:#define SIRFSOC_I2C_RESET		BIT(0)
drivers/i2c/busses/i2c-sirf.c:56:#define SIRFSOC_I2C_START_CMD		BIT(0)
drivers/i2c/busses/i2c-qup.c:114:#define I2C_STATUS_WR_BUFFER_FULL	BIT(0)
drivers/i2c/busses/i2c-designware-platdrv.c:145:#define MSCC_ICPU_CFG_TWI_DELAY_ENABLE	BIT(0)
drivers/i2c/busses/i2c-rk3x.c:43:#define REG_CON_EN        BIT(0)
drivers/i2c/busses/i2c-rk3x.c:68:#define REG_INT_BTF       BIT(0) /* a byte was transmitted */
drivers/i2c/busses/i2c-digicolor.c:25:#define II_CONTROL_LOCAL_RESET	BIT(0)
drivers/i2c/busses/i2c-zx2967.c:27:#define I2C_MASTER			BIT(0)
drivers/i2c/busses/i2c-zx2967.c:45:#define I2C_TRANS_DONE			BIT(0)
drivers/i2c/busses/i2c-hix5hd2.c:38:#define I2C_UNMASK_OVER		BIT(0)
drivers/i2c/busses/i2c-hix5hd2.c:46:#define I2C_STOP		BIT(0)
drivers/i2c/busses/i2c-hix5hd2.c:55:#define I2C_CLEAR_OVER		BIT(0)
drivers/i2c/busses/i2c-hix5hd2.c:69:#define I2C_OVER_INTR		BIT(0)
drivers/i2c/busses/i2c-uniphier-f.c:18:#define     UNIPHIER_FI2C_CR_NACK	BIT(0)	/* do not return ACK */
drivers/i2c/busses/i2c-uniphier-f.c:21:#define     UNIPHIER_FI2C_DTTX_RD	BIT(0)	/* read transaction */
drivers/i2c/busses/i2c-uniphier-f.c:46:#define     UNIPHIER_FI2C_SR_TFE	BIT(0)	/* TX FIFO empty */
drivers/i2c/busses/i2c-uniphier-f.c:50:#define     UNIPHIER_FI2C_RST_RST	BIT(0)	/* forcible bus reset */
drivers/i2c/busses/i2c-uniphier-f.c:55:#define     UNIPHIER_FI2C_BM_SCLS	BIT(0)	/* readback of SCL line */
drivers/i2c/busses/i2c-uniphier-f.c:63:#define     UNIPHIER_FI2C_BRST_RSCL	BIT(0)	/* release SCL */
drivers/i2c/busses/i2c-uniphier-f.c:70:#define UNIPHIER_FI2C_RD		BIT(0)
drivers/i2c/busses/i2c-xlp9xx.c:41:#define XLP9XX_I2C_STATUS_BUSY		BIT(0)
drivers/i2c/busses/i2c-xlp9xx.c:55:#define XLP9XX_I2C_CTRL_ADDMODE		BIT(0)
drivers/i2c/busses/i2c-xlp9xx.c:64:#define XLP9XX_I2C_INTEN_BUSERR		BIT(0)
drivers/i2c/busses/i2c-xlp9xx.c:70:#define XLP9XX_I2C_SLAVEADDR_RW			BIT(0)
drivers/i2c/busses/i2c-bcm2835.c:28:#define BCM2835_I2C_C_READ	BIT(0)
drivers/i2c/busses/i2c-bcm2835.c:36:#define BCM2835_I2C_S_TA	BIT(0)
drivers/mailbox/armada-37xx-rwtm-mailbox.c:32:#define SP_CMD_COMPLETE			BIT(0)
drivers/mailbox/mtk-cmdq-mailbox.c:45:#define CMDQ_THR_DO_WARM_RESET		BIT(0)
drivers/mailbox/mailbox-xgene-slimpro.c:22:#define MBOX_STATUS_ACK_MASK		BIT(0)
drivers/mailbox/stm32-ipcc.c:18:#define XCR_RXOIE		BIT(0)
drivers/mailbox/mailbox.h:6:#define TXDONE_BY_IRQ	BIT(0) /* controller has remote RTR irq */
drivers/mailbox/bcm-flexrm-mailbox.c:151:#define DME_STATUS_MEM_COR_ERR			BIT(0)
drivers/mailbox/bcm2835-mailbox.c:55:#define ARM_MC_IHAVEDATAIRQEN	BIT(0)
drivers/cpufreq/ti-cpufreq.c:30:#define DRA7_EFUSE_NOM_MPU_OPP			BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:24:#define RK_CRYPTO_BCDMA_DONE_INT	BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:32:#define RK_CRYPTO_BCDMA_DONE_ENA	BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:45:#define RK_CRYPTO_AES_START		BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:91:#define RK_CRYPTO_AES_DEC		BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:94:#define RK_CRYPTO_AES_DONE		BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:139:#define RK_CRYPTO_TDES_DEC		BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:142:#define RK_CRYPTO_TDES_DONE		BIT(0)
drivers/crypto/rockchip/rk3288_crypto.h:167:#define RK_CRYPTO_HASH_DONE		BIT(0)
drivers/crypto/rockchip/rk3288_crypto_ablkcipher.c:13:#define RK_CRYPTO_DEC			BIT(0)
drivers/crypto/qce/common.h:31:#define QCE_ALG_DES			BIT(0)
drivers/crypto/omap-crypto.h:17:#define OMAP_CRYPTO_DATA_COPIED		BIT(0)
drivers/crypto/omap-crypto.h:22:#define OMAP_CRYPTO_COPY_DATA		BIT(0)
drivers/crypto/qcom-rng.c:24:#define PRNG_STATUS_DATA_AVAIL	BIT(0)
drivers/crypto/amcc/crypto4xx_core.h:42:#define PD_ENTRY_INUSE				BIT(0)
drivers/crypto/amcc/crypto4xx_reg_def.h:260:#define PD_CTL_HOST_READY	BIT(0)
drivers/crypto/atmel-sha.c:44:#define SHA_FLAGS_BUSY			BIT(0)
drivers/crypto/marvell/cesa.h:46:#define CESA_SA_CMD_EN_CESA_SA_ACCL0		BIT(0)
drivers/crypto/marvell/cesa.h:67:#define CESA_SA_ST_ACT_0			BIT(0)
drivers/crypto/marvell/cesa.h:78:#define CESA_SA_INT_AUTH_DONE			BIT(0)
drivers/crypto/bcm/spum.h:94:#define MH_SUPDT_PRES   BIT(0)
drivers/crypto/qat/qat_common/adf_vf_isr.c:65:#define ADF_VINTSOU_BUN		BIT(0)
drivers/crypto/qat/qat_common/adf_pf2vf_msg.h:102:#define ADF_PF2VF_INT				BIT(0)
drivers/crypto/s5p-sss.c:45:#define SSS_FCINTSTAT_PKDMAINT		BIT(0)
drivers/crypto/s5p-sss.c:53:#define SSS_FCINTENSET_PKDMAINTENSET	BIT(0)
drivers/crypto/s5p-sss.c:61:#define SSS_FCINTENCLR_PKDMAINTENCLR	BIT(0)
drivers/crypto/s5p-sss.c:69:#define SSS_FCINTPEND_PKDMAINTP		BIT(0)
drivers/crypto/s5p-sss.c:79:#define SSS_FCFIFOSTAT_PKFIFOEMP	BIT(0)
drivers/crypto/s5p-sss.c:92:#define SSS_FCBRDMAC_FLUSH		BIT(0)
drivers/crypto/s5p-sss.c:98:#define SSS_FCBTDMAC_FLUSH		BIT(0)
drivers/crypto/s5p-sss.c:104:#define SSS_FCHRDMAC_FLUSH		BIT(0)
drivers/crypto/s5p-sss.c:112:#define SSS_FCPKDMAC_FLUSH		BIT(0)
drivers/crypto/s5p-sss.c:131:#define SSS_AES_MODE_DECRYPT		BIT(0)
drivers/crypto/s5p-sss.c:136:#define SSS_AES_OUTPUT_READY		BIT(0)
drivers/crypto/s5p-sss.c:153:#define FLAGS_AES_DECRYPT		BIT(0)
drivers/crypto/s5p-sss.c:174:#define SSS_HASH_PAUSE			BIT(0)
drivers/crypto/s5p-sss.c:178:#define SSS_HASH_FIFO_MODE_DMA		BIT(0)
drivers/crypto/s5p-sss.c:186:#define SSS_HASH_BYTESWAP_KEY		BIT(0)
drivers/crypto/s5p-sss.c:192:#define SSS_HASH_STATUS_BUFFER_READY	BIT(0)
drivers/crypto/ux500/hash/hash_alg.h:76:#define HASH_CR_SECN_MASK	BIT(0)
drivers/crypto/ux500/cryp/cryp_p.h:68:#define CRYP_CR_SECURE_MASK		BIT(0)
drivers/crypto/ux500/cryp/cryp_p.h:90:#define CRYP_SR_INFIFO_READY_MASK	(BIT(0) | BIT(1))
drivers/crypto/ux500/cryp/cryp_p.h:91:#define CRYP_SR_IFEM_MASK		BIT(0)
drivers/crypto/ux500/cryp/cryp_p.h:114:#define CRYP_DMA_REQ_MASK		(BIT(1) | BIT(0))
drivers/crypto/ccp/psp-dev.h:32:#define PSP_CMDRESP_IOC			BIT(0)
drivers/crypto/img-hash.c:44:#define CR_INT_RESULTS_AVAILABLE	BIT(0)
drivers/crypto/img-hash.c:56:#define DRIVER_FLAGS_BUSY		BIT(0)
drivers/crypto/cavium/cpt/cptvf.h:24:#define CPT_VF_INTR_MBOX_MASK BIT(0)
drivers/crypto/hisilicon/qm.c:294:	{ .int_msk = BIT(0), .msg = "qm_axi_rresp" },
drivers/crypto/hisilicon/qm.c:427:					  val & BIT(0), 10, 1000);
drivers/crypto/hisilicon/qm.c:707:					 val & BIT(0), 10, 1000);
drivers/crypto/hisilicon/qm.c:721:					  val & BIT(0), 10, 1000);
drivers/crypto/hisilicon/qm.c:1389:					       val, val & BIT(0), 10, 1000))
drivers/crypto/hisilicon/sec/sec_drv.c:41:#define   SEC_ALGSUB_RST_ST_IS_RST			BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:46:#define   SEC_ALGSUB_BUILD_RST_ST_IS_RST		BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:52:#define   SEC_SAA_CTRL_GET_QM_EN			BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:79:#define   SEC_COMMON_CNT_CLR_CE_CLEAR			BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:100:#define   SEC_DEBUG_BD_CFG_WB_NORMAL			BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:130:#define   SEC_Q_CFG_REORDER				BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:148:#define   SEC_Q_ARUSER_CFG_FA				BIT(0)
drivers/crypto/hisilicon/sec/sec_drv.c:154:#define   SEC_Q_AWUSER_CFG_FA				BIT(0)
drivers/crypto/hisilicon/qm.h:19:#define AXUSER_SSV			BIT(0)
drivers/crypto/hisilicon/qm.h:34:#define SQC_CACHE_ENABLE		BIT(0)
drivers/crypto/hisilicon/qm.h:57:#define QM_AXI_RRESP			BIT(0)
drivers/crypto/hisilicon/zip/zip_main.c:24:#define COMP0_ENABLE			BIT(0)
drivers/crypto/hisilicon/zip/zip_main.c:80:#define SOFT_CTRL_CNT_CLR_CE_BIT	BIT(0)
drivers/crypto/hisilicon/zip/zip_main.c:131:	{ .int_msk = BIT(0), .msg = "zip_ecc_1bitt_err" },
drivers/crypto/mediatek/mtk-sha.c:47:#define SHA_FLAGS_BUSY		BIT(0)
drivers/crypto/mediatek/mtk-aes.c:64:#define AES_FLAGS_ECB		BIT(0)
drivers/crypto/mediatek/mtk-platform.c:48:#define MTK_PE_INPUT_DMA_ERR		BIT(0)
drivers/crypto/mediatek/mtk-platform.h:22:#define MTK_RDR_PROC_THRESH	BIT(0)
drivers/crypto/sahara.c:44:#define FLAGS_ENCRYPT		BIT(0)
drivers/crypto/axis/artpec6_crypto.c:63:#define PDMA_OUT_CFG_EN				BIT(0)
drivers/crypto/axis/artpec6_crypto.c:68:#define PDMA_OUT_CMD_START			BIT(0)
drivers/crypto/axis/artpec6_crypto.c:78:#define PDMA_IN_CFG_EN				BIT(0)
drivers/crypto/axis/artpec6_crypto.c:84:#define PDMA_IN_CMD_START			BIT(0)
drivers/crypto/inside-secure/safexcel.h:221:#define EIP197_xDR_DMA_ERR			BIT(0)
drivers/crypto/inside-secure/safexcel.h:282:#define RD_CACHE_4BITS				(RD_CACHE_3BITS << 1 | BIT(0))
drivers/crypto/inside-secure/safexcel.h:283:#define WR_CACHE_4BITS				(WR_CACHE_3BITS << 1 | BIT(0))
drivers/crypto/inside-secure/safexcel.h:309:#define EIP197_PE_ICE_x_CTRL_SW_RESET			BIT(0)
drivers/crypto/inside-secure/safexcel.h:314:#define EIP197_PE_ICE_RAM_CTRL_PUE_PROG_EN	BIT(0)
drivers/crypto/inside-secure/safexcel.h:411:#define EIP197_TRC_PARAMS_SW_RESET		BIT(0)
drivers/crypto/inside-secure/safexcel.h:493:#define EIP197_TOKEN_STAT_LAST_HASH		BIT(0)
drivers/crypto/inside-secure/safexcel.h:539:#define EIP197_OPTION_MAGIC_VALUE	BIT(0)
drivers/crypto/inside-secure/safexcel.h:698:	EIP197_TRC_CACHE	= BIT(0),
drivers/crypto/inside-secure/safexcel.c:868:		   (BIT(7) | BIT(4) | BIT(3) | BIT(0))) {
drivers/crypto/atmel-aes-regs.h:73:#define AES_EMR_APEN		BIT(0)	/* Auto Padding Enable */
drivers/crypto/omap-des.c:58:#define DES_REG_CTRL_OUTPUT_READY	BIT(0)
drivers/crypto/omap-des.c:74:#define FLAGS_ENCRYPT		BIT(0)
drivers/crypto/stm32/stm32-hash.c:56:#define HASH_DINIE			BIT(0)
drivers/crypto/stm32/stm32-hash.c:60:#define HASH_MASK_CALC_COMPLETION	BIT(0)
drivers/crypto/stm32/stm32-hash.c:67:#define HASH_SR_DATA_INPUT_READY	BIT(0)
drivers/crypto/stm32/stm32-hash.c:76:#define HASH_FLAGS_INIT			BIT(0)
drivers/crypto/stm32/stm32-crc32.c:30:#define CRC_CR_RESET            BIT(0)
drivers/crypto/stm32/stm32-cryp.c:26:#define FLG_ENCRYPT             BIT(0)
drivers/crypto/stm32/stm32-cryp.c:98:#define IMSCR_IN                BIT(0)
drivers/crypto/stm32/stm32-cryp.c:101:#define MISR_IN                 BIT(0)
drivers/crypto/omap-aes.h:43:#define AES_REG_CTRL_OUTPUT_READY	BIT(0)
drivers/crypto/omap-aes.h:61:#define AES_REG_AUTOIDLE		BIT(0)
drivers/crypto/omap-aes.h:74:#define FLAGS_ENCRYPT		BIT(0)
drivers/crypto/atmel-tdes.c:44:#define TDES_FLAGS_ENCRYPT	BIT(0)
drivers/w1/masters/sgi_w1.c:17:#define MCR_RD_DATA	BIT(0)
drivers/w1/masters/mxc_w1.c:27:# define MXC_W1_RESET_RST	BIT(0)
drivers/w1/masters/omap_hdq.c:40:#define OMAP_HDQ_INT_STATUS_TIMEOUT		BIT(0)
drivers/w1/masters/omap_hdq.c:43:#define OMAP_HDQ_SYSCONFIG_AUTOIDLE		BIT(0)
drivers/w1/masters/omap_hdq.c:46:#define OMAP_HDQ_SYSSTATUS_RESETDONE		BIT(0)
drivers/w1/slaves/w1_ds2405.c:48:		if ((ret & (BIT(0) | BIT(1))) ==
drivers/w1/slaves/w1_ds2405.c:49:		    (BIT(0) | BIT(1))) /* no devices found */
drivers/clocksource/timer-nps.c:131:#define TIMER0_CTRL_IE		BIT(0)
drivers/clocksource/timer-mediatek.c:69:#define SYST_CON_EN              BIT(0)
drivers/clocksource/timer-milbeaut.c:24:#define MLB_TMR_TMCSR_TRG	BIT(0)
drivers/clocksource/timer-digicolor.c:55:#define CONTROL_ENABLE		BIT(0)
drivers/clocksource/timer-gx6605s.c:19:#define GX6605S_STATUS_CLR	BIT(0)
drivers/clocksource/timer-gx6605s.c:20:#define GX6605S_CONTRL_RST	BIT(0)
drivers/clocksource/timer-gx6605s.c:22:#define GX6605S_CONFIG_EN	BIT(0)
drivers/clocksource/timer-qcom.c:26:#define TIMER_ENABLE_EN			BIT(0)
drivers/clocksource/arm_global_timer.c:30:#define GT_CONTROL_TIMER_ENABLE		BIT(0)  /* this bit is NOT banked */
drivers/clocksource/arm_global_timer.c:36:#define GT_INT_STATUS_EVENT_FLAG	BIT(0)
drivers/clocksource/timer-lpc32xx.c:31:#define  LPC32XX_TIMER_IR_MR0INT	BIT(0)
drivers/clocksource/timer-lpc32xx.c:33:#define  LPC32XX_TIMER_TCR_CEN		BIT(0)
drivers/clocksource/timer-lpc32xx.c:38:#define  LPC32XX_TIMER_MCR_MR0I		BIT(0)
drivers/clocksource/timer-stm32.c:34:#define TIM_CR1_CEN	BIT(0)
drivers/clocksource/timer-stm32.c:39:#define TIM_DIER_UIE	BIT(0)
drivers/clocksource/timer-stm32.c:42:#define TIM_SR_UIF	BIT(0)
drivers/clocksource/timer-stm32.c:44:#define TIM_EGR_UG	BIT(0)
drivers/clocksource/timer-sprd.c:19:#define TIMER_CTL_PERIOD_MODE	BIT(0)
drivers/clocksource/timer-sprd.c:24:#define TIMER_INT_EN		BIT(0)
drivers/clocksource/armv7m_systick.c:21:#define SYST_CSR_ENABLE BIT(0)
drivers/clocksource/mps2-timer.c:24:#define TIMER_CTRL_ENABLE	BIT(0)
drivers/clocksource/timer-sun5i.c:30:#define TIMER_CTL_ENABLE			BIT(0)
drivers/clocksource/timer-atmel-pit.c:28:#define AT91_PIT_PITS			BIT(0)			/* Timer Status */
drivers/clocksource/timer-davinci.c:37:#define DAVINCI_TIMER_ENAMODE_ONESHOT		BIT(0)
drivers/clocksource/timer-imx-tpm.c:28:#define TPM_STATUS_CH0F			BIT(0)
drivers/clocksource/timer-atlas7.c:92:			BIT(0)) & ~BIT(1), sirfsoc_timer_base + SIRFSOC_TIMER_64COUNTER_CTRL);
drivers/clocksource/timer-atlas7.c:147:		BIT(1) | BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_64COUNTER_CTRL);
drivers/clocksource/timer-atlas7.c:251:		BIT(1) | BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_64COUNTER_CTRL);
drivers/clocksource/timer-orion.c:26:#define  TIMER0_EN		BIT(0)
drivers/clocksource/timer-owl.c:26:#define OWL_Tx_CTL_PD		BIT(0)
drivers/clocksource/timer-pistachio.c:30:#define TIMER_ME_GLOBAL			BIT(0)
drivers/clocksource/timer-pistachio.c:35:#define TIMER_ME_LOCAL			BIT(0)
drivers/clocksource/timer-armada-370-xp.c:54:#define  TIMER0_EN		 BIT(0)
drivers/clocksource/timer-fttmr010.c:43:#define TIMER_1_CR_ENABLE	BIT(0)
drivers/clocksource/timer-fttmr010.c:61:#define TIMER_1_CR_ASPEED_ENABLE	BIT(0)
drivers/clocksource/timer-fttmr010.c:83:#define TIMER_1_INT_MATCH1	BIT(0)
drivers/clocksource/timer-sun4i.c:33:#define TIMER_CTL_ENABLE		BIT(0)
drivers/clocksource/asm9260_timer.c:36:#define BM_IR_MR0	BIT(0)
drivers/clocksource/asm9260_timer.c:53:#define BM_C0_EN	BIT(0)
drivers/clocksource/arm_arch_timer.c:37:#define CNTACR_RPCT	BIT(0)
drivers/clocksource/timer-prima2.c:42:#define SIRFSOC_TIMER_LATCH_BIT	 BIT(0)
drivers/clocksource/timer-prima2.c:63:		BIT(0)));
drivers/clocksource/timer-prima2.c:66:	writel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);
drivers/clocksource/timer-prima2.c:109:	writel_relaxed(val & ~BIT(0),
drivers/clocksource/timer-prima2.c:118:	writel_relaxed(val | BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);
drivers/clocksource/timer-prima2.c:227:	writel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);
drivers/clocksource/timer-rda.c:31:#define RDA_TIMER_IRQ_MASK_OSTIMER	BIT(0)
drivers/clocksource/timer-rda.c:33:#define RDA_TIMER_IRQ_CLR_OSTIMER	BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:18:#define TW5864_EMU_EN_DDR BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:45:#define TW5864_VLC_SLICE_END BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:74:#define TW5864_DSP_CODEC_MODE BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:251:#define TW5864_QPEL_EN BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:348:#define TW5864_PROG_A BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:466:#define TW5864_VLC_BK0_FULL BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:490:#define TW5864_VLC_RD_MEM BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:516:#define TW5864_ADPCM_DEC BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:674:#define TW5864_SYNC_ADR_EDGE BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:796:#define TW5864_SYSPLL_RST BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:807:#define TW5864_SRST BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:896:#define TW5864_INTR_VLC_RAM BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1070:#define TW5864_MASTER_MODE BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1121:#define TW5864_AUD_DATA_IN_ENB BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1210:#define TW5864_MV_BK0_FULL BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1257:#define TW5864_PCI_MAST_ENB BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1346:#define TW5864_APP_SOFT_RST BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1494:#define TW5864_INDIR_VIN_0_DET50 BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1639:#define TW5864_INDIR_VIN_D_CTYPE2 BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1704:#define TW5864_INDIR_VIN_F_NTSCEN BIT(0)
drivers/media/pci/tw5864/tw5864-reg.h:1710:#define TW5864_INDIR_VD_108_POL_VD12 BIT(0)
drivers/media/pci/mantis/mantis_reg.h:38:#define MANTIS_INT_I2CDONE		BIT(0)
drivers/media/pci/mantis/mantis_reg.h:54:#define MANTIS_RISC_EN			BIT(0)
drivers/media/pci/mantis/mantis_reg.h:94:#define MANTIS_CRST_INT			BIT(0)
drivers/media/pci/mantis/mantis_reg.h:107:#define MANTIS_GPIF_HWORDDEV		BIT(0)
drivers/media/pci/mantis/mantis_reg.h:139:#define MANTIS_MASK_PLUGOUT		BIT(0)
drivers/media/pci/mantis/mantis_reg.h:154:#define MANTIS_CARD_PLUGOUT		BIT(0)
drivers/media/pci/intel/ipu3/ipu3-cio2.h:64:#define CIO2_REG_MIPIBE_FORCE_RAW8_ENABLE		BIT(0)
drivers/media/pci/intel/ipu3/ipu3-cio2.h:99:#define CIO2_CGC_CSI2_TGE				BIT(0)
drivers/media/pci/intel/ipu3/ipu3-cio2.h:192:#define CIO2_LTRCTRL_LTRSEL2S0				BIT(0)
drivers/media/pci/intel/ipu3/ipu3-cio2.h:258:#define CIO2_PXM_FRF_CFG_FNSEL				BIT(0)
drivers/media/pci/intel/ipu3/ipu3-cio2.h:395:#define CIO2_FBPT_CTRL_VALID		BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:76:#define	  SOLO_IRQ_ENCODER			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:88:#define	  SOLO_EEPROM_DI			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:113:#define	  SOLO_P2M_DESC_MODE			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:140:#define	  SOLO_P2M_TRANS_ON			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:190:#define	  SOLO_VI_PB_PAL			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:289:#define	  SOLO_VO_DISP_ERASE_ON			BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:300:#define	  SOLO_VO_FREEZE_INTERPOLATION		BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:351:#define	  SOLO_VO_OSG_BLINK_INTREVAL18		BIT(0)
drivers/media/pci/solo6x10/solo6x10-regs.h:530:#define	  SOLO_IIC_WRITE			BIT(0)
drivers/media/pci/cobalt/cobalt-driver.h:65:#define COBALT_SYSSTAT_DIP0_MSK			BIT(0)
drivers/media/pci/tw686x/tw686x-audio.c:382:	reg_write(dev, AUDIO_CONTROL1, BIT(0));
drivers/media/i2c/cx25840/cx25840-core.c:359:			*voutctrl4 |= BIT(0);
drivers/media/i2c/cx25840/cx25840-core.c:361:			*voutctrl4 &= ~BIT(0);
drivers/media/i2c/cx25840/cx25840-core.c:446:				pinctrl[1] &= ~BIT(0);
drivers/media/i2c/cx25840/cx25840-core.c:448:				pinctrl[1] |= BIT(0);
drivers/media/i2c/tvp5150_reg.h:20:#define TVP5150_MISC_CTL_CLOCK_OE	BIT(0)
drivers/media/i2c/ov6650.c:141:#define COMA_BYTE_SWAP		BIT(0)
drivers/media/i2c/ov6650.c:149:#define COMB_AEC		BIT(0)
drivers/media/i2c/ov6650.c:162:#define COMJ_VSYNC_HIGH		BIT(0)
drivers/media/i2c/ov5640.c:1129:			      BIT(0), on ? 0 : BIT(0));
drivers/media/i2c/ov5640.c:1549:	return temp & BIT(0);
drivers/media/i2c/ov5640.c:1561:			     BIT(0), enable ? BIT(0) : 0);
drivers/media/i2c/ov5640.c:1570:			      BIT(0), enable ? BIT(0) : 0);
drivers/media/i2c/ov5640.c:2355:				     BIT(0), BIT(0));
drivers/media/i2c/ov5640.c:2360:		ret = ov5640_mod_reg(sensor, OV5640_REG_SDE_CTRL0, BIT(0), 0);
drivers/media/i2c/ov5640.c:2411:			     BIT(0), awb ? 0 : 1);
drivers/media/i2c/ov2685.c:29:#define     SC_CTRL_MODE_STREAMING	BIT(0)
drivers/media/i2c/ov5647.c:49:#define MIPI_CTRL00_CLOCK_LANE_DISABLE		BIT(0)
drivers/media/i2c/adv7180.c:188:#define ADV7180_FLAG_RESET_POWERED	BIT(0)
drivers/media/i2c/st-mipid02.c:40:#define CLK_ENABLE					BIT(0)
drivers/media/i2c/st-mipid02.c:44:#define DATA_ENABLE					BIT(0)
drivers/media/i2c/st-mipid02.c:46:#define DATA_MIPI_CSI					BIT(0)
drivers/media/i2c/video-i2c.c:150:#define AMG88XX_FPSC_1FPS		BIT(0)
drivers/media/i2c/ov2680.c:361:	ret = ov2680_mod_reg(sensor, OV2680_REG_FORMAT1, BIT(2), BIT(0));
drivers/media/i2c/ov2680.c:383:	ret = ov2680_mod_reg(sensor, OV2680_REG_FORMAT2, BIT(2), BIT(0));
drivers/media/i2c/ov2680.c:447:	ret = ov2680_mod_reg(sensor, OV2680_REG_R_MANUAL, BIT(0),
drivers/media/i2c/ov2680.c:448:			     auto_exp ? 0 : BIT(0));
drivers/media/i2c/ov5645.c:47:#define		OV5645_AWB_MANUAL_ENABLE	BIT(0)
drivers/media/i2c/ov5645.c:49:#define		OV5645_AEC_MANUAL_ENABLE	BIT(0)
drivers/media/i2c/mt9v111.c:63:#define		MT9V111_IFP_R07_IFP_RESET_MASK		BIT(0)
drivers/media/i2c/mt9v111.c:68:#define		MT9V111_IFP_R3A_OUTFMT_CTRL2_SWAP_CBCR	BIT(0)
drivers/media/i2c/mt9v111.c:97:#define		MT9V111_CORE_R0D_CORE_RESET_MASK	BIT(0)
drivers/media/i2c/adv748x/adv748x.h:219:#define ADV748X_IO_REG_04_FORCE_FR	BIT(0)	/* Force CP free-run */
drivers/media/i2c/adv748x/adv748x.h:237:#define ADV748X_IO_REG_F2_READ_AUTO_INC	BIT(0)
drivers/media/i2c/adv748x/adv748x.h:287:#define ADV748X_REPEATER_EDID_CTL_EN	BIT(0)	/* man_edid_a_enable */
drivers/media/i2c/adv748x/adv748x.h:316:#define ADV748X_SDP_DEF_VAL_EN		BIT(0)	/* Force free run mode */
drivers/media/i2c/adv748x/adv748x.h:335:#define ADV748X_SDP_RO_10_IN_LOCK	BIT(0)
drivers/media/i2c/adv748x/adv748x.h:378:#define ADV748X_CP_CLMP_POS_DIS_AUTO	BIT(0)	/* dis_auto_param_buff */
drivers/media/i2c/s5k5baf.c:202:#define  AALG_ALL_EN			BIT(0)
drivers/media/i2c/ov7670.c:1555:				value & BIT(0) ? TEST_PATTTERN_0 : 0);
drivers/media/i2c/tda1997x_regs.h:129:#define DETECT_5V_A		BIT(0)	/* 5V present on input A */
drivers/media/i2c/tda1997x_regs.h:135:#define INPUT_SEL_B		BIT(0)	/* 0=inputA 1=inputB */
drivers/media/i2c/tda1997x_regs.h:151:#define SVC_MODE_SM_ON		BIT(0)	/* Enable color bars and tone gen */
drivers/media/i2c/tda1997x_regs.h:157:#define HPD_MAN_CTRL_HPD_A	BIT(0)	/* Assert HPD High for Input A */
drivers/media/i2c/tda1997x_regs.h:163:#define RT_MAN_CTRL_RT_A	BIT(0)	/* enable TMDS pull-up on Input A */
drivers/media/i2c/tda1997x_regs.h:169:#define VDP_CTRL_MATRIX_BP	BIT(0)	/* bypass matrix conversion */
drivers/media/i2c/tda1997x_regs.h:187:#define VHREF_HSYNC_SEL_HS	BIT(0)	/* 1=HS 0=VS */
drivers/media/i2c/tda1997x_regs.h:195:#define AUDIO_OUT_ENABLE_AP0	BIT(0)
drivers/media/i2c/tda1997x_regs.h:242:#define HDMI_FLAGS_AUD_FIFO_LOW	BIT(0)	/* FIFO read ptr within 2 of write */
drivers/media/i2c/tda1997x_regs.h:273:#define CLK_CFG_SEL_ACLK	BIT(0)
drivers/media/i2c/tda1997x_regs.h:336:#define CGU_DBG_PIX_CLK_SEL	BIT(0)
drivers/media/i2c/tda1997x_regs.h:346:#define MAN_RST_TMDS_FLOW	BIT(0)
drivers/media/i2c/tda1997x_regs.h:378:#define EDID_ENABLE_A_EN	BIT(0)
drivers/media/i2c/tda1997x_regs.h:394:#define HPD_AUTO_HPD_NEW_CH	BIT(0)
drivers/media/i2c/tda1997x_regs.h:440:#define INTERRUPT_SUS		BIT(0) /* SUS module */
drivers/media/i2c/tda1997x_regs.h:448:#define MASK_AKSV		BIT(0) /* AKSV received (start of auth) */
drivers/media/i2c/tda1997x_regs.h:458:#define MASK_RATE_A_PST		BIT(0) /* Rate measreument presence change */
drivers/media/i2c/tda1997x_regs.h:467:#define MASK_SUS_ST		BIT(0) /* SUS state changed */
drivers/media/i2c/tda1997x_regs.h:477:#define MASK_DET_5V		BIT(0) /* Detection of +5V */
drivers/media/i2c/tda1997x_regs.h:487:#define MASK_DC_MODE		BIT(0) /* deepcolor color depth changed */
drivers/media/i2c/tda1997x_regs.h:496:#define MASK_VS_IF_HDMI		BIT(0) /* Vendor Specific (w/ HDMI LLC code) */
drivers/media/i2c/tda1997x_regs.h:504:#define MASK_ERROR_FIFO_PT	BIT(0) /* Audio FIFO pointer error */
drivers/media/i2c/tda1997x_regs.h:514:#define MASK_AFE_ASU_READY	BIT(0) /* AFE calibration done: TMDS ready */
drivers/media/i2c/tda1997x_regs.h:588:#define RESET_TMDS		BIT(0)	/* Reset TMDS (calib, encoding, flow) */
drivers/media/i2c/tda1997x_regs.h:596:#define RESET_AUDIO		BIT(0)	/* Reset Audio FIFO control */
drivers/media/i2c/tda1997x_regs.h:604:#define HDCP_FAST_REAUTH	BIT(0)	/* fast reauthentication supported */
drivers/media/i2c/tda1997x_regs.h:609:#define AUDIO_LAYOUT_LAYOUT1	BIT(0)  /* Layout1: AP0-3 vs Layout0:AP0 */
drivers/media/i2c/ov5695.c:35:#define OV5695_MODE_STREAMING		BIT(0)
drivers/media/mc/mc-device.c:405:#define MEDIA_IOC_FL_GRAPH_MUTEX	BIT(0)
drivers/media/usb/dvb-usb-v2/lmedm04.c:344:			signal_lock |= ibuf[2] & BIT(0);
drivers/media/usb/dvb-usb/cxusb.h:160:#define CXUSB_DBG_RC BIT(0)
drivers/media/usb/pwc/pwc.h:46:#define PWC_DEBUG_LEVEL_MODULE	BIT(0)
drivers/media/usb/gspca/stv06xx/stv06xx_vv6410.h:227:	{VV6410_FGMODES, BIT(6) | BIT(4) | BIT(2) | BIT(0)},
drivers/media/usb/gspca/stv06xx/stv06xx_vv6410.h:230:	{VV6410_DATAFORMAT, BIT(7) | BIT(0)},
drivers/media/usb/gspca/stv06xx/stv06xx_vv6410.h:239:	{VV6410_AT1, BIT(4) | BIT(0)},
drivers/media/usb/gspca/stv06xx/stv06xx_hdcs.h:185:	{HDCS_PCTRL, BIT(6) | BIT(5) | BIT(1) | BIT(0)},
drivers/media/usb/gspca/stv06xx/stv06xx_pb0100.c:395:			val = BIT(6)|BIT(4)|BIT(0);
drivers/media/usb/gspca/stv06xx/stv06xx_pb0100.c:397:			val = BIT(4)|BIT(0);
drivers/media/usb/stk1160/stk1160-reg.h:62:#define  STK1160_H_DEC_EN		BIT(0)
drivers/media/usb/em28xx/em28xx.h:388:	EM28XX_AOUT_MASTER = BIT(0),
drivers/media/usb/em28xx/em28xx-reg.h:7:#define EM_GPIO_0  ((unsigned char)BIT(0))
drivers/media/usb/em28xx/em28xx-reg.h:16:#define EM_GPO_0   ((unsigned char)BIT(0))
drivers/media/usb/em28xx/em28xx-reg.h:258:#define EM2874_TS1_CAPTURE_ENABLE ((unsigned char)BIT(0))
drivers/media/radio/wl128x/fmdrv_common.h:162:#define FM_FR_EVENT		BIT(0)
drivers/media/radio/wl128x/fmdrv_common.h:271:#define FM_RDS_GROUP_TYPE_MASK_0A	    BIT(0)
drivers/media/radio/radio-wl1273.c:23:#define WL1273_POWER_SET_FM		BIT(0)
drivers/media/dvb-frontends/mn88443x.c:28:#define   CPMON1_S_DW1LOCK                            BIT(0)
drivers/media/dvb-frontends/mn88443x.c:119:#define   AGCSET2_T_IFPOLINV_INC                      BIT(0)
drivers/media/dvb-frontends/mn88443x.c:159:#define   BERFLG_T_BERVCHKC                           BIT(0)
drivers/media/dvb-frontends/mn88443x.c:173:#define   ERRFLG_T_NERRF                              BIT(0)
drivers/media/dvb-frontends/lnbh29.c:28:#define LNBH29_STATUS_OLF     BIT(0)
drivers/media/dvb-frontends/rtl2832_sdr.c:102:#define POWER_ON           0  /* BIT(0) */
drivers/media/rc/zx-irdec.c:20:#define ZX_IREN			BIT(0)
drivers/media/rc/tango-ir.c:41:#define ENABLE_RC5	(BIT(0) | BIT(9))
drivers/media/rc/tango-ir.c:42:#define ENABLE_RC6	(BIT(0) | BIT(7))
drivers/media/rc/tango-ir.c:43:#define ACK_IR_INT	(BIT(0) | BIT(1))
drivers/media/rc/tango-ir.c:121:	if (rc5_stat & BIT(0))
drivers/media/rc/mtk-cir.c:30:#define MTK_IR_EN		  BIT(0)
drivers/media/rc/mtk-cir.c:33:#define MTK_IRCLR		  BIT(0)
drivers/media/rc/mtk-cir.c:44:#define MTK_IRINT_EN		  BIT(0)
drivers/media/rc/mtk-cir.c:47:#define MTK_IRINT_CLR		  BIT(0)
drivers/media/rc/sunxi-cir.c:26:#define REG_CTL_GEN			BIT(0)
drivers/media/rc/sunxi-cir.c:43:#define REG_RXINT_ROI_EN		BIT(0)
drivers/media/rc/meson-ir.c:55:#define REG1_RESET		BIT(0)
drivers/media/platform/atmel/atmel-isc.h:73:#define WB_ENABLE	BIT(0)
drivers/media/platform/atmel/atmel-isc-regs.h:16:#define ISC_CTRL_CAPTURE	BIT(0)
drivers/media/platform/atmel/atmel-isc-regs.h:24:#define ISC_PFE_CFG0_HPOL_LOW   BIT(0)
drivers/media/platform/atmel/atmel-isc-regs.h:220:#define ISC_HIS_CTRL_EN			BIT(0)
drivers/media/platform/seco-cec/seco-cec.h:36:#define BRA_HOST_BUSY			BIT(0)
drivers/media/platform/seco-cec/seco-cec.h:42:#define BRA_INTREN			BIT(0)
drivers/media/platform/seco-cec/seco-cec.h:133:#define SECOCEC_STATUS_MSG_RECEIVED_MASK	BIT(0)
drivers/media/platform/vsp1/vsp1_dl.h:21:#define VSP1_DL_FRAME_END_COMPLETED		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:19:#define VI6_CMD_STRCMD			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:36:#define VI6_WFP_IRQ_ENB_FREE		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:40:#define VI6_WFP_IRQ_STA_FRE		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:67:#define VI6_DL_CTRL_DLE			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:74:#define VI6_DL_SWAP_BTS			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:82:#define VI6_DL_EXT_CTRL_EXT		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:84:#define VI6_DL_EXT_AUTOFLD_INT		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:135:#define VI6_RPF_DSWAP_P_BTS		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:196:#define VI6_RPF_CKEY_CTRL_SAPE0		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:284:#define VI6_WPF_DSWAP_P_BTS		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:311:#define VI6_WPF_WRBCK_CTRL_WBMD		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:321:#define VI6_UIF_DISCOM_DOCMCR_CMPR	BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:325:#define VI6_UIF_DISCOM_DOCMSTR_CMPST	BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:329:#define VI6_UIF_DISCOM_DOCMCLSTR_CMPCLST	BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:333:#define VI6_UIF_DISCOM_DOCMIENR_CMPIEN		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:413:#define VI6_SRU_CTRL0_EN		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:510:#define VI6_LUT_CTRL_EN			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:525:#define VI6_CLU_CTRL_EN			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:532:#define VI6_HST_CTRL_EN			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:539:#define VI6_HSI_CTRL_EN			BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:690:#define VI6_HGO_REGRST_RCLEA		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:716:#define VI6_HGT_REGRST_RCLEA		BIT(0)
drivers/media/platform/vsp1/vsp1_regs.h:729:#define VI6_LIF_CTRL_LIF_EN		BIT(0)
drivers/media/platform/s5p-mfc/s5p_mfc_common.h:770:#define MFC_V5_BIT	BIT(0)
drivers/media/platform/cadence/cdns-csi2rx.c:27:#define CSI2RX_SOFT_RESET_FRONT				BIT(0)
drivers/media/platform/cadence/cdns-csi2rx.c:36:#define CSI2RX_STREAM_CTRL_START			BIT(0)
drivers/media/platform/ti-vpe/vpe.c:327:#define	Q_DATA_FRAME_1D			BIT(0)
drivers/media/platform/ti-vpe/vpe_regs.h:51:#define VPE_INT0_LIST0_COMPLETE		BIT(0)
drivers/media/platform/ti-vpe/vpe_regs.h:77:#define VPE_INT0_CHANNEL_GROUP0		BIT(0)
drivers/media/platform/ti-vpe/vpe_regs.h:90:#define VPE_VPEDMA_CLK_ENABLE		BIT(0)
drivers/media/platform/ti-vpe/vpe_regs.h:203:#define VPE_MDT_TEMPMAX_BYPASS		BIT(0)
drivers/media/platform/ti-vpe/vpe_regs.h:280:#define VPE_FMD_ENABLE			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:32:#define TREF_TREF			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:36:#define SRST_SRST			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:46:#define PHYCNT_ENABLE_0			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:51:#define CHKSUM_CRC_EN			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:75:#define FLD_FLD_EN			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:197:#define PHTC_TESTCLR			BIT(0)
drivers/media/platform/rcar-vin/rcar-csi2.c:302:#define PHCLM_STOPSTATECKL		BIT(0)
drivers/media/platform/rcar-vin/rcar-core.c:948:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:951:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 1, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:955:	{ .csi = RVIN_CSI20, .channel = 1, .vin = 2, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:960:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:964:	{ .csi = RVIN_CSI41, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:967:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 5, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:971:	{ .csi = RVIN_CSI20, .channel = 1, .vin = 6, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:976:	{ .csi = RVIN_CSI41, .channel = 1, .vin = 7, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:992:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:995:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 1, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1001:	{ .csi = RVIN_CSI21, .channel = 0, .vin = 2, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1007:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1013:	{ .csi = RVIN_CSI41, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1016:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 5, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1022:	{ .csi = RVIN_CSI21, .channel = 0, .vin = 6, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1028:	{ .csi = RVIN_CSI41, .channel = 1, .vin = 7, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1046:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1048:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 1, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1056:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1060:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1062:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 5, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1070:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 7, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1086:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1089:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 1, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1093:	{ .csi = RVIN_CSI20, .channel = 1, .vin = 2, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1098:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1102:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1105:	{ .csi = RVIN_CSI20, .channel = 0, .vin = 5, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1109:	{ .csi = RVIN_CSI20, .channel = 1, .vin = 6, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1114:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 7, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1130:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1135:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1149:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1155:	{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1157:	{ .csi = RVIN_CSI41, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/rcar-vin/rcar-core.c:1163:	{ .csi = RVIN_CSI41, .channel = 1, .vin = 7, .mask = BIT(0) },
drivers/media/platform/rcar-vin/rcar-core.c:1177:	{ .csi = RVIN_CSI40, .channel = 0, .vin = 4, .mask = BIT(0) | BIT(3) },
drivers/media/platform/exynos4-is/fimc-lite-reg.h:105:#define FLITE_REG_CISTATUS_IRQ_CAM		BIT(0)
drivers/media/platform/exynos4-is/fimc-lite-reg.h:111:#define FLITE_REG_CISTATUS2_FRMEND		BIT(0)
drivers/media/platform/exynos4-is/fimc-lite-reg.h:120:#define FLITE_REG_CIGENERAL_CAM_B		BIT(0)
drivers/media/platform/exynos4-is/fimc-reg.h:64:#define FIMC_REG_CIGCTRL_INTERLACE		BIT(0)
drivers/media/platform/exynos4-is/fimc-reg.h:235:#define FIMC_REG_MSCTRL_ENVID			BIT(0)
drivers/media/platform/vim2m.c:64:#define MEM2MEM_CAPTURE	BIT(0)
drivers/media/platform/vim2m.c:75:#define MEM2MEM_HFLIP	BIT(0)
drivers/media/platform/rcar_drif.c:117:#define RCAR_DRIF_SICTR_RESET			BIT(0)
drivers/media/platform/rcar_drif.c:128:#define RCAR_DRIF_BUF_DONE			BIT(0)	/* DMA completed */
drivers/media/platform/rcar_drif.c:950:		sdr->cur_ch_mask = BIT(0);
drivers/media/platform/mtk-vpu/mtk_vpu.c:230:	return vpu_cfg_readl(vpu, VPU_RESET) & BIT(0);
drivers/media/platform/rcar_fdp1.c:50:#define FDP1_CAPTURE		BIT(0)
drivers/media/platform/rcar_fdp1.c:67:#define FD1_CTL_CMD_STRCMD		BIT(0)
drivers/media/platform/rcar_fdp1.c:71:#define FD1_CTL_SGCMD_SGEN		BIT(0)
drivers/media/platform/rcar_fdp1.c:75:#define FD1_CTL_REGEND_REGEND		BIT(0)
drivers/media/platform/rcar_fdp1.c:84:#define FD1_CTL_CHACT_RD0		BIT(0)
drivers/media/platform/rcar_fdp1.c:95:#define FD1_CTL_CLKCTRL_CSTP_N		BIT(0)
drivers/media/platform/rcar_fdp1.c:99:#define FD1_CTL_SRESET_SRST		BIT(0)
drivers/media/platform/rcar_fdp1.c:108:#define FD1_CTL_STATUS_BSY		BIT(0)
drivers/media/platform/rcar_fdp1.c:122:#define FD1_CTL_IRQ_FREE		BIT(0)
drivers/media/platform/rcar_fdp1.c:187:#define FD1_RWPF_SWAP_BYTE		BIT(0)
drivers/media/platform/rcar_fdp1.c:2111:				     FDP1_NEXTFIELD, BIT(0), FDP1_FIXED3D,
drivers/media/platform/qcom/camss/camss-vfe-4-1.c:20:#define VFE_0_GLOBAL_RESET_CMD_CORE	BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-1.c:43:#define VFE_0_IRQ_CMD_GLOBAL_CLEAR	BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-1.c:46:#define VFE_0_IRQ_MASK_0_CAMIF_SOF			BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-1.c:55:#define VFE_0_IRQ_MASK_1_CAMIF_ERROR			BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-1.c:65:#define VFE_0_IRQ_STATUS_0_CAMIF_SOF			BIT(0)
drivers/media/platform/qcom/camss/camss-ispif.c:551:		val &= ~(BIT(1) | BIT(0));
drivers/media/platform/qcom/camss/camss-vfe-4-7.c:20:#define VFE_0_GLOBAL_RESET_CMD_CORE	BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-7.c:48:#define VFE_0_IRQ_CMD_GLOBAL_CLEAR	BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-7.c:51:#define VFE_0_IRQ_MASK_0_CAMIF_SOF			BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-7.c:60:#define VFE_0_IRQ_MASK_1_CAMIF_ERROR			BIT(0)
drivers/media/platform/qcom/camss/camss-vfe-4-7.c:70:#define VFE_0_IRQ_STATUS_0_CAMIF_SOF			BIT(0)
drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c:32:#define CSIPHY_3PH_LNn_CFG6_SWI_FORCE_INIT_EXIT	BIT(0)
drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c:36:#define CSIPHY_3PH_LNn_CFG8_SWI_SKIP_WAKEUP	BIT(0)
drivers/media/platform/qcom/camss/camss-csiphy-3ph-1-0.c:44:#define CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_COMMON_PWRDN_B	BIT(0)
drivers/media/platform/qcom/camss/camss-csid.c:37:#define CAMSS_CSID_CID_n_CFG_ISPIF_EN	BIT(0)
drivers/media/platform/qcom/venus/hfi_venus_io.h:14:#define VBIF_AXI_HALT_CTRL0_HALT_REQ		BIT(0)
drivers/media/platform/qcom/venus/hfi_venus_io.h:15:#define VBIF_AXI_HALT_CTRL1_HALT_ACK		BIT(0)
drivers/media/platform/qcom/venus/hfi_venus_io.h:104:#define WRAPPER_CPU_STATUS_WFI			BIT(0)
drivers/media/platform/am437x/am437x-vpfe_regs.h:122:#define VPFE_VDINT0				BIT(0)
drivers/media/platform/tegra-cec/tegra_cec.h:82:#define TEGRA_CEC_INT_STAT_TX_REGISTER_EMPTY			BIT(0)
drivers/media/platform/tegra-cec/tegra_cec.h:96:#define TEGRA_CEC_INT_MASK_TX_REGISTER_EMPTY			BIT(0)
drivers/media/platform/s3c-camif/camif-regs.h:68:#define  CIGCTRL_CAM_INTERLACE			BIT(0)
drivers/media/platform/s3c-camif/camif-regs.h:229:#define  MSCTRL_ENVID_M				BIT(0)
drivers/media/platform/xilinx/xilinx-vip.h:39:#define XVIP_CTRL_CONTROL_SW_ENABLE		BIT(0)
drivers/media/platform/xilinx/xilinx-vip.h:46:#define XVIP_CTRL_STATUS_PROC_STARTED		BIT(0)
drivers/media/platform/xilinx/xilinx-vip.h:49:#define XVIP_CTRL_ERROR_SLAVE_EOL_EARLY		BIT(0)
drivers/media/platform/xilinx/xilinx-vip.h:54:#define XVIP_CTRL_IRQ_ENABLE_PROC_STARTED	BIT(0)
drivers/media/platform/aspeed-video.c:60:#define  VE_SEQ_CTRL_TRIG_MODE_DET	BIT(0)
drivers/media/platform/aspeed-video.c:82:#define  VE_CTRL_HSYNC_POL		BIT(0)
drivers/media/platform/aspeed-video.c:123:#define  VE_COMP_CTRL_VQ_DCT_ONLY	BIT(0)
drivers/media/platform/aspeed-video.c:167:#define  VE_INTERRUPT_MODE_DETECT_WD	BIT(0)
drivers/media/platform/coda/imx-vdoa.c:53:#define VDOASRR_SWRST		BIT(0)
drivers/media/platform/coda/imx-vdoa.c:56:#define VDOAIE_EIEOT		BIT(0)
drivers/media/platform/coda/imx-vdoa.c:59:#define VDOAIST_EOT		BIT(0)
drivers/media/platform/coda/coda_regs.h:347:#define		CODA_PARAM_CHANGE_RC_GOP			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:58:#define ISPCCP2_SYSSTATUS_RESET_DONE	BIT(0)
drivers/media/platform/omap3isp/ispreg.h:71:#define ISPCCP2_LC01_IRQSTATUS_LC0_SSC_IRQ	BIT(0)
drivers/media/platform/omap3isp/ispreg.h:76:#define ISPCCP2_LCM_IRQSTATUS_EOF_IRQ		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:80:#define ISPCCP2_CTRL_IF_EN		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:105:#define ISPCCP2_LCx_CTRL_CHAN_EN		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:130:#define ISPCCP2_LCM_CTRL_CHAN_EN               BIT(0)
drivers/media/platform/omap3isp/ispreg.h:520:#define ISP_SYSCONFIG_AUTOIDLE			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:529:#define IRQ0ENABLE_CSIA_IRQ			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:562:#define IRQ0STATUS_CSIA_IRQ			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:842:#define ISPRSZ_PCR_ENABLE			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1169:#define ISPCCDC_LSC_ENABLE			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1200:#define ISPCSI2_SYSCONFIG_AUTO_IDLE		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1203:#define ISPCSI2_SYSSTATUS_RESET_DONE		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1229:#define ISPCSI2_CTRL_IF_EN			BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1329:#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS1		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1359:#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS1		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1379:#define ISPCSI2_CTX_CTRL1_CTX_EN		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1411:#define ISPCSI2_CTX_IRQENABLE_FS_IRQ		BIT(0)
drivers/media/platform/omap3isp/ispreg.h:1421:#define ISPCSI2_CTX_IRQSTATUS_FS_IRQ		BIT(0)
drivers/media/platform/stm32/stm32-dcmi.c:58:#define CR_CAPTURE	BIT(0)
drivers/media/platform/stm32/stm32-dcmi.c:73:#define SR_HSYNC	BIT(0)
drivers/media/platform/stm32/stm32-dcmi.c:81:#define IT_FRAME	BIT(0)
drivers/media/platform/stm32/stm32-cec.c:31:#define CECEN		BIT(0)
drivers/media/platform/stm32/stm32-cec.c:54:#define RXBR		BIT(0)
drivers/media/platform/vicodec/codec-fwht.h:62:#define FWHT_FL_IS_INTERLACED		BIT(0)
drivers/media/platform/vicodec/codec-fwht.h:131:#define FWHT_FRAME_PCODED	BIT(0)
drivers/media/platform/sunxi/sun4i-csi/sun4i_csi.h:31:#define CSI_CPT_CTRL_IMAGE_START		BIT(0)
drivers/media/platform/sunxi/sun4i-csi/sun4i_csi.h:38:#define CSI_BUF_CTRL_DBE			BIT(0)
drivers/media/platform/sunxi/sun4i-csi/sun4i_csi.h:42:#define CSI_INT_CPT_DONE			BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:15:#define CSI_EN_CSI_EN				BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:51:#define CSI_CAP_CH0_SCAP_ON			BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:75:#define CSI_CH_SCALE_QUART_EN			BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:88:#define CSI_CH_STA_SCAP_STA			BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:98:#define CSI_CH_INT_EN_CD_INT_EN			BIT(0)
drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h:108:#define CSI_CH_INT_STA_CD_PD			BIT(0)
drivers/media/platform/sti/hva/hva-hw.c:58:#define CLK_GATING_HVC	BIT(0)
drivers/media/platform/sti/bdisp/bdisp-v4l2.c:25:#define BDISP_PARAMS            BIT(0) /* Config updated */
drivers/media/platform/sti/bdisp/bdisp-reg.h:163:#define BLT_STA1_IDLE           BIT(0)          /* BDISP idle */
drivers/media/platform/sti/bdisp/bdisp-reg.h:167:#define BLT_INS_S1_MASK         (BIT(0) | BIT(1) | BIT(2))
drivers/media/platform/sti/c8sectpfe/c8sectpfe-core.h:120:#define MEMDMAENABLE			BIT(0)
drivers/media/platform/sti/c8sectpfe/c8sectpfe-core.h:143:#define C8SECTPFE_SERIAL_NOT_PARALLEL   BIT(0)
drivers/media/platform/sti/c8sectpfe/c8sectpfe-core.h:154:#define C8SECTPFE_TAG_ENABLE             BIT(0)
drivers/media/platform/sti/c8sectpfe/c8sectpfe-core.h:183:#define C8SECTPFE_MASK_FIFO_OVERFLOW     BIT(0)
drivers/media/platform/sti/c8sectpfe/c8sectpfe-core.h:193:#define C8SECTPFE_SYS_ENABLE             BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:46:#define CEC_LINE_INACTIVE_EN   BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:52:#define CEC_TX_ARRAY_EN          BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:66:#define CEC_TX_DONE_IRQ_EN   BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:75:#define CEC_IN_FILTER_EN    BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:83:#define CEC_TX_DONE_STS       BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:107:#define CEC_SBIT_TOUT_48MS (BIT(0) | BIT(1))
drivers/media/platform/sti/cec/stih-cec.c:109:#define CEC_DBIT_TOUT_27MS BIT(0)
drivers/media/platform/sti/cec/stih-cec.c:111:#define CEC_DBIT_TOUT_29MS (BIT(0) | BIT(1))
drivers/media/platform/davinci/vpss.c:39:#define DM365_ISP5_PCCR_BL_CLK_ENABLE		BIT(0)
drivers/media/platform/renesas-ceu.c:94:#define CEU_CAPSR_CE			BIT(0)
drivers/media/platform/renesas-ceu.c:98:#define CEU_CSTRST_CPTON		BIT(0)
drivers/media/platform/renesas-ceu.c:107:#define CEU_CEIER_CPE			BIT(0)
drivers/media/platform/mtk-mdp/mtk_mdp_core.h:27:#define MTK_MDP_FMT_FLAG_OUTPUT		BIT(0)
drivers/media/platform/mtk-mdp/mtk_mdp_core.h:30:#define MTK_MDP_VPU_INIT		BIT(0)
drivers/media/platform/meson/ao-cec-g12a.c:63:#define CECB_GEN_CNTL_RESET		BIT(0)
drivers/media/platform/meson/ao-cec-g12a.c:105:#define CECB_INTR_DONE			BIT(0)
drivers/media/platform/meson/ao-cec-g12a.c:117:#define CECB_CTRL_SEND		BIT(0)
drivers/media/platform/meson/ao-cec-g12a.c:167:#define CECB_LOCK_BUF_EN	BIT(0)
drivers/media/platform/meson/ao-cec.c:37:#define CEC_GEN_CNTL_RESET		BIT(0)
drivers/media/platform/mtk-jpeg/mtk_jpeg_core.h:18:#define MTK_JPEG_FMT_FLAG_DEC_OUTPUT	BIT(0)
drivers/extcon/extcon-intel-cht-wc.c:25:#define CHT_WC_CHGRCTRL0_CHGRRESET	BIT(0)
drivers/extcon/extcon-intel-cht-wc.c:35:#define CHT_WC_CHGRCTRL1_FUSB_INLMT_100		BIT(0)
drivers/extcon/extcon-intel-cht-wc.c:62:#define CHT_WC_CHGDISCTRL_OUT		BIT(0)
drivers/extcon/extcon-intel-cht-wc.c:71:#define CHT_WC_PWRSRC_VBUS		BIT(0)
drivers/extcon/extcon-intel-cht-wc.c:81:#define CHT_WC_VBUS_GPIO_CTLO_OUTPUT	BIT(0)
drivers/extcon/extcon-axp288.c:29:#define PS_STAT_VBUS_TRIGGER		BIT(0)
drivers/extcon/extcon-axp288.c:36:#define BC_GLOBAL_RUN			BIT(0)
drivers/extcon/extcon-axp288.c:53:#define USB_STAT_BUS_STAT_MASK		(BIT(3)|BIT(2)|BIT(1)|BIT(0))
drivers/extcon/extcon-sm5502.h:265:#define SM5502_IRQ_INT1_ATTACH_MASK		BIT(0)
drivers/extcon/extcon-sm5502.h:273:#define SM5502_IRQ_INT2_VBUS_DET_MASK		BIT(0)
drivers/extcon/extcon-rt8973a.h:183:#define RT8973A_INT1_ATTACH_MASK		BIT(0)
drivers/extcon/extcon-rt8973a.h:191:#define RT8973A_INT2_UVLOT_MASK			BIT(0)
drivers/extcon/extcon-intel-mrfld.c:21:#define BCOVE_USBIDCTRL_ID		BIT(0)
drivers/extcon/extcon-intel-mrfld.c:26:#define BCOVE_USBIDSTS_GND		BIT(0)
drivers/extcon/extcon-intel-mrfld.c:40:#define BCOVE_CHGRCTRL0_CHGRRESET	BIT(0)
drivers/leds/leds-lm3601x.c:29:#define LM3601X_MODE_IR_DRV	BIT(0)
drivers/leds/leds-lm3601x.c:31:#define LM3601X_MODE_STROBE	(BIT(0) | BIT(1))
drivers/leds/leds-lm3601x.c:41:#define LM3601X_FLASH_TIME_OUT	BIT(0)
drivers/leds/leds-max77650.c:26:#define MAX77650_LED_TOP_DEFAULT	BIT(0)
drivers/leds/leds-lm3532.c:47:#define LM3532_CTRL_A_ENABLE	BIT(0)
drivers/leds/leds-lm3532.c:60:#define LM3532_I2C_CTRL		BIT(0)
drivers/leds/leds-lm3692x.c:34:#define LM3692X_SW_RESET	BIT(0)
drivers/leds/leds-lm3692x.c:35:#define LM3692X_DEVICE_EN	BIT(0)
drivers/leds/leds-lm3692x.c:43:#define LM3692X_BL_ADJ_POL	BIT(0)
drivers/leds/leds-lm3692x.c:60:#define LM3692X_PWM_FILTER_100	BIT(0)
drivers/leds/leds-lm3692x.c:62:#define LM3692X_PWM_FILTER_200	(BIT(0) | BIT(1))
drivers/leds/leds-lm3692x.c:74:#define LM3692X_OCP_PROT_1A	BIT(0)
drivers/leds/leds-lm3692x.c:76:#define LM3692X_OCP_PROT_1_5A	(BIT(0) | BIT(1))
drivers/leds/leds-lm3692x.c:85:#define LM3692X_FAULT_CTRL_OVP BIT(0)
drivers/leds/leds-lm3692x.c:91:#define LM3692X_FAULT_FLAG_OVP BIT(0)
drivers/leds/leds-menf21bmc.c:19:#define BMC_BIT_LED_STATUS	BIT(0)
drivers/leds/leds-lm3697.c:29:#define LM3697_SW_RESET		BIT(0)
drivers/leds/leds-lm3697.c:31:#define LM3697_CTRL_A_EN	BIT(0)
drivers/leds/leds-an30259a.c:20:#define AN30259A_LED_SRESET BIT(0)
drivers/leds/leds-nic78bx.c:13:#define NIC78BX_USER1_GREEN_LED		BIT(0)
drivers/leds/leds-is31fl32xx.c:25:#define IS31FL32XX_SHUTDOWN_SSD_DISABLE BIT(0)
drivers/leds/leds-sc27xx-bltc.c:17:#define SC27XX_RGB_PD		BIT(0)
drivers/leds/leds-sc27xx-bltc.c:27:#define SC27XX_LED_RUN		BIT(0)
drivers/leds/leds-ot200.c:34:		.mask = BIT(0),
drivers/leds/leds-ot200.c:79:		.mask = BIT(0),
drivers/leds/leds-mt6323.c:59:#define MT6323_ISINK_SFSTR0_EN_MASK	BIT(0)
drivers/leds/leds-mt6323.c:60:#define MT6323_ISINK_SFSTR0_EN		BIT(0)
drivers/leds/leds-lp8501.c:57:#define LP8501_INT_CLK			BIT(0)
drivers/thunderbolt/tb_msgs.h:121:#define ICM_FLAGS_ERROR			BIT(0)
drivers/thunderbolt/tb_msgs.h:163:#define ICM_SWITCH_USED			BIT(0)
drivers/thunderbolt/dma_port.c:33:#define MAIL_IN_OP_REQUEST		BIT(0)
drivers/thunderbolt/icm.c:127:#define INTEL_VSS_FLAGS_RTD3	BIT(0)
drivers/thunderbolt/nhi_regs.h:125:#define REG_FW_STS_ICM_EN		BIT(0)
drivers/thunderbolt/nhi_regs.h:140:#define VS_CAP_18_DONE			BIT(0)
drivers/thunderbolt/nhi_regs.h:143:#define VS_CAP_19_VALID			BIT(0)
drivers/slimbus/qcom-ngd-ctrl.c:24:#define	NGD_CFG_ENABLE		BIT(0)
drivers/auxdisplay/ht16k33.c:25:#define REG_SYSTEM_SETUP_OSC_ON		BIT(0)
drivers/auxdisplay/ht16k33.c:28:#define REG_DISPLAY_SETUP_ON		BIT(0)
drivers/auxdisplay/ht16k33.c:31:#define REG_ROWINT_SET_INT_EN		BIT(0)
drivers/auxdisplay/img-ascii-lcd.c:124:#define SEAD3_REG_CPLD_STATUS_BUSY	BIT(0)
drivers/rpmsg/qcom_glink_native.h:9:#define GLINK_FEATURE_INTENT_REUSE	BIT(0)
drivers/pinctrl/pinctrl-rockchip.c:68:#define IOMUX_GPIO_ONLY		BIT(0)
drivers/pinctrl/pinctrl-rockchip.c:851:		.route_val = BIT(16) | BIT(0),
drivers/pinctrl/pinctrl-rockchip.c:999:		.route_val = BIT(16) | BIT(16 + 1) | BIT(0),
drivers/pinctrl/pinctrl-gemini.c:123:#define SFLASH_PADS_DISABLE	BIT(0)
drivers/pinctrl/pinctrl-zynq.c:945:#define ZYNQ_PINCONF_TRISTATE		BIT(0)
drivers/pinctrl/zte/pinctrl-zx.c:22:#define ZX_PULL_DOWN		BIT(0)
drivers/pinctrl/mvebu/pinctrl-dove.c:38:#define SD0_GPIO_SEL		BIT(0)
drivers/pinctrl/mvebu/pinctrl-dove.c:52:#define  SSP_ON_AU1		BIT(0)
drivers/pinctrl/mvebu/pinctrl-dove.c:55:#define  NAND_GPIO_EN		BIT(0)
drivers/pinctrl/mvebu/pinctrl-dove.c:232:		*config |= BIT(0);
drivers/pinctrl/mvebu/pinctrl-dove.c:236:		*config &= ~(BIT(2) | BIT(0));
drivers/pinctrl/mvebu/pinctrl-dove.c:239:		*config &= ~BIT(0);
drivers/pinctrl/mvebu/pinctrl-dove.c:261:			   (config & BIT(0)) ? TWSI_OPTION3_GPIO : 0);
drivers/pinctrl/mvebu/pinctrl-armada-39x.c:21:	V_88F6920 = BIT(0),
drivers/pinctrl/mvebu/pinctrl-armada-38x.c:21:	V_88F6810 = BIT(0),
drivers/pinctrl/mvebu/pinctrl-armada-cp110.c:32:	V_ARMADA_7K = BIT(0),
drivers/pinctrl/mvebu/pinctrl-armada-37xx.c:166:	PIN_GRP_GPIO("jtag", 20, 5, BIT(0), "jtag"),
drivers/pinctrl/mvebu/pinctrl-armada-37xx.c:194:	PIN_GRP_GPIO("usb32_drvvbus0", 0, 1, BIT(0), "drvbus"),
drivers/pinctrl/mvebu/pinctrl-armada-xp.c:31:	V_MV78230	= BIT(0),
drivers/pinctrl/pinctrl-amd.c:660:		arg = (pin_reg >> PULL_DOWN_ENABLE_OFF) & BIT(0);
drivers/pinctrl/pinctrl-amd.c:664:		arg = (pin_reg >> PULL_UP_SEL_OFF) & (BIT(0) | BIT(1));
drivers/pinctrl/pinctrl-amd.c:707:			pin_reg |= (arg & BIT(0)) << PULL_DOWN_ENABLE_OFF;
drivers/pinctrl/pinctrl-amd.c:712:			pin_reg |= (arg & BIT(0)) << PULL_UP_SEL_OFF;
drivers/pinctrl/pinctrl-amd.c:714:			pin_reg |= ((arg>>1) & BIT(0)) << PULL_UP_ENABLE_OFF;
drivers/pinctrl/sprd/pinctrl-sprd.c:51:#define SLEEP_OUTPUT			BIT(0)
drivers/pinctrl/sprd/pinctrl-sprd.c:80:	AP_SLEEP = BIT(0),
drivers/pinctrl/intel/pinctrl-cherryview.c:55:#define CHV_PADCTRL0_GPIORXSTATE	BIT(0)
drivers/pinctrl/intel/pinctrl-intel.h:121:#define PINCTRL_FEATURE_DEBOUNCE	BIT(0)
drivers/pinctrl/intel/pinctrl-intel.c:59:#define PADCFG0_GPIOTXSTATE		BIT(0)
drivers/pinctrl/intel/pinctrl-intel.c:71:#define PADCFG2_DEBEN			BIT(0)
drivers/pinctrl/intel/pinctrl-baytrail.c:64:#define BYT_LEVEL		BIT(0)
drivers/pinctrl/nomadik/pinctrl-abx500.c:300:					!!(af.alta_val & BIT(0)));
drivers/pinctrl/nomadik/pinctrl-abx500.c:321:				af.alt_bit1, !!(af.altb_val & BIT(0)));
drivers/pinctrl/nomadik/pinctrl-abx500.c:339:				af.alt_bit2, !!(af.altc_val & BIT(0)));
drivers/pinctrl/qcom/pinctrl-ssbi-mpp.c:679:		pin->output_value = !!(ctrl & BIT(0));
drivers/pinctrl/qcom/pinctrl-ssbi-mpp.c:711:		pin->output_value = !!(ctrl & BIT(0));
drivers/pinctrl/qcom/pinctrl-ssbi-mpp.c:717:		pin->output_value = !!(ctrl & BIT(0));
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:26:#define PM8XXX_GPIO_MODE_ENABLED	BIT(0)
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:367:			banks |= BIT(0) | BIT(1);
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:372:			banks |= BIT(0) | BIT(1);
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:376:			banks |= BIT(0);
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:402:	if (banks & BIT(0)) {
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:655:	pin->output_value = val & BIT(0);
drivers/pinctrl/qcom/pinctrl-ssbi-gpio.c:672:	pin->disable = val & BIT(0);
drivers/pinctrl/aspeed/pinmux-aspeed.h:263: *         .mask = BIT(0),
drivers/pinctrl/sirf/pinctrl-prima2.c:137:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |
drivers/pinctrl/sirf/pinctrl-prima2.c:161:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |
drivers/pinctrl/sirf/pinctrl-prima2.c:188:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |
drivers/pinctrl/sirf/pinctrl-prima2.c:217:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |
drivers/pinctrl/sirf/pinctrl-prima2.c:326:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3),
drivers/pinctrl/sirf/pinctrl-prima2.c:343:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3),
drivers/pinctrl/sirf/pinctrl-prima2.c:654:		.mask = BIT(0) | BIT(1),
drivers/pinctrl/sirf/pinctrl-prima2.c:752:	.funcmask = BIT(0),
drivers/pinctrl/sirf/pinctrl-prima2.c:803:	.funcmask = BIT(0),
drivers/pinctrl/sirf/pinctrl-prima2.c:804:	.funcval = BIT(0),
drivers/pinctrl/sirf/pinctrl-atlas6.c:328:		.mask = BIT(0) | BIT(1) | BIT(2) | BIT(3),
drivers/pinctrl/sirf/pinctrl-atlas6.c:348:		.mask = BIT(0) | BIT(2) | BIT(3),
drivers/pinctrl/sirf/pinctrl-atlas6.c:649:		.mask = BIT(0) | BIT(1),
drivers/pinctrl/sirf/pinctrl-atlas7.c:60:#define DS0	BIT(0)
drivers/pinctrl/sirf/pinctrl-atlas7.c:102:#define PD	BIT(0)
drivers/pinctrl/sirf/pinctrl-atlas7.c:103:#define PE	BIT(0)
drivers/pinctrl/sirf/pinctrl-atlas7.c:329:#define ATLAS7_GPIO_CTL_INTR_LOW_MASK		BIT(0)
drivers/pinctrl/pinctrl-axp209.c:41:#define AXP813_MUX_ADC			(BIT(2) | BIT(0))
drivers/pinctrl/pinctrl-axp209.c:84:	.ldo_mask = BIT(0) | BIT(1),
drivers/pinctrl/pinctrl-axp209.c:85:	.adc_mask = BIT(0) | BIT(1),
drivers/pinctrl/pinctrl-axp209.c:93:	.ldo_mask = BIT(0) | BIT(1),
drivers/pinctrl/pinctrl-axp209.c:94:	.adc_mask = BIT(0),
drivers/pinctrl/stm32/pinctrl-stm32.h:22:#define STM32MP_PKG_AA		BIT(0)
drivers/pinctrl/pinctrl-rza1.c:65:#define MUX_FUNC_PFC_MASK		BIT(0)
drivers/pinctrl/pinctrl-rza1.c:70:#define MUX_FLAGS_BIDIR			BIT(0)
drivers/pinctrl/pinctrl-lpc18xx.c:28:#define LPC18XX_SCU_REG_ENAIO2_DAC	BIT(0)
drivers/pinctrl/pinctrl-lpc18xx.c:43:#define LPC18XX_SCU_I2C0_EFP		BIT(0)
drivers/pinctrl/pinctrl-rk805.c:121:#define RK805_GPIO0_VAL_MSK	BIT(0)
drivers/pinctrl/pinctrl-st.c:296:#define ST_IRQ_EDGE_FALLING		BIT(0)
drivers/pinctrl/pinctrl-st.c:298:#define ST_IRQ_EDGE_BOTH		(BIT(0) | BIT(1))
drivers/pinctrl/uniphier/pinctrl-uniphier.h:149:#define UNIPHIER_PINCTRL_CAPS_DBGMUX_SEPARATE	BIT(0)
drivers/pinctrl/freescale/pinctrl-imx.h:124:#define SHARE_MUX_CONF_REG	BIT(0)
drivers/pinctrl/freescale/pinctrl-imx1-core.c:53:#define MX1_MUX_FUNCTION(val) (BIT(0) & val)
drivers/mux/adg792a.c:16:#define ADG792A_LDSW		BIT(0)
drivers/remoteproc/qcom_q6v5_adsp.c:216:			val, (val & BIT(0)) != 0, 10, BOOT_FSM_TIMEOUT);
drivers/remoteproc/st_slim_rproc.c:26:#define SLIM_EN_RUN			BIT(0)
drivers/remoteproc/st_slim_rproc.c:29:#define SLIM_CLK_GATE_DIS		BIT(0)
drivers/remoteproc/st_slim_rproc.c:44:#define SLIM_STBUS_SYNC_DIS		BIT(0)
drivers/remoteproc/qcom_q6v5_mss.c:74:#define Q6SS_STOP_CORE			BIT(0)
drivers/remoteproc/qcom_q6v5_mss.c:82:#define Q6SS_L2DATA_SLP_NRET_N_0	BIT(0)
drivers/remoteproc/qcom_q6v5_mss.c:492:				val, (val & BIT(0)) != 0, 10, BOOT_FSM_TIMEOUT);
drivers/remoteproc/imx_rproc.c:22:#define IMX7D_SW_M4C_NON_SCLR_RST	BIT(0)
drivers/remoteproc/qcom_q6v5_wcss.c:35:#define Q6SS_STOP_CORE			BIT(0)
drivers/remoteproc/qcom_q6v5_wcss.c:64:#define BHS_EN_REST_ACK		BIT(0)
drivers/remoteproc/da8xx_remoteproc.c:32:#define SYSCFG_CHIPSIG0 BIT(0)
drivers/net/phy/aquantia_main.c:49:#define MDIO_AN_TX_VEND_STATUS1_FULL_DUPLEX	BIT(0)
drivers/net/phy/aquantia_main.c:57:#define MDIO_AN_TX_VEND_INT_MASK2_LINK		BIT(0)
drivers/net/phy/aquantia_main.c:71:#define MDIO_AN_RX_VEND_STAT3_AFR		BIT(0)
drivers/net/phy/aquantia_main.c:112:#define VEND1_GLOBAL_INT_STD_MASK_ALL		BIT(0)
drivers/net/phy/aquantia_main.c:122:#define VEND1_GLOBAL_INT_VEND_MASK_GLOBAL3	BIT(0)
drivers/net/phy/bcm7xxx.c:33:#define  MII_BCM7XXX_AN_NULL_MSG_EN	BIT(0)
drivers/net/phy/marvell10g.c:35:	MV_PMA_BOOT_FATAL	= BIT(0),
drivers/net/phy/phy_device.c:687:	*devices_in_package &= ~BIT(0);
drivers/net/phy/mdio-xgene.h:66:#define BUSY_MASK			BIT(0)
drivers/net/phy/mdio-xgene.h:67:#define READ_CYCLE_MASK			BIT(0)
drivers/net/phy/intel-xway.c:26:#define XWAY_MDIO_INIT_LSTC		BIT(0)	/* Link state change */
drivers/net/phy/at803x.c:36:#define AT803X_INTR_ENABLE_WOL			BIT(0)
drivers/net/phy/phy.c:152:	if (phydev->is_c45 && !(phydev->c45_ids.devices_in_package & BIT(0)))
drivers/net/phy/phy.c:514:	if (phydev->is_c45 && !(phydev->c45_ids.devices_in_package & BIT(0)))
drivers/net/phy/mdio-mscc-miim.c:31:#define		PHY_CFG_PHY_ENA		(BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/phy/sfp.c:1423:	val |= BIT(0);
drivers/net/phy/dp83tc811.c:31:#define DP83811_RX_ERR_HF_INT_EN	BIT(0)
drivers/net/phy/dp83tc811.c:41:#define DP83811_JABBER_DET_INT_EN	BIT(0)
drivers/net/phy/dp83tc811.c:49:#define DP83811_LPS_INT_EN	BIT(0)
drivers/net/phy/dp83tc811.c:65:#define DP83811_WOL_MAGIC_EN	BIT(0)
drivers/net/phy/nxp-tja11xx.c:26:#define MII_ECTRL_WAKE_REQUEST		BIT(0)
drivers/net/phy/aquantia_hwmon.c:23:#define VEND1_THERMAL_STAT2_VALID		BIT(0)
drivers/net/phy/micrel.c:35:#define KSZPHY_OMSO_MII_OVERRIDE		BIT(0)
drivers/net/phy/micrel.c:498:#define MII_KSZ9031RN_EDPD_ENABLE	BIT(0)
drivers/net/phy/realtek.c:44:#define RTL_SUPPORTS_10000FULL			BIT(0)
drivers/net/phy/adin.c:54:#define   ADIN1300_INT_HW_IRQ_EN		BIT(0)
drivers/net/phy/adin.c:73:#define   ADIN1300_GE_SOFT_RESET		BIT(0)
drivers/net/phy/adin.c:84:#define   ADIN1300_GE_RGMII_EN			BIT(0)
drivers/net/phy/adin.c:97:#define   ADIN1300_GE_RMII_EN			BIT(0)
drivers/net/phy/dp83867.c:59:#define MII_DP83867_MICR_JABBER_INT_EN		BIT(0)
drivers/net/phy/dp83867.c:63:#define DP83867_RGMII_RX_CLK_DELAY_EN		BIT(0)
drivers/net/phy/dp83867.c:104:#define DP83867_CFG4_PORT_MIRROR_EN              BIT(0)
drivers/net/phy/dp83848.c:21:#define DP83848_MICR_INT_OE		BIT(0) /* Interrupt Output Enable */
drivers/net/phy/dp83848.c:25:#define DP83848_MISR_RHF_INT_EN		BIT(0) /* Receive Error Counter */
drivers/net/phy/dp83822.c:31:#define DP83822_PHYSCR_INT_OE		BIT(0) /* Interrupt Output Enable */
drivers/net/phy/dp83822.c:35:#define DP83822_RX_ERR_HF_INT_EN	BIT(0)
drivers/net/phy/dp83822.c:45:#define DP83822_JABBER_DET_INT_EN	BIT(0)
drivers/net/phy/dp83822.c:70:#define DP83822_WOL_MAGIC_EN	BIT(0)
drivers/net/phy/icplus.c:35:#define IP1001_RXPHASE_SEL		BIT(0)	/* Add delay on RX_CLK */
drivers/net/phy/icplus.c:45:#define IP101A_G_IRQ_LINK_CHANGE	BIT(0)
drivers/net/hyperv/hyperv_net.h:1180:#define RNDIS_PKTINFO_SUBALLOC BIT(0)
drivers/net/ethernet/pensando/ionic/ionic_if.h:311:	IONIC_LIF_CAP_ETH        = BIT(0),
drivers/net/ethernet/pensando/ionic/ionic_if.h:879:	IONIC_ETH_HW_VLAN_TX_TAG	= BIT(0),
drivers/net/ethernet/pensando/ionic/ionic_if.h:1370:	IONIC_RSS_TYPE_IPV4	= BIT(0),
drivers/net/ethernet/pensando/ionic/ionic_if.h:1487:	IONIC_RX_MODE_F_UNICAST    = BIT(0),
drivers/net/ethernet/pensando/ionic/ionic_if.h:1665:#define IONIC_QOS_CONFIG_F_ENABLE		BIT(0)
drivers/net/ethernet/pensando/ionic/ionic_lif.h:42:#define IONIC_QCQ_F_INITED		BIT(0)
drivers/net/ethernet/pensando/ionic/ionic_ethtool.c:14:#define PRIV_F_SW_DBG_STATS		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:202:#define SXGBE_CORE_RSS_CTL_RSSE		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:295:#define SXGBE_DMA_SOFT_RESET		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:297:#define SXGBE_DMA_AXI_UNDEF_BURST	BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:356:#define SXGBE_TX_START_DMA	BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:364:#define SXGBE_TX_ENABLE		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:369:#define SXGBE_RX_ENABLE		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:396:#define SXGBE_TX_FLOW_CTL_FCB	BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:400:#define SXGBE_RX_FLOW_CTL_ENABLE	BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:447:#define SXGBE_DMA_INT_ENA_TIE	BIT(0)	/* Transmit Interrupt */
drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h:486:#define SXGBE_DMA_INT_STATUS_TI		BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_common.h:143:#define LPI_CTRL_STATUS_TLPIEN	BIT(0)
drivers/net/ethernet/samsung/sxgbe/sxgbe_common.h:146:	tx_hard_error	= BIT(0),
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:12:#define TMOUTEN				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:49:#define MTXEE				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:54:#define MECIS				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:59:#define TXCEIE				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:64:#define EDPP				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:70:#define DECIS				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac5.h:72:#define TCEIE				BIT(0)
drivers/net/ethernet/stmicro/stmmac/stmmac_ptp.h:32:#define	PTP_TCR_TSENA		BIT(0)	/* Timestamp Enable */
drivers/net/ethernet/stmicro/stmmac/dwmac-qcom-ethqos.c:33:#define RGMII_CONFIG_DDR_MODE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-qcom-ethqos.c:59:#define SDCC_DLL_CONFIG2_DDR_CAL_EN		BIT(0)
drivers/net/ethernet/stmicro/stmmac/common.h:246:#define	PCS_RGSMIIIS_IRQ	BIT(0)	/* RGMII or SMII Interrupt */
drivers/net/ethernet/stmicro/stmmac/altr_tse_pcs.c:57:#define TSE_PCS_USE_SGMII_ENA				BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-meson8b.c:25:#define PRG_ETH0_RGMII_MODE		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c:179:#define EMAC_DUPLEX_FULL	BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c:189:#define EMAC_FRM_FLT_RXALL              BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c:223:#define EMAC_TX_FLOW_CTL_EN             BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c:226:#define EMAC_TX_INT             BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:272:#define RK3228_GMAC_TXCLK_DLY_ENABLE	GRF_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:273:#define RK3228_GMAC_TXCLK_DLY_DISABLE	GRF_CLR_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:510:#define RK3328_GMAC_TXCLK_DLY_ENABLE	GRF_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:511:#define RK3328_GMAC_TXCLK_DLY_DISABLE	GRF_CLR_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:513:#define RK3328_GMAC_RXCLK_DLY_DISABLE	GRF_CLR_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:1008:#define RK_MACPHY_ENABLE		GRF_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c:1009:#define RK_MACPHY_DISABLE		GRF_CLR_BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:29:#define XGMAC_CONFIG_TE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:46:#define XGMAC_CONFIG_RE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:57:#define XGMAC_FILTER_PR			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:93:#define XGMAC_RFE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:98:#define XGMAC_PWRDWN			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:107:#define XGMAC_TLPIEN			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:147:#define XGMAC_TMOUTEN			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:162:#define XGMAC_XB			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:176:#define XGMAC_L3PEN0			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:190:#define XGMAC_RSSE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:195:#define XGMAC_OB			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:252:#define XGMAC_MECIS			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:257:#define XGMAC_TXCEIE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:296:#define XGMAC_TXUNFIS			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:301:#define XGMAC_SWR			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:319:#define XGMAC_UNDEF			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:329:#define XGMAC_DECIS			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:332:#define XGMAC_TCEIE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:342:#define XGMAC_TXST			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:348:#define XGMAC_RXST			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:363:#define XGMAC_TIE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h:376:#define XGMAC_TI			BIT(0)
drivers/net/ethernet/stmicro/stmmac/descs.h:18:#define	RDES0_PAYLOAD_CSUM_ERR	BIT(0)
drivers/net/ethernet/stmicro/stmmac/descs.h:49:#define	 ERDES0_RX_MAC_ADDR	BIT(0)
drivers/net/ethernet/stmicro/stmmac/descs.h:61:#define	TDES0_DEFERRED			BIT(0)
drivers/net/ethernet/stmicro/stmmac/descs.h:94:#define	ETDES0_DEFERRED			BIT(0)
drivers/net/ethernet/stmicro/stmmac/stmmac.h:131:#define STMMAC_FLOW_ACTION_DROP		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:64:#define GMAC_PACKET_FILTER_PR		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:91:#define GMAC_RX_FLOW_CTRL_RFE		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:106:#define GMAC_INT_RGSMIIS		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:154:#define GMAC4_LPI_CTRL_STATUS_TLPIEN	BIT(0) /* Transmit LPI Entry */
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:166:#define GMAC_DEBUG_RPESTS		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:184:#define GMAC_CONFIG_RE			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:202:#define GMAC_HW_FEAT_MIISEL		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:355:#define MTL_DEBUG_TXPAUSED		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:370:#define MTL_DEBUG_RWCSTS		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:396:#define MTL_DEBUG_TXPAUSED		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:411:#define MTL_DEBUG_RWCSTS		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4.h:414:#define GMAC_PHYIF_CTRLSTATUS_TC		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:27:#define DMA_BUS_MODE_SFT_RESET		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:35:#define DMA_BUS_MODE_FB			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:47:#define DMA_STATUS_CHAN0		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:75:#define DMA_SYS_BUS_FB			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:115:#define DMA_CONTROL_ST			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:118:#define DMA_CONTROL_SR			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:139:#define DMA_CHAN_STATUS_TI		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_dma.h:156:#define DMA_CHAN_INTR_ENA_TIE		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-ipq806x.c:73:#define QSGMII_PHY_CDR_EN			BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac4_descs.h:47:#define TDES3_IP_HDR_ERROR		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac1000.h:36:#define	GMAC_INT_DISABLE_RGMII		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac1000.h:89:#define GMAC_RGSMIIIS_LNKMODE		BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac1000.h:194:#define GMAC_DEBUG_RPESTS	BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac-mediatek.c:41:#define ETH_FINE_DLY_RXC	BIT(0)
drivers/net/ethernet/stmicro/stmmac/dwmac_dma.h:60:#define DMA_AXI_UNDEF		BIT(0)
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_utils.h:316:#define HAL_ATLANTIC_RATE_10G        BIT(0)
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_b0.c:713:		if (is_rx_check_sum_enabled & BIT(0) &&
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_b0.c:739:		if ((rx_stat & BIT(0)) || rxd_wb->type & 0x1000U) {
drivers/net/ethernet/aquantia/atlantic/aq_nic.h:60:#define AQ_NIC_WOL_ENABLED	BIT(0)
drivers/net/ethernet/aquantia/atlantic/aq_common.h:47:#define AQ_NIC_RATE_10G        BIT(0)
drivers/net/ethernet/ti/netcp_ethss.c:109:#define SOFT_RESET_MASK				BIT(0)
drivers/net/ethernet/ti/netcp_ethss.c:110:#define SOFT_RESET				BIT(0)
drivers/net/ethernet/ti/netcp_ethss.c:120:#define MACSL_FULLDUPLEX			BIT(0)
drivers/net/ethernet/ti/netcp_ethss.c:186:#define TS_RX_ANX_F_EN				BIT(0)
drivers/net/ethernet/ti/netcp_ethss.c:231:#define EVENT_MSG_BITS (BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/ethernet/ti/netcp_ethss.c:2128:#define RGMII_REG_STATUS_LINK	BIT(0)
drivers/net/ethernet/ti/cpsw_sl.c:74:#define CPSW_SL_SOFT_RESET_BIT		BIT(0)
drivers/net/ethernet/ti/cpsw.c:355:	return (unsigned long)handle & BIT(0);
drivers/net/ethernet/ti/cpsw.c:360:	return (void *)((unsigned long)xdpf | BIT(0));
drivers/net/ethernet/ti/cpsw.c:365:	return (struct xdp_frame *)((unsigned long)handle & ~BIT(0));
drivers/net/ethernet/ti/cpsw_priv.h:223:#define TS_RX_EN            BIT(0)  /* Time Sync Receive Enable */
drivers/net/ethernet/ti/cpsw_priv.h:253:#define CPSW_V1_TS_RX_EN		BIT(0)
drivers/net/ethernet/ti/netcp.h:41:#define	SWITCH_TO_PORT_IN_TAGINFO	BIT(0)
drivers/net/ethernet/ti/netcp.h:47:#define ADDR_NEW			BIT(0)
drivers/net/ethernet/ti/netcp.h:99:#define ETH_SW_CAN_REMOVE_ETH_FCS	BIT(0)
drivers/net/ethernet/ti/davinci_emac.c:162:#define EMAC_MACCONTROL_FULLDUPLEXEN	BIT(0)
drivers/net/ethernet/ti/davinci_emac.c:187:#define EMAC_DM644X_MAC_IN_VECTOR_TX_INT_VEC	BIT(0)
drivers/net/ethernet/ti/davinci_cpdma.c:132:#define ACCESS_RO	BIT(0)
drivers/net/ethernet/ti/cpsw_sl.h:30:	CPSW_SL_CTL_FULLDUPLEX = BIT(0), /* Full Duplex mode */
drivers/net/ethernet/ti/netcp_sgmii.c:14:#define SGMII_SRESET_RESET		BIT(0)
drivers/net/ethernet/ti/netcp_sgmii.c:18:#define	SGMII_REG_STATUS_LINK		BIT(0)
drivers/net/ethernet/ti/netcp_sgmii.c:20:#define SGMII_REG_CONTROL_AUTONEG	BIT(0)
drivers/net/ethernet/ti/cpsw_ale.h:77:#define ALE_SECURE			BIT(0)
drivers/net/ethernet/ti/cpsw_ale.h:82:#define ALE_PORT_HOST			BIT(0)
drivers/net/ethernet/qlogic/qed/qed_vf.h:153:#define VFPF_UPDATE_RSS_CONFIG_FLAG       BIT(0)
drivers/net/ethernet/qlogic/qed/qed_vf.h:190:#define PFVF_ACQUIRE_CAP_DEFAULT_UNTAGGED	BIT(0)
drivers/net/ethernet/qlogic/qed/qed_vf.h:331:#define VFPF_RXQ_UPD_INIT_SGE_DEPRECATE_FLAG    BIT(0)
drivers/net/ethernet/qlogic/qed/qed_vf.h:423:#define VFPF_TPA_IPV4_EN_FLAG		BIT(0)
drivers/net/ethernet/qlogic/qed/qed_vf.h:430:#define VFPF_UPDATE_SGE_DEPRECATED_FLAG	BIT(0)
drivers/net/ethernet/qlogic/qed/qed_l2.h:377:#define QED_QCID_LEGACY_VF_RX_PROD	(BIT(0))
drivers/net/ethernet/qlogic/qed/qed_hsi.h:11804:#define EEE_CFG_EEE_ENABLED			BIT(0)
drivers/net/ethernet/qlogic/qed/qed_hsi.h:12281:#define EEE_ACTIVE_BIT			BIT(0)
drivers/net/ethernet/qlogic/qed/qed.h:833:#define QED_FLAG_STORAGE_STARTED	(BIT(0))
drivers/net/ethernet/qlogic/qed/qed.h:931:#define PQ_FLAGS_RLS    (BIT(0))
drivers/net/ethernet/qlogic/qed/qed_dcbx.h:66:#define QED_DCBX_OVERRIDE_STATE	        BIT(0)
drivers/net/ethernet/qlogic/qed/qed_mcp.c:763:#define CONFIG_QEDE_BITMAP_IDX		BIT(0)
drivers/net/ethernet/qlogic/qed/qed_mcp.h:96:#define QED_LINK_PARTNER_SPEED_1G_HD    BIT(0)
drivers/net/ethernet/qlogic/qed/qed_mcp.h:254:#define QED_NVM_CFG_OPTION_ALL		BIT(0)
drivers/net/ethernet/qlogic/qed/qed_main.c:2058:	is_crc = !!(**data & BIT(0));
drivers/net/ethernet/qlogic/qed/qed_main.c:2137:	*check_resp = !!(**data & BIT(0));
drivers/net/ethernet/qlogic/qed/qed_main.c:2175:	*check_resp = !!(**data & BIT(0));
drivers/net/ethernet/qlogic/qed/qed_iwarp.c:76:#define QED_IWARP_TS_EN			BIT(0)
drivers/net/ethernet/qlogic/qede/qede.h:252:#define QEDE_RSS_INDIR_INITED	BIT(0)
drivers/net/ethernet/qlogic/qede/qede.h:386:#define QEDE_TSO_SPLIT_BD		BIT(0)
drivers/net/ethernet/qlogic/qede/qede.h:454:#define QEDE_FASTPATH_TX	BIT(0)
drivers/net/ethernet/qlogic/qede/qede.h:475:#define XMIT_L4_CSUM		BIT(0)
drivers/net/ethernet/qlogic/qede/qede.h:480:#define QEDE_CSUM_ERROR			BIT(0)
drivers/net/ethernet/realtek/r8169_main.c:1341:	rtl_eri_clear_bits(tp, 0xdc, ERIAR_MASK_0001, BIT(0));
drivers/net/ethernet/realtek/r8169_main.c:1342:	rtl_eri_set_bits(tp, 0xdc, ERIAR_MASK_0001, BIT(0));
drivers/net/ethernet/realtek/r8169_main.c:1486:			r8168_mac_ocp_modify(tp, 0xc0b6, 0, BIT(0));
drivers/net/ethernet/realtek/r8169_main.c:1488:			r8168_mac_ocp_modify(tp, 0xc0b6, BIT(0), 0);
drivers/net/ethernet/realtek/r8169_main.c:2294:	r8168_mac_ocp_modify(tp, 0xe040, 0, BIT(1) | BIT(0));
drivers/net/ethernet/realtek/r8169_main.c:3246:	phy_set_bits(phydev, 0x10, BIT(12) | BIT(1) | BIT(0));
drivers/net/ethernet/realtek/r8169_main.c:5873:		RTL_W16(tp, TxPoll_8125, BIT(0));
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:137:#define BUSY_MASK			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:138:#define READ_CYCLE_MASK			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:151:#define RESUME_TX			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:153:#define TX_PORT0			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:190:#define RESUME_RX0			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:210:#define TX_EN				BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_hw.h:216:#define FULL_DUPLEX2			BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_xgmac.h:22:#define CSR_CLK		BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_xgmac.h:29:#define CSR_RST		BIT(0)
drivers/net/ethernet/apm/xgene/xgene_enet_main.c:1570:	pdata->port_id = id & BIT(0);
drivers/net/ethernet/apm/xgene-v2/ring.h:49:#define TX_PKT_SENT		BIT(0)
drivers/net/ethernet/apm/xgene-v2/ring.h:53:#define RXSTATUS_RXPKTRCVD	BIT(0)
drivers/net/ethernet/apm/xgene-v2/mac.h:33:#define TX_EN			BIT(0)
drivers/net/ethernet/apm/xgene-v2/mac.h:37:#define FULL_DUPLEX		BIT(0)
drivers/net/ethernet/apm/xgene-v2/mac.h:56:#define MII_MGMT_BUSY		BIT(0)
drivers/net/ethernet/apm/xgene-v2/mac.h:57:#define MII_READ_CYCLE		BIT(0)
drivers/net/ethernet/huawei/hinic/hinic_tx.c:66:	TX_OFFLOAD_TSO     = BIT(0),
drivers/net/ethernet/huawei/hinic/hinic_hw_mgmt.h:81:	HINIC_MGMT_CB_ENABLED = BIT(0),
drivers/net/ethernet/huawei/hinic/hinic_port.h:33:	HINIC_RX_MODE_UC        = BIT(0),
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.h:120:	HINIC_CB_ENABLED = BIT(0),
drivers/net/ethernet/huawei/hinic/hinic_dev.h:23:	HINIC_LINK_UP = BIT(0),
drivers/net/ethernet/huawei/hinic/hinic_hw_eqs.h:158:	HINIC_EQE_ENABLED = BIT(0),
drivers/net/ethernet/cisco/enic/enic_main.c:1418:				    (rss_hash & BIT(0))) {
drivers/net/ethernet/cisco/enic/enic_main.c:2946:		 * BIT(0) = fw supports patch_level 0
drivers/net/ethernet/cisco/enic/enic_main.c:2951:		 *	    BIT(0) in rss_hash = encap
drivers/net/ethernet/cisco/enic/vnic_devcmd.h:719:#define ENIC_VXLAN_INNER_IPV6		BIT(0)
drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c:2538:	if (req->len_verify & BIT(0))
drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c:2548:	if (req->csum_verify & BIT(0))
drivers/net/ethernet/marvell/octeontx2/af/mbox.h:575:#define NIX_FLOW_KEY_TYPE_PORT	BIT(0)
drivers/net/ethernet/marvell/octeontx2/af/mbox.h:611:#define NIX_RX_MODE_UCAST	BIT(0)
drivers/net/ethernet/marvell/octeontx2/af/mbox.h:619:#define NIX_RX_OL3_VERIFY   BIT(0)
drivers/net/ethernet/marvell/octeontx2/af/mbox.h:622:#define NIX_RX_CSUM_OL4_VERIFY  BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h:39:#define MVPP2_PRS_CAST_MASK		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h:40:#define MVPP2_PRS_MCAST_VAL		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h:229:#define MVPP2_PRS_IPV4_DIP_AI_BIT		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h:230:#define MVPP2_PRS_IPV6_NO_EXT_AI_BIT		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h:237:#define MVPP2_PRS_EDSA_VID_AI_BIT		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.h:35:#define MVPP22_CLS_HEK_OPT_MAC_DA	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.h:126:#define MVPP22_FLOW_ETHER_BIT	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:67:#define     MVPP2_PRS_TCAM_EN_MASK		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:84:#define     MVPP2_CLS_MODE_ACTIVE_MASK		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:95:#define     MVPP2_CLS_FLOW_TBL0_LAST		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:152:#define     MVPP22_CLS_C2_TCAM_BYPASS_FIFO	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:297:#define     MVPP2_BM_START_MASK			BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:309:#define     MVPP2_BM_RELEASED_DELAY_MASK	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:316:#define     MVPP2_BM_PHY_ALLOC_GRNTD_MASK	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:323:#define     MVPP2_BM_PHY_RLS_MC_BUFF_MASK	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:395:#define     MVPP2_GMAC_PORT_EN_MASK		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:407:#define     MVPP2_GMAC_INBAND_AN_MASK		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:414:#define     MVPP2_GMAC_FORCE_LINK_DOWN		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:428:#define     MVPP2_GMAC_STATUS0_LINK_UP		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:445:#define     MVPP22_CTRL4_EXT_PIN_GMII_SEL	BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:458:#define     MVPP22_XLG_CTRL0_PORT_EN		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:469:#define     MVPP22_XLG_STATUS_LINK_UP		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:504:#define     MAC_CLK_RESET_SD_TX			BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:513:#define     MVPP22_XPCS_CFG0_RESET_DIS		BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:528:#define     GENCONF_CTRL0_PORT0_RGMII			BIT(0)
drivers/net/ethernet/marvell/mvpp2/mvpp2.h:654:#define MVPP2_F_LOOPBACK		BIT(0)
drivers/net/ethernet/marvell/mvneta.c:43:#define      MVNETA_RXQ_HW_BUF_ALLOC            BIT(0)
drivers/net/ethernet/marvell/mvneta.c:65:#define      MVNETA_PORT_RX_DMA_RESET           BIT(0)
drivers/net/ethernet/marvell/mvneta.c:78:#define      MVNETA_UNI_PROMISC_MODE            BIT(0)
drivers/net/ethernet/marvell/mvneta.c:160:#define      MVNETA_CAUSE_PHY_STATUS_CHANGE      BIT(0)
drivers/net/ethernet/marvell/mvneta.c:194:#define      MVNETA_GMAC0_PORT_ENABLE            BIT(0)
drivers/net/ethernet/marvell/mvneta.c:196:#define      MVNETA_GMAC2_INBAND_AN_ENABLE       BIT(0)
drivers/net/ethernet/marvell/mvneta.c:201:#define      MVNETA_GMAC_LINK_UP                 BIT(0)
drivers/net/ethernet/marvell/mvneta.c:212:#define      MVNETA_GMAC_FORCE_LINK_DOWN         BIT(0)
drivers/net/ethernet/marvell/mvneta.c:243:#define      MVNETA_PORT_TX_DMA_RESET            BIT(0)
drivers/net/ethernet/marvell/mvneta.c:252:#define      MVNETA_LPI_REQUEST_ENABLE           BIT(0)
drivers/net/ethernet/marvell/mvneta.c:4444:		win_enable &= ~BIT(0);
drivers/net/ethernet/marvell/mvneta_bm.h:26:#define    MVNETA_BM_START_MASK			BIT(0)
drivers/net/ethernet/marvell/mvneta_bm.h:48:#define     MVNETA_BM_POOL_ENABLE_MASK		BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en_arfs.c:215:#define MLX5E_ARFS_GROUP2_SIZE	BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en_fs.c:1276:#define MLX5E_L2_GROUP1_SIZE	   BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en_fs.c:1278:#define MLX5E_L2_GROUP3_SIZE	   BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en_fs.c:1389:#define MLX5E_VLAN_GROUP3_SIZE	BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en/port_buffer.h:47:	MLX5E_PORT_BUFFER_CABLE_LEN   = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/en/fs.h:128:#define MLX5E_TTC_GROUP3_SIZE	 BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/en/fs.h:136:#define MLX5E_INNER_TTC_GROUP3_SIZE	BIT(0)
drivers/net/ethernet/mellanox/mlx5/core/accel/tls.h:85:	MLX5_ACCEL_TLS_TX = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/en_rep.h:150:	MLX5_ENCAP_ENTRY_VALID     = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:107:	MLX5_VPORT_UC_ADDR_CHANGE = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:137:	ESW_FDB_CHAINS_AND_PRIOS_SUPPORTED = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:214:	MLX5_ESWITCH_VPORT_MATCH_METADATA = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:353:	SET_VLAN_STRIP	= BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:368:	MLX5_ESW_DEST_ENCAP         = BIT(0),
drivers/net/ethernet/mellanox/mlx5/core/fpga/cmd.h:64:	MLX5_FPGA_QPC_STATE = BIT(0),
drivers/net/ethernet/mellanox/mlxsw/pci_hw.h:29:#define MLXSW_PCI_SW_RESET_RST_BIT		BIT(0)
drivers/net/ethernet/mellanox/mlxsw/spectrum.c:2914:#define MLXSW_SP_PORT_MASK_WIDTH_1X	BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:1385:#define MLXSW_REG_SLCR_LAG_HASH_IN_PORT		BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:4078:#define MLXSW_REG_PTYS_PROTO_MASK_IB	BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:4102:#define MLXSW_REG_PTYS_EXT_ETH_SPEED_SGMII_100M				BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:4121:#define MLXSW_REG_PTYS_ETH_SPEED_SGMII			BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:4161:#define MLXSW_REG_PTYS_IB_SPEED_SDR	BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:6837:#define MLXSW_REG_RALUE_OP_U_MASK_ENTRY_TYPE	BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:7288:#define MLXSW_REG_RAUHTD_FILTER_A BIT(0)
drivers/net/ethernet/mellanox/mlxsw/reg.h:7507:#define MLXSW_REG_RTDP_IPIP_TYPE_CHECK_ALLOW_IPIP	BIT(0)
drivers/net/ethernet/mellanox/mlxsw/core.h:353:#define MLXSW_BUS_F_TXRX	BIT(0)
drivers/net/ethernet/mellanox/mlx4/port.c:56:#define MLX4_FLAG_V_MTU_MASK			BIT(0)
drivers/net/ethernet/rocker/rocker_ofdpa.c:290:#define OFDPA_OP_FLAG_REMOVE		BIT(0)
drivers/net/ethernet/rocker/rocker_hw.h:64:#define ROCKER_TEST_DMA_CTRL_CLEAR	BIT(0)
drivers/net/ethernet/rocker/rocker_hw.h:78:#define ROCKER_DMA_DESC_CTRL_RESET	BIT(0)
drivers/net/ethernet/rocker/rocker_hw.h:237:#define ROCKER_RX_FLAGS_IPV4			BIT(0)
drivers/net/ethernet/rocker/rocker_hw.h:461:#define ROCKER_CONTROL_RESET		BIT(0)
drivers/net/ethernet/smsc/smsc9420.h:42:#define BUS_MODE_SWR_			(BIT(0))
drivers/net/ethernet/smsc/smsc9420.h:71:#define DMAC_STS_TX_			(BIT(0))
drivers/net/ethernet/smsc/smsc9420.h:89:#define DMAC_INTR_ENA_TX_		(BIT(0))
drivers/net/ethernet/8390/ax88796.c:320:#define AX_MEMR_MDC		BIT(0)
drivers/net/ethernet/amazon/ena/ena_netdev.h:141:#define ENA_MMIO_DISABLE_REG_READ	BIT(0)
drivers/net/ethernet/amazon/ena/ena_eth_io_defs.h:367:#define ENA_ETH_IO_TX_CDESC_PHASE_MASK                      BIT(0)
drivers/net/ethernet/amazon/ena/ena_eth_io_defs.h:370:#define ENA_ETH_IO_RX_DESC_PHASE_MASK                       BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:713:	ENA_ADMIN_RSS_L2_DA                         = BIT(0),
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1033:#define ENA_ADMIN_AQ_COMMON_DESC_PHASE_MASK                 BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1045:#define ENA_ADMIN_ACQ_COMMON_DESC_PHASE_MASK                BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1053:#define ENA_ADMIN_AQ_CREATE_SQ_CMD_IS_PHYSICALLY_CONTIGUOUS_MASK BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1064:#define ENA_ADMIN_GET_FEATURE_LINK_DESC_AUTONEG_MASK        BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1069:#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_TX_L3_CSUM_IPV4_MASK BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1084:#define ENA_ADMIN_FEATURE_OFFLOAD_DESC_RX_L3_CSUM_IPV4_MASK BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1123:#define ENA_ADMIN_AENQ_COMMON_DESC_PHASE_MASK               BIT(0)
drivers/net/ethernet/amazon/ena/ena_admin_defs.h:1126:#define ENA_ADMIN_AENQ_LINK_CHANGE_DESC_LINK_STATUS_MASK    BIT(0)
drivers/net/ethernet/cavium/liquidio/cn23xx_vf_regs.h:205:#define    CN23XX_PKT_OUTPUT_CTL_RING_ENB              BIT(0)
drivers/net/ethernet/cavium/liquidio/cn23xx_vf_regs.h:237:#define    CN23XX_INTR_MBOX_ENB                 BIT(0)
drivers/net/ethernet/cavium/liquidio/cn23xx_pf_regs.h:325:#define    CN23XX_PKT_OUTPUT_CTL_RING_ENB              BIT(0)
drivers/net/ethernet/cavium/liquidio/cn23xx_pf_regs.h:431:#define    CN23XX_INTR_MBOX_ENB                 BIT(0)
drivers/net/ethernet/cavium/common/cavium_ptp.c:22:#define  PTP_CLOCK_CFG_PTP_EN	BIT(0)
drivers/net/ethernet/cavium/thunder/thunder_bgx.h:203:#define LMAC_INTR_LINK_UP	BIT(0)
drivers/net/ethernet/cavium/thunder/thunder_bgx.h:206:#define BGX_XCAST_BCAST_ACCEPT  BIT(0)
drivers/net/ethernet/cavium/thunder/nic.h:43:#define	NIC_SRIOV_ENABLED		BIT(0)
drivers/net/ethernet/cavium/thunder/nic.h:133:#define	RSS_L2_EXTENDED_HASH_ENA	BIT(0)
drivers/net/ethernet/cavium/thunder/thunder_bgx.c:32:#define BCAST_ACCEPT      BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:77:#define TX_FREE_MEM			BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:92:#define RX_PKT_DROP			BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:102:#define GE_DUPLEX_FULL			BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:104:#define GE_MODE_CHANGE_EN		BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:110:#define GE_RX_STRIP_CRC			BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:114:#define GE_AUTO_NEG_CTL			BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:127:#define PPE_CFG_STS_RX_PKT_CNT_RC	BIT(0)
drivers/net/ethernet/hisilicon/hip04_eth.c:151:#define PPE_CFG_BUS_BIG_ENDIEN		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hnae3.h:613:#define HNAE3_SUPPORT_APP_LOOPBACK    BIT(0)
drivers/net/ethernet/hisilicon/hns3/hnae3.h:619:#define HNAE3_USER_UPE		BIT(0)	/* unicast promisc enabled by user */
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.h:103:#define HCLGE_D_PORT_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.h:192:#define HCLGE_SUPPORT_1G_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.h:794:#define HCLGE_FLAG_MAIN			BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_debugfs.h:13:#define HCLGE_DBG_MNG_VLAN_MASK_B  BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:89:	{ .int_msk = BIT(0), .msg = "igu_rx_buf0_ecc_mbit_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:97:	{ .int_msk = BIT(0), .msg = "rx_buf_overflow",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:119:	{ .int_msk = BIT(0), .msg = "vf_vlan_ad_mem_ecc_mbit_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:185:	{ .int_msk = BIT(0), .msg = "tx_vlan_tag_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:193:	{ .int_msk = BIT(0), .msg = "hfs_fifo_mem_ecc_mbit_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:275:	{ .int_msk = BIT(0), .msg = "qcn_shap_gp0_sch_fifo_rd_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:341:	{ .int_msk = BIT(0), .msg = "egu_cge_afifo_ecc_1bit_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:427:	{ .int_msk = BIT(0), .msg = "over_8bd_no_fe",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:443:	{ .int_msk = BIT(0), .msg = "buf_sum_err",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:507:	{ .int_msk = BIT(0), .msg = "roc_pkt_without_key_port",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:537:	{ .int_msk = BIT(0), .msg = "ig_mac_inf_int",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:589:	{ .int_msk = BIT(0), .msg = "ets_rd_int_rx_tcg",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:601:	{ .int_msk = BIT(0), .msg = "roc_pkt_without_key_port",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:1153:	if ((le32_to_cpu(desc[0].data[2])) & BIT(0))
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:1176:	status = le32_to_cpu(*(desc_data + 3)) & BIT(0);
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c:1588:	  .msk = BIT(0), .name = "IGU_EGU",
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h:73:#define HCLGE_CMD_FLAG_IN	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h:707:#define HCLGE_MAC_MGR_MASK_VLAN_B		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h:917:#define HCLGE_PF_RESET_DONE_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h:924:#define HCLGE_CMD_SERDES_SERIAL_INNER_LOOP_B	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h:926:#define HCLGE_CMD_SERDES_DONE_B			BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.h:102:#define HCLGE_ROCEE_RERR_INT_MASK		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.c:7578:#define HCLGE_FILTER_FE_EGRESS_V1_B	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.c:7579:#define HCLGE_FILTER_FE_NIC_INGRESS_B	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_tm.h:10:#define HCLGE_TX_MAC_PAUSE_EN_MSK	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_tm.h:13:#define HCLGE_TM_PORT_BASE_MODE_MSK	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_tm.h:19:#define HCLGE_TM_TX_SCHD_DWRR_MSK	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_tm.h:32:#define HCLGE_TM_QS_PRI_LINK_VLD_MSK	BIT(0)
drivers/net/ethernet/hisilicon/hns3/hclge_mbx.h:96:#define HCLGE_MBX_NEED_RESP_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h:100:#define HCLGEVF_FUN_RST_ING_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h:122:#define HCLGEVF_D_PORT_BIT		BIT(0)
drivers/net/ethernet/hisilicon/hisi_femac.c:20:#define MAC_PORTSEL_STAT_CPU		BIT(0)
drivers/net/ethernet/hisilicon/hisi_femac.c:23:#define MAC_PORTSET_DUPLEX_FULL		BIT(0)
drivers/net/ethernet/hisilicon/hisi_femac.c:52:#define SOFT_RESET_ALL			BIT(0)
drivers/net/ethernet/hisilicon/hisi_femac.c:54:#define FWCTRL_VLAN_ENABLE		BIT(0)
drivers/net/ethernet/hisilicon/hisi_femac.c:68:#define IRQ_INT_RX_RDY			BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:31:#define BIT_UC_MATCH_EN			BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:36:#define BIT_MODE_CHANGE_EN		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:48:#define MDIO_R_VALID			BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:61:#define BITS_RX_FQ_RD_ADDR_EN		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:72:#define BITS_RX_BQ_WR_ADDR_EN		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:83:#define BITS_TX_BQ_RD_ADDR_EN		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:94:#define BITS_TX_RQ_WR_ADDR_EN		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:129:#define RX_FQ_ALFULL_INT		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:142:#define BITS_RX_STOP			BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:149:#define BITS_RX_FLUSH_FLAG_UP		BIT(0)
drivers/net/ethernet/hisilicon/hix5hd2_gmac.c:192:#define HW_CAP_TSO			BIT(0)
drivers/net/ethernet/google/gve/gve_desc.h:49:#define	GVE_TXF_L4CSUM	BIT(0)	/* Need csum offload */
drivers/net/ethernet/intel/ice/ice_lib.c:881:		if (!(vsi->tc_cfg.ena_tc & BIT(0)))
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:50:#define ICE_AQC_DRIVER_UNLOADING	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:155:#define ICE_AQC_MAN_MAC_WR_MC_MAG_EN		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:160:#define ICE_AQC_MAN_MAC_UPDATE_LAA_WOL	(BIT(0) << ICE_AQC_MAN_MAC_WR_S)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:307:#define ICE_AQ_VSI_PROP_SW_VALID		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:328:#define ICE_AQ_VSI_SW_FLAG_RX_VLAN_PRUNE_ENA	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:336:#define ICE_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:340:#define ICE_AQ_VSI_SEC_TX_VLAN_PRUNE_ENA	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:398:#define ICE_AQ_VSI_Q_MAP_NONCONTIG	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:427:#define ICE_AQ_VSI_Q_OPT_PE_FLTR_EN	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:435:#define ICE_AQ_VSI_FD_ENABLE		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:707:#define ICE_AQC_ELEM_VALID_GENERIC		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:831:#define ICE_AQC_GET_PHY_RQM		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:927:#define ICE_AQC_PHY_EN_TX_LINK_PAUSE			BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:936:#define ICE_AQC_PHY_EN_D3COLD_LOW_POWER_AUTONEG		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:938:#define ICE_AQC_PHY_EEE_EN_100BASE_TX			BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:949:#define ICE_AQC_PHY_FEC_10G_KR_40G_KR4_EN		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:963:#define ICE_AQC_MOD_TYPE_BYTE1_SFP_PLUS_CU_PASSIVE	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:999:#define ICE_AQ_PHY_ENA_TX_PAUSE_ABILITY	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1044:#define ICE_AQ_LINK_TOPO_CONFLICT	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1049:#define ICE_AQ_LINK_UP			BIT(0)	/* Link Status */
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1058:#define ICE_AQ_AN_COMPLETED		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1067:#define ICE_AQ_LINK_PHY_TEMP_ALARM	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1078:#define ICE_AQ_LINK_25G_KR_FEC_EN	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1098:#define ICE_AQ_LINK_SPEED_10MB		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1135:#define ICE_AQ_MAC_LB_EN		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1145:#define ICE_AQC_PORT_IDENT_LED_BLINK	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1158:#define ICE_AQC_NVM_LAST_CMD		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1159:#define ICE_AQC_NVM_PCIR_REQ		BIT(0)	/* Used by NVM Update reply */
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1176:#define ICE_AQC_NVM_CHECKSUM_VERIFY	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1242:#define ICE_AQ_LLDP_AGENT_STATE_MASK	BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1252:#define ICE_AQ_LLDP_AGENT_START		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1292:#define SET_LOCAL_MIB_TYPE_DCBX_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1311:#define ICE_AQC_START_STOP_AGENT_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1461:#define ICE_AQC_FW_LOG_AQ_EN		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1465:#define ICE_AQC_FW_LOG_AQ_VALID		BIT(0)
drivers/net/ethernet/intel/ice/ice_adminq_cmd.h:1526:#define ICE_AQC_FW_LOG_CLEAR		BIT(0)
drivers/net/ethernet/intel/ice/ice_switch.h:11:#define ICE_FLTR_RX BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:102:#define GLGEN_RTRIG_CORER_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:107:#define PFGEN_CTRL_PFSWR_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:112:#define VPGEN_VFRSTAT_VFRD_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:114:#define VPGEN_VFRTRIG_VFSWR_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:118:#define GLINT_CTL_DIS_AUTOMASK_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:128:#define GLINT_DYN_CTL_INTENA_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:204:#define QRX_CTRL_QENA_REQ_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:218:#define VPLAN_RXQ_MAPENA_RX_ENA_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:225:#define VPLAN_TXQ_MAPENA_TX_ENA_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:257:#define PF_MDET_RX_VALID_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:259:#define PF_MDET_TX_PQM_VALID_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:261:#define PF_MDET_TX_TCLAN_VALID_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:263:#define VP_MDET_RX_VALID_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:265:#define VP_MDET_TX_PQM_VALID_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:267:#define VP_MDET_TX_TCLAN_VALID_M		BIT(0)
drivers/net/ethernet/intel/ice/ice_hw_autogen.h:269:#define VP_MDET_TX_TDPU_VALID_M			BIT(0)
drivers/net/ethernet/intel/ice/ice_txrx.h:44:#define ICE_TX_FLAGS_TSO	BIT(0)
drivers/net/ethernet/intel/ice/ice.h:55:#define ICE_DFLT_TRAFFIC_CLASS	BIT(0)
drivers/net/ethernet/intel/e1000e/e1000.h:392:#define FLAG_HAS_AMT                      BIT(0)
drivers/net/ethernet/intel/e1000e/e1000.h:425:#define FLAG2_CRC_STRIPPING               BIT(0)
drivers/net/ethernet/intel/e1000e/netdev.c:3504:		if (!(fextnvm7 & BIT(0))) {
drivers/net/ethernet/intel/e1000e/netdev.c:3505:			ew32(FEXTNVM7, fextnvm7 | BIT(0));
drivers/net/ethernet/intel/e1000e/netdev.c:6944:	if (!ret_val && (!(buf & BIT(0)))) {
drivers/net/ethernet/intel/e1000e/ich8lan.c:2045:			phy_data |= (freq & BIT(0)) <<
drivers/net/ethernet/intel/e1000e/ich8lan.c:2580:						data | BIT(0));
drivers/net/ethernet/intel/e1000e/ich8lan.c:2638:						data & ~BIT(0));
drivers/net/ethernet/intel/iavf/iavf.h:251:#define IAVF_FLAG_RX_CSUM_ENABLED		BIT(0)
drivers/net/ethernet/intel/iavf/iavf.h:269:#define IAVF_FLAG_AQ_ENABLE_QUEUES		BIT(0)
drivers/net/ethernet/intel/iavf/iavf_client.h:159:#define IAVF_CLIENT_FLAGS_LAUNCH_ON_PROBE	BIT(0)
drivers/net/ethernet/intel/iavf/iavf_txrx.h:363:#define IAVF_TXR_FLAGS_WB_ON_ITR		BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:728:#define IXGBE_FCBUFF_VALID      BIT(0)    /* DMA Context Valid */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:754:#define IXGBE_FCFLT_VALID       BIT(0)   /* Filter Context Valid */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:763:#define IXGBE_FCRXCTRL_FCOELLI  BIT(0)   /* Low latency interrupt */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2678:#define FW_PHY_ACT_LINK_SPEED_10	BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2700:#define FW_PHY_ACT_SETUP_LINK_RSP_DOWN	BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:2711:#define FW_PHY_ACT_FORCE_LINK_DOWN_OFF	BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:3758:#define IXGBE_KRM_AN_CNTL_8_LINEAR			BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe.h:599:#define IXGBE_FLAG2_RSC_CAPABLE			BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_txrx_common.h:8:#define IXGBE_XDP_CONSUMED	BIT(0)
drivers/net/ethernet/intel/ixgbe/ixgbe_ethtool.c:137:#define IXGBE_PRIV_FLAGS_LEGACY_RX	BIT(0)
drivers/net/ethernet/intel/ixgbevf/ixgbevf.h:163:#define IXGBE_TX_FLAGS_CSUM		BIT(0)
drivers/net/ethernet/intel/ixgbevf/ethtool.c:78:#define IXGBEVF_PRIV_FLAGS_LEGACY_RX	BIT(0)
drivers/net/ethernet/intel/i40e/i40e_txrx_common.h:24:#define I40E_XDP_CONSUMED	BIT(0)
drivers/net/ethernet/intel/i40e/i40e.h:72:#define I40E_DEFAULT_TRAFFIC_CLASS	BIT(0)
drivers/net/ethernet/intel/i40e/i40e.h:246:#define I40E_CLOUD_FIELD_OMAC		BIT(0)
drivers/net/ethernet/intel/i40e/i40e.h:522:#define I40E_HW_RSS_AQ_CAPABLE			BIT(0)
drivers/net/ethernet/intel/i40e/i40e.h:543:#define I40E_FLAG_RX_CSUM_ENABLED		BIT(0)
drivers/net/ethernet/intel/i40e/i40e.h:739:#define I40E_VSI_FLAG_FILTER_CHANGED	BIT(0)
drivers/net/ethernet/intel/i40e/i40e_client.h:187:#define I40E_CLIENT_FLAGS_LAUNCH_ON_PROBE	BIT(0)
drivers/net/ethernet/intel/i40e/i40e_txrx.h:390:#define I40E_TXR_FLAGS_WB_ON_ITR		BIT(0)
drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h:2043:#define I40E_AQ_SET_FEC_ABILITY_KR	BIT(0)
drivers/net/ethernet/intel/igb/igb.h:600:#define IGB_PTP_ENABLED		BIT(0)
drivers/net/ethernet/intel/igb/igb.h:603:#define IGB_FLAG_HAS_MSI		BIT(0)
drivers/net/ethernet/intel/igb/igb_ethtool.c:129:#define IGB_PRIV_FLAGS_LEGACY_RX	BIT(0)
drivers/net/ethernet/intel/igb/e1000_defines.h:551:#define TSINTR_SYS_WRAP  BIT(0) /* SYSTIM Wrap around. */
drivers/net/ethernet/intel/igb/e1000_defines.h:564:#define TSAUXC_EN_TT0    BIT(0)  /* Enable target time 0. */
drivers/net/ethernet/intel/igb/e1000_defines.h:1051:#define E1000_TQAVCTRL_XMIT_MODE	BIT(0)
drivers/net/ethernet/intel/igbvf/igbvf.h:268:#define IGBVF_FLAG_RX_CSUM_DISABLED	BIT(0)
drivers/net/ethernet/intel/igc/igc.h:50:#define IGC_FLAG_HAS_MSI		BIT(0)
drivers/net/ethernet/intel/igc/igc_defines.h:183:#define IGC_ICR_TXDW		BIT(0)	/* Transmit desc written back */
drivers/net/ethernet/intel/igc/igc_ethtool.c:120:#define IGC_PRIV_FLAGS_LEGACY_RX	BIT(0)
drivers/net/ethernet/chelsio/cxgb/vsc7326.c:135:		{     REG_STICK_BIT(0), 0x03baa370 },
drivers/net/ethernet/aurora/nb8800.h:29:#define TX_EN				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:40:#define RX_EN				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:67:#define GMAC_MODE			BIT(0)
drivers/net/ethernet/aurora/nb8800.h:82:#define SLEEP_MODE			BIT(0)
drivers/net/ethernet/aurora/nb8800.h:85:#define WAKEUP				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:97:#define TCR_EN				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:103:#define TSR_TI				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:114:#define TX_FIFO_UNDERRUN		BIT(0)
drivers/net/ethernet/aurora/nb8800.h:130:#define RCR_EN				BIT(0)
drivers/net/ethernet/aurora/nb8800.h:136:#define RSR_RI				BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:62:#define RST_GL_PSE		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:77:#define MTK_CDMQ_STAG_EN	BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:108:#define MTK_LRO_EN			BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:202:#define MTK_TX_DMA_EN		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:227:#define MTK_TX_DONE_INT0	BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:235:#define MTK_RLS_DONE_INT	BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:317:#define MTK_MUX_TO_ESW		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:333:#define MAC_MCR_FORCE_LINK	BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:346:#define MAC_MSR_LINK		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:366:#define TRGMII_INTF_DIS		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:429:#define SGMII_IF_MODE_BIT0		BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:454:#define CO_QPHY_SEL            BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:465:#define MT7628_PST_DTX_IDX0	BIT(0)
drivers/net/ethernet/mediatek/mtk_eth_soc.h:797:#define MTK_SGMII_PHYSPEED_1000        BIT(0)
drivers/net/ethernet/sgi/meth.h:117:#define SGI_MAC_RESET		BIT(0)	/* 0: MAC110 active in run mode, 1: Global reset signal to MAC110 core is active */
drivers/net/ethernet/sgi/meth.h:156:#define METH_DMA_TX_INT_EN BIT(0) /* enable TX Buffer Empty interrupt */
drivers/net/ethernet/sgi/meth.h:191:#define METH_INT_TX_EMPTY	BIT(0)	/* 0: No interrupt pending, 1: The TX ring buffer is empty */
drivers/net/ethernet/qualcomm/qca_7k.h:65:#define SPI_INT_PKT_AVLBL       BIT(0)
drivers/net/ethernet/qualcomm/emac/emac.h:172:#define PHY_RESET                                               BIT(0)
drivers/net/ethernet/qualcomm/emac/emac.h:204:#define EMAC_LINK_SPEED_10_HALF                                 BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-ethtool.c:231:#define EMAC_PRIV_ENABLE_SINGLE_PAUSE	BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:74:#define PLLLOCK_CMP_EN				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:86:#define DEC_START2				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:97:#define EMP_EN					BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:106:#define SERDES_START				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:113:#define PLL_RXCLK_EN				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-fsm9900.c:127:#define PWRDN_B					BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2400.c:56:#define KR_PCIGEN3_MODE				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2400.c:58:#define MAIN_EN					BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2400.c:78:#define SIGDET_FLT_BYP				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2400.c:101:#define BYPASS_RSM_DLL_CAL			BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2400.c:105:#define PWRDN_B					BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii.c:27:#define AN_ENABLE				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii.c:31:#define SPDMODE_100				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii.c:36:#define IRQ_GLOBAL_CLEAR			BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2432.c:54:#define KR_PCIGEN3_MODE				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2432.c:56:#define MAIN_EN					BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2432.c:74:#define SIGDET_FLT_BYP				BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2432.c:91:#define BYPASS_RSM_DLL_CAL			BIT(0)
drivers/net/ethernet/qualcomm/emac/emac-sgmii-qdf2432.c:95:#define PWRDN_B					BIT(0)
drivers/net/ethernet/mscc/ocelot_qs.h:28:#define QS_XTR_GRP_CFG_BYTE_SWAP                          BIT(0)
drivers/net/ethernet/mscc/ocelot_qs.h:48:#define QS_INJ_GRP_CFG_BYTE_SWAP                          BIT(0)
drivers/net/ethernet/mscc/ocelot_qs.h:76:#define QS_INJ_ERR_WR_ERR_STICKY                          BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:14:#define QSYS_PORT_MODE_DEQUEUE_LATE                       BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:27:#define QSYS_SWITCH_PORT_MODE_TX_PFC_MODE                 BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:34:#define QSYS_STAT_CNT_CFG_DROP_COUNT_EGRESS               BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:145:#define QSYS_EIR_CFG_EIR_MARK_ENA                         BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:158:#define QSYS_SE_CFG_SE_EXC_FWD                            BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:177:#define QSYS_SE_CONNECT_SE_TERMINAL                       BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:192:#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA                BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:209:#define QSYS_SE_STATE_SE_WAS_YEL                          BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:217:#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD                    BIT(0)
drivers/net/ethernet/mscc/ocelot_qsys.h:221:#define QSYS_TAG_CONFIG_ENABLE                            BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:28:#define DEV_PORT_MISC_HDX_FAST_DIS                        BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:44:#define DEV_EEE_CFG_PORT_LPI                              BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:61:#define DEV_MAC_ENA_CFG_TX_ENA                            BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:67:#define DEV_MAC_MODE_CFG_FDX_ENA                          BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:78:#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA                     BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:82:#define DEV_MAC_ADV_CHK_CFG_LEN_DROP_ENA                  BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:113:#define DEV_MAC_DBG_CFG_IFG_CRS_EXT_CHK_ENA               BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:130:#define DEV_MAC_STICKY_TX_ABORT_STICKY                    BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:136:#define PCS1G_CFG_PCS_ENA                                 BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:141:#define PCS1G_MODE_CFG_SGMII_MODE_ENA                     BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:147:#define PCS1G_SD_CFG_SD_ENA                               BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:156:#define PCS1G_ANEG_CFG_ANEG_ENA                           BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:163:#define PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT              BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:169:#define PCS1G_LB_CFG_TBI_HOST_LB_ENA                      BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:173:#define PCS1G_DBG_CFG_UDLT                                BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:177:#define PCS1G_CDET_CFG_CDET_ENA                           BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:186:#define PCS1G_ANEG_STATUS_ANEG_COMPLETE                   BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:197:#define PCS1G_LINK_STATUS_SYNC_STATUS                     BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:204:#define PCS1G_STICKY_OUT_OF_SYNC_STICKY                   BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:216:#define PCS1G_LPI_CFG_TX_ASSERT_LPIDLE                    BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:228:#define PCS1G_LPI_STATUS_TX_LPI_MODE                      BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:238:#define PCS1G_TSTPAT_STATUS_JTP_LOCK                      BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:260:#define DEV_PCS_FX100_CFG_PCS_ENA                         BIT(0)
drivers/net/ethernet/mscc/ocelot_dev.h:273:#define DEV_PCS_FX100_STATUS_SYNC_STATUS                  BIT(0)
drivers/net/ethernet/mscc/ocelot_rew.h:46:#define REW_PORT_CFG_AGE_DIS                              BIT(0)
drivers/net/ethernet/mscc/ocelot_rew.h:65:#define REW_PTP_CFG_PTP_UDP_KEEP                          BIT(0)
drivers/net/ethernet/mscc/ocelot_rew.h:71:#define REW_RED_TAG_CFG_RED_TAG_CFG                       BIT(0)
drivers/net/ethernet/mscc/ocelot_rew.h:77:#define REW_REW_STICKY_ES0_TAGB_PUSH_FAILED               BIT(0)
drivers/net/ethernet/mscc/ocelot_s2.h:20:#define S2_CORE_UPDATE_CTRL_MV_TRAFFIC_IGN     BIT(0)
drivers/net/ethernet/mscc/ocelot_s2.h:36:#define S2_STICKY_VCAP_ROW_DELETED_STICKY      BIT(0)
drivers/net/ethernet/mscc/ocelot_s2.h:39:#define S2_BIST_CTRL_TCAM_INIT                 BIT(0)
drivers/net/ethernet/mscc/ocelot_s2.h:62:#define S2_BIST_STAT_TCAM_RDY                  BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:26:#define SYS_PORT_MODE_INJ_HDR_ERR                         BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:30:#define SYS_FRONT_PORT_MODE_HDX_MODE                      BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:44:#define SYS_SW_STATUS_PORT_RX_PAUSED                      BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:47:#define SYS_MISC_CFG_PTP_DIS_NEG_RO                       BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:67:#define SYS_PAUSE_CFG_PAUSE_ENA                           BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:133:#define SYS_PTP_NXT_PTP_NXT                               BIT(0)
drivers/net/ethernet/mscc/ocelot_sys.h:142:#define SYS_RAM_INIT_RAM_CFG_HOOK                         BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:35:#define ANA_AUTOAGE_AUTOAGE_LOCKED                        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:38:#define ANA_MACTOPTIONS_SHADOW                            BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:54:#define ANA_AGENCTRL_RED_COUNT_MODE                       BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:85:#define ANA_SFLOW_CFG_SF_SAMPLE_TX                        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:93:#define ANA_PORT_MODE_L3_PARSE_CFG                        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:217:#define ANA_TABLES_SFID_MASK_IGR_SRCPORT_MATCH_ENA        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:300:#define ANA_PORT_DROP_CFG_DROP_MC_SMAC_ENA                BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:381:#define ANA_PORT_CPU_FWD_CFG_CPU_OAM_ENA                  BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:423:#define ANA_PORT_PORT_CFG_LSR_MODE                        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:438:#define ANA_PORT_PTP_CFG_PTP_BACKPLANE_MODE               BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:470:#define ANA_IPT_OAM_MEP_CFG_MEP_IDX_ENA                   BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:500:#define ANA_AGGR_CFG_AC_ISDX_ENA                          BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:553:#define ANA_DSCP_CFG_DSCP_REWR_ENA                        BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:574:#define ANA_DISCARD_CFG_DROP_CTRLPROT_S2_ENA              BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:576:#define ANA_FID_CFG_VID_MC_ENA                            BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:604:#define ANA_POL_MODE_CFG_OVERSHOOT_ENA                    BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:614:#define ANA_POL_FLOWC_POL_FLOWC                           BIT(0)
drivers/net/ethernet/mscc/ocelot_ana.h:623:#define ANA_POL_MISC_CFG_POL_LEAK_DIS                     BIT(0)
drivers/net/ethernet/mscc/ocelot_ptp.h:17:#define PTP_PIN_CFG_DOM			BIT(0)
drivers/net/ethernet/mscc/ocelot_ptp.h:36:#define PTP_CFG_CLK_ADJ_CFG_ENA		BIT(0)
drivers/net/ethernet/lantiq_xrx200.c:33:#define PMAC_HD_CTL_ADD		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-common.h:1347:#define XGBE_AN_CL73_INT_CMPLT		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-common.h:1357:#define XGBE_KR_TRAINING_START		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-common.h:1362:#define XGBE_AN_CL37_INT_CMPLT		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c:127:#define XGBE_PHY_PORT_SPEED_100		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c:143:#define XGBE_GPIO_NO_TX_FAULT		BIT(0)
drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c:227:#define XGBE_SFP_BASE_1GBE_CC_SX		BIT(0)
drivers/net/ethernet/emulex/benet/be_cmds.h:228:#define BMC_FILT_BROADCAST_ARP				BIT(0)
drivers/net/ethernet/emulex/benet/be_cmds.h:2356:#define PLINK_ENABLE            BIT(0)
drivers/net/ethernet/cortina/gemini.c:63:#define HPROT_DATA_CACHE	BIT(0)
drivers/net/ethernet/cortina/gemini.h:231:#define GMAC0_SWTQ00_EOF_INT_BIT	BIT(0)
drivers/net/ethernet/cortina/gemini.h:255:#define DEFAULT_Q0_INT_BIT		BIT(0)
drivers/net/ethernet/cortina/gemini.h:298:#define SWFQ_EMPTY_INT_BIT		BIT(0)
drivers/net/ethernet/cortina/gemini.h:778:#define CONFIG0_TX_RX_DISABLE	(BIT(1) | BIT(0))
drivers/net/ethernet/neterion/s2io-regs.h:23:#define GEN_INTR_TXPIC             s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:57:#define ADAPTER_STATUS_TDMA_READY          s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:82:#define SERR_SOURCE_PIC			s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:105:#define	PCI_MODE_UNSUPPORTED		s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:114:#define PIC_INT_TX                     s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:123:#define PCIX_INT_REG_ECC_SG_ERR                s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:154:#define MDIO_INT_REG_MDIO_BUS_ERR              s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:171:#define GPIO_INT_REG_DP_ERR_INT                s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:191:#define PIC_CNTL_RX_ALARM_MAP_1                s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:195:#define SWAPPER_CTRL_PIF_R_FE                  s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:222:#define SCHED_INT_CTRL_TIMER_EN                s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:259:#define STAT_CFG_STAT_EN           s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:299:#define FAULT_BEHAVIOUR			s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:316:#define TXDMA_PFC_INT                  s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:396:#define TX_FIFO_PARTITION_EN               s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:476:#define RXDMA_INT_RC_INT_M             s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:640:#define MAC_INT_STATUS_TMAC_INT            s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:656:#define RMAC_RX_BUFF_OVRN			s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:687:#define MAC_CFG_TMAC_ENABLE             s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:709:#define RMAC_ERR_FCS                    s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:750:#define RMAC_ADDR_UCASTn_EN(n)     mBIT(0)_n(n)
drivers/net/ethernet/neterion/s2io-regs.h:751:#define RMAC_ADDR_MCASTn_EN(n)     mBIT(0)_n(n)
drivers/net/ethernet/neterion/s2io-regs.h:752:#define RMAC_ADDR_BCAST_EN         vBIT(0)_48
drivers/net/ethernet/neterion/s2io-regs.h:753:#define RMAC_ADDR_ALL_ADDR_EN      vBIT(0)_49
drivers/net/ethernet/neterion/s2io-regs.h:758:#define RMAC_PAUSE_GEN             s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:759:#define RMAC_PAUSE_GEN_ENABLE      s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:828:#define MC_INT_STATUS_MC_INT               s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:830:#define MC_INT_MASK_MC_INT                 s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:911:#define XGXS_INT_STATUS_TXGXS              s2BIT(0)
drivers/net/ethernet/neterion/s2io-regs.h:914:#define XGXS_INT_MASK_TXGXS                s2BIT(0)
drivers/net/ethernet/neterion/s2io.h:1029:#define TXPIC_INT_M         s2BIT(0)
drivers/net/ethernet/neterion/s2io.h:1044:#define TXDMA_PFC_INT_M     s2BIT(0)
drivers/net/ethernet/neterion/s2io.h:1048:#define PFC_MISC_ERR_1      s2BIT(0)	/* Interrupt to indicate FIFO full */
drivers/net/ethernet/neterion/vxge/vxge-reg.h:755:#define	VXGE_HW_TITAN_GENERAL_INT_STATUS_MRPCIM_ALARM_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:780:#define	VXGE_HW_ADAPTER_STATUS_RTDMA_RTDMA_READY	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:796:#define	VXGE_HW_GEN_CTRL_SPI_MRPCIM_WR_DIS	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:891:#define	VXGE_HW_G3FBCT_INT_STATUS_ERR_G3IF_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:907:#define	VXGE_HW_WRDMA_INT_STATUS_RC_ALARM_RC_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:922:#define	VXGE_HW_RC_ALARM_REG_FTC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:949:#define	VXGE_HW_RDA_ERR_REG_RDA_SM0_ERR_ALARM	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:968:#define	VXGE_HW_RQA_ERR_REG_RQA_SM_ERR_ALARM	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:976:#define	VXGE_HW_ROCRC_ALARM_REG_QCQ_QCC_BYP_ECC_DB	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:998:#define	VXGE_HW_WDE0_ALARM_REG_WDE0_DCC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1006:#define	VXGE_HW_WDE1_ALARM_REG_WDE1_DCC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1014:#define	VXGE_HW_WDE2_ALARM_REG_WDE2_DCC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1022:#define	VXGE_HW_WDE3_ALARM_REG_WDE3_DCC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1416:#define	VXGE_HW_RX_MULTI_CAST_CTRL_TIME_OUT_DIS	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1436:#define	VXGE_HW_PHASE_CFG_QCC_WR_PHASE_EN	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1473:#define	VXGE_HW_KDFC_VP_PARTITION_0_ENABLE	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:1623:#define	VXGE_HW_RXMAC_VARIOUS_ERR_REG_RMAC_RMAC_PORT0_FSM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2099:#define	VXGE_HW_PDA_ALARM_REG_PDA_HSC_FIFO_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2147:#define	VXGE_HW_G3CMCT_INT_STATUS_ERR_G3IF_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2241:								vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2279:#define	VXGE_HW_GCMG1_INT_STATUS_GSSCC_ERR_GSSCC_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2292:#define	VXGE_HW_PCMG1_INT_STATUS_PSSCC_ERR_PSSCC_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2315:#define	VXGE_HW_NOA_WCT_CTRL_VP_INT_NUM	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2337:#define	VXGE_HW_TIM_STATUS_TIM_RESET_IN_PROGRESS	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2395:#define	VXGE_HW_CMC_ERR_REG_CMC_CMC_SM_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2399:#define	VXGE_HW_GCP_ERR_REG_CP_H2L2CP_FIFO_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2544:#define	VXGE_HW_MSG_ERR_REG_UP_UXP_WAKE_FSM_INTEGRITY_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2615:							vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2679:#define	VXGE_HW_MSG_ERR3_REG_UP_UXP_DCACHE_SG_ERR0	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2731:#define	VXGE_HW_FAU_ECC_ERR_REG_FAU_PORT0_FAU_MAC2F_N_SG_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2928:#define	VXGE_HW_MRPCIM_GENERAL_INT_STATUS_PIC_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:2952:#define	VXGE_HW_MRPCIM_GENERAL_INT_MASK_PIC_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3078:#define	VXGE_HW_TGT_ERRORS_REG_TGT_VENDOR_MSG	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3215:#define	VXGE_HW_DMAIF_DMADBL_PENDING_DMAIF_WRDMA_WR	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3249:#define	VXGE_HW_MRPCIM_GENERAL_CFG3_PROTECTION_CA_OR_UNSUPN	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3326:#define	VXGE_HW_GCMG3_INT_STATUS_GSTC_ERR0_GSTC0_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3337:#define	VXGE_HW_G3IFCMD_FB_INT_STATUS_ERR_G3IF_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3351:#define	VXGE_HW_G3IFCMD_CMU_INT_STATUS_ERR_G3IF_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3365:#define	VXGE_HW_G3IFCMD_CML_INT_STATUS_ERR_G3IF_INT	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3563:#define	VXGE_HW_ANTP_HWFSM_BP_STATUS_PORT_RATEMGMT_BP_NP	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3572:#define	VXGE_HW_ANTP_HWFSM_XNP_STATUS_PORT_RATEMGMT_XNP_NP	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3627:#define	VXGE_HW_VPATH_MSG_REG_SWIF_VPATH0_TO_SRPCIM_RMSG_INT	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3652:#define	VXGE_HW_SRPCIM_TO_MRPCIM_WMSG_TRIG_SRPCIM_TO_MRPCIM_WMSG_TRIG	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3665:#define	VXGE_HW_SRPCIM_GENERAL_INT_STATUS_PIC_INT	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3671:#define	VXGE_HW_SRPCIM_GENERAL_INT_MASK_PIC_INT	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3713:#define	VXGE_HW_SRPCIM_CLEAR_MSIX_MASK_SRPCIM_CLEAR_MSIX_MASK	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3715:#define	VXGE_HW_SRPCIM_SET_MSIX_MASK_SRPCIM_SET_MSIX_MASK	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3717:#define	VXGE_HW_SRPCIM_CLR_MSIX_ONE_SHOT_SRPCIM_CLR_MSIX_ONE_SHOT	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3752:							BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3754:#define	VXGE_HW_WDE_CFG_NS0_FORCE_MWB_START	BIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3793:								vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:3993:#define	VXGE_HW_PRC_ALARM_REG_PRC_RING_BUMP	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4022:#define	VXGE_HW_PRC_CFG6_FRM_PAD_EN	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4121:#define	VXGE_HW_KDFC_STATUS_KDFC_WRR_0_READY	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4151:#define	VXGE_HW_RTS_ACCESS_STEER_CTRL_RMACJ_STATUS	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4238:#define	VXGE_HW_TIM_CFG3_INT_NUM_TIMER_RI	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4397:#define	VXGE_HW_FBMC_VP_RDY_QUEUE_SPAV_FM	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4421:							vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4588:#define	VXGE_HW_PCI_CONFIG_ACCESS_CFG2_REQ	vxge_mBIT(0)
drivers/net/ethernet/neterion/vxge/vxge-reg.h:4590:#define	VXGE_HW_PCI_CONFIG_ACCESS_STATUS_ACCESS_ERR	vxge_mBIT(0)
drivers/net/ethernet/neterion/s2io.c:2490:		     (rxdp->Control_2 & s2BIT(0)))) {
drivers/net/ethernet/neterion/s2io.c:2610:			rxdp->Control_2 |= s2BIT(0);
drivers/net/ethernet/neterion/s2io.c:4766:			if (!(val64 & s2BIT(0)))
drivers/net/ethernet/broadcom/bnxt/bnxt_tc.h:67:#define BNXT_TC_ACTION_FLAG_FWD			BIT(0)
drivers/net/ethernet/broadcom/bnx2x/bnx2x_sriov.h:111:#define BNX2X_VF_FILTER_MAC	BIT(0)
drivers/net/ethernet/broadcom/bgmac.h:220:#define BGMAC_CLK_EN				BIT(0)
drivers/net/ethernet/broadcom/bgmac.h:409:#define BGMAC_FEAT_TX_MASK_SETUP	BIT(0)
drivers/net/ethernet/brocade/bna/bfi_enet.h:69:#define BFI_ENET_TXQ_WI_CF_IP_CKSUM	BIT(0)
drivers/net/ethernet/brocade/bna/bfi_enet.h:117:#define BFI_ENET_CQ_EF_MAC_ERROR	BIT(0)
drivers/net/ethernet/brocade/bna/bfi_enet.h:667:#define BFI_ENET_STATS_MAC    BIT(0)    /* !< MAC Statistics */
drivers/net/ethernet/brocade/bna/bna_hw_defs.h:283:#define BNA_TXQ_WI_CF_IP_CKSUM		BIT(0)
drivers/net/ethernet/brocade/bna/bna_hw_defs.h:292:#define BNA_CQ_EF_MAC_ERROR	BIT(0)
drivers/net/ethernet/altera/altera_sgdmahw.h:44:#define SGDMA_STATUS_ERR		BIT(0)
drivers/net/ethernet/altera/altera_sgdmahw.h:52:#define SGDMA_CONTROL_EOP		BIT(0)
drivers/net/ethernet/altera/altera_sgdmahw.h:97:#define SGDMA_STSREG_ERR	BIT(0) /* Error */
drivers/net/ethernet/altera/altera_sgdmahw.h:103:#define SGDMA_CTRLREG_IOE	BIT(0) /* Interrupt on error */
drivers/net/ethernet/altera/altera_tse.h:56:#define MAC_CMDCFG_TX_ENA			BIT(0)
drivers/net/ethernet/altera/altera_msgdmahw.h:92:#define MSGDMA_CSR_STAT_BUSY			BIT(0)
drivers/net/ethernet/altera/altera_msgdmahw.h:118:#define MSGDMA_CSR_CTL_STOP			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:111:#define MAC_CR_RST_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:117:#define MAC_RX_RXEN_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:121:#define MAC_TX_TXEN_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:139:#define MAC_MII_ACC_MII_BUSY_		BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:150:#define MAC_WUCSR_BCST_EN_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:204:#define RFE_RSS_CFG_RSS_ENABLE_		BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:220:#define INT_BIT_MAS_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:267:#define PTP_CMD_CTL_PTP_RESET_				BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:287:#define PTP_INT_BIT_TIMER_A_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:456:#define OTP_PWR_DN_PWRDN_N_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:464:#define OTP_PRGM_MODE_BYTE_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:469:#define OTP_FUNC_CMD_READ_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:475:#define OTP_CMD_GO_GO_				BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:478:#define OTP_STATUS_BUSY_			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:562:#define LAN743X_CSR_FLAG_IS_A0				BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:576:#define LAN743X_VECTOR_FLAG_IRQ_SHARED			BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:634:#define TX_FRAME_FLAG_IN_PROGRESS	BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:636:#define TX_TS_FLAG_TIMESTAMPING_ENABLED	BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:721:#define LAN743X_ADAPTER_FLAG_OTP		BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:734:#define PHY_FLAG_OPENED     BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:781:#define TX_BUFFER_INFO_FLAG_ACTIVE		BIT(0)
drivers/net/ethernet/microchip/lan743x_main.h:819:#define RX_BUFFER_INFO_FLAG_ACTIVE      BIT(0)
drivers/net/ethernet/netronome/nfp/nfpcore/nfp_hwinfo.c:85:#define NFP_HWINFO_VERSION_UPDATING	BIT(0)
drivers/net/ethernet/netronome/nfp/nfpcore/nfp_cpp.h:393:#define NFP_SIGNAL_MASK_A	BIT(0)	/* Signal A fired */
drivers/net/ethernet/netronome/nfp/flower/main.h:39:#define NFP_FL_FEATS_GENEVE		BIT(0)
drivers/net/ethernet/netronome/nfp/flower/lag_conf.c:16:#define NFP_PORT_LAG_LINK_UP		BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:17:#define NFP_FLOWER_LAYER_EXT_META	BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:26:#define NFP_FLOWER_LAYER2_GRE		BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:37:#define NFP_FLOWER_MASK_MPLS_Q		BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:50:#define NFP_FL_TCP_FLAG_FIN		BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:513:#define NFP_FLOWER_CMSG_PORTMOD_INFO_LINK	BIT(0)
drivers/net/ethernet/netronome/nfp/flower/cmsg.h:523:#define NFP_FLOWER_CMSG_PORTREIFY_INFO_EXIST	BIT(0)
drivers/net/ethernet/netronome/nfp/bpf/main.h:254:#define FLAG_INSN_IS_JUMP_DST			BIT(0)
drivers/net/ethernet/netronome/nfp/bpf/fw.h:43:#define NFP_BPF_ADJUST_HEAD_NO_META	BIT(0)
drivers/net/ethernet/netronome/nfp/nfp_net.h:139:#define PCIE_DESC_TX_O_IP4_CSUM	BIT(0)
drivers/net/ethernet/netronome/nfp/nfp_net.h:252:#define PCIE_DESC_RX_VLAN		cpu_to_le16(BIT(0))
drivers/net/ethernet/netronome/nfp/nfp_asm.h:294:	NN_REG_GPR_A =	BIT(0),
drivers/net/ethernet/freescale/xgmac_mdio.c:37:#define MDIO_STAT_BSY		BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:17:#define ENETC_SIMR_RSSE	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:55:#define ENETC_VSIMSGSR_MB	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:120:#define ENETC_RBIER_RXTIE	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:127:#define ENETC_TBSR_BUSY	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:140:#define ENETC_TBIER_TXTIE	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:162:#define ENETC_VLAN_TYPE_C	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:186:#define ENETC_PSIVLANFMR_VS	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:194:#define ENETC_PFPMR_MWLM	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:207:#define ENETC_PM0_TX_EN		BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:372:#define ENETC_TXBD_FLAGS_L4CS	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_hw.h:391:#define ENETC_TXBD_E_FLAGS_VLAN_INS	BIT(0)
drivers/net/ethernet/freescale/enetc/enetc_mdio.c:26:#define MDIO_CFG_BSY		BIT(0)
drivers/net/ethernet/freescale/enetc/enetc.h:116:	ENETC_ERR_TXCSUM	= BIT(0),
drivers/net/ethernet/freescale/enetc/enetc.h:174:	ENETC_F_RX_TSTAMP	= BIT(0),
drivers/net/ethernet/freescale/enetc/enetc_pf.c:192:						      BIT(0));
drivers/net/ethernet/freescale/enetc/enetc_pf.h:23:	ENETC_VF_FLAG_PF_SET_MAC	= BIT(0),
drivers/net/ethernet/freescale/dpaa2/dpkg.h:63:#define NH_FLD_ETH_DA				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:72:#define NH_FLD_VLAN_VPRI			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:84:#define NH_FLD_IP_VER				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:95:#define NH_FLD_IPV4_VER				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:113:#define NH_FLD_IPV6_VER				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:124:#define NH_FLD_ICMP_TYPE			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:132:#define NH_FLD_IGMP_VERSION			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:139:#define NH_FLD_TCP_PORT_SRC			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:153:#define NH_FLD_UDP_PORT_SRC			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:160:#define NH_FLD_UDP_LITE_PORT_SRC		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:165:#define NH_FLD_UDP_ENC_ESP_PORT_SRC		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:174:#define NH_FLD_SCTP_PORT_SRC			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:181:#define NH_FLD_DCCP_PORT_SRC			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:186:#define NH_FLD_IPHC_CID				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:194:#define NH_FLD_SCTP_CHUNK_DATA_TYPE		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:207:#define NH_FLD_L2TPV2_TYPE_BIT			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:223:#define NH_FLD_L2TPV3_CTRL_TYPE_BIT		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:234:#define NH_FLD_L2TPV3_SESS_TYPE_BIT		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:241:#define NH_FLD_PPP_PID				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:246:#define NH_FLD_PPPOE_VER			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:256:#define NH_FLD_PPPMUX_PID			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:262:#define NH_FLD_PPPMUX_SUBFRM_PFF		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:270:#define NH_FLD_LLC_DSAP				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:276:#define NH_FLD_NLPID_NLPID			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:280:#define NH_FLD_SNAP_OUI				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:285:#define NH_FLD_LLC_SNAP_TYPE			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:289:#define NH_FLD_ARP_HTYPE			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:301:#define NH_FLD_RFC2684_LLC			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:310:#define NH_FLD_USER_DEFINED_SRCPORT		BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:315:#define NH_FLD_PAYLOAD_BUFFER			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:324:#define NH_FLD_GRE_TYPE				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:328:#define NH_FLD_MINENCAP_SRC_IP			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:334:#define NH_FLD_IPSEC_AH_SPI			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:339:#define NH_FLD_IPSEC_ESP_SPI			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:344:#define NH_FLD_MPLS_LABEL_STACK			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:348:#define NH_FLD_MACSEC_SECTAG			BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpkg.h:352:#define NH_FLD_GTP_TEID				BIT(0)
drivers/net/ethernet/freescale/dpaa2/dpaa2-eth.h:469:#define DPAA2_ETH_DIST_ETHDST		BIT(0)
drivers/net/ethernet/moxa/moxart_ether.h:121:#define RPKT_FINISH		BIT(0)	/* DMA data received */
drivers/net/ethernet/moxa/moxart_ether.h:133:#define RPKT_FINISH_M		BIT(0)
drivers/net/ethernet/moxa/moxart_ether.h:169:#define INCR4_EN		BIT(0)	/* AHB bus INCR4 burst command */
drivers/net/ethernet/moxa/moxart_ether.h:187:#define XDMA_EN			BIT(0)	/* enable transmit DMA chan */
drivers/net/ethernet/moxa/moxart_ether.h:201:#define MCPU_MULTICAST		BIT(0)
drivers/net/ethernet/moxa/moxart_ether.h:221:#define FC_EN			BIT(0)	/* flow control mode enable */
drivers/net/ethernet/moxa/moxart_ether.h:227:#define BACKP_ENABLE		BIT(0)
drivers/net/ethernet/ni/nixge.c:81:#define NIXGE_ID_LED_CTL_EN	BIT(0)
drivers/net/ethernet/ni/nixge.c:88:#define NIXGE_MDIO_C45_WRITE	BIT(0)
drivers/net/ethernet/ni/nixge.c:89:#define NIXGE_MDIO_C45_READ	(BIT(1) | BIT(0))
drivers/net/ethernet/ni/nixge.c:90:#define NIXGE_MDIO_C22_WRITE	BIT(0)
drivers/net/ethernet/atheros/ag71xx.c:68:#define MAC_CFG1_TXE		BIT(0)	/* Tx Enable */
drivers/net/ethernet/atheros/ag71xx.c:79:#define MAC_CFG2_FDX		BIT(0)
drivers/net/ethernet/atheros/ag71xx.c:106:#define MII_CMD_READ		BIT(0)
drivers/net/ethernet/atheros/ag71xx.c:114:#define MII_IND_BUSY		BIT(0)
drivers/net/ethernet/atheros/ag71xx.c:123:#define FIFO_CFG0_WTM		BIT(0)	/* Watermark Module */
drivers/net/ethernet/atheros/ag71xx.c:138:#define FIFO_CFG4_DE		BIT(0)	/* Drop Event */
drivers/net/ethernet/atheros/ag71xx.c:164:#define FIFO_CFG5_DE		BIT(0)	/* Drop Event */
drivers/net/ethernet/atheros/ag71xx.c:192:#define TX_CTRL_TXE		BIT(0)	/* Tx Enable */
drivers/net/ethernet/atheros/ag71xx.c:196:#define TX_STATUS_PS		BIT(0)	/* Packet Sent */
drivers/net/ethernet/atheros/ag71xx.c:201:#define RX_CTRL_RXE		BIT(0)	/* Rx Enable */
drivers/net/ethernet/atheros/ag71xx.c:208:#define RX_STATUS_PR		BIT(0)	/* Packet Received */
drivers/net/ethernet/atheros/ag71xx.c:214:#define AG71XX_INT_TX_PS	BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:71:#define ALX_EFLD_START					BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:126:#define ALX_MASTER_DMA_MAC_RST				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:146:#define ALX_PHY_CTRL_DSPRST_OUT				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:156:#define ALX_MAC_STS_RXMAC_BUSY				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:190:#define ALX_LPI_CTRL_EN					BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:213:#define ALX_HRTBT_EXT_CTRL_ARP_EN			BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:272:#define ALX_MAC_CTRL_TX_EN				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:290:#define ALX_SRAM_LOAD_PTR				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:486:#define ALX_ISR_SMB					BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:507:#define ALX_CLK_GATE_DMAW				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:537:#define ALX_WOL_CTRL2_PTRN_EN				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:575:#define ALX_WOL_CTRL4_PT0_EN				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:730:#define ALX_MSIC2_CALB_START				BIT(0)
drivers/net/ethernet/atheros/alx/reg.h:736:#define ALX_MISC3_25M_NOTO_INTNL			BIT(0)
drivers/net/ethernet/atheros/alx/alx.h:90:	ALX_DEV_QUIRK_MSI_INTX_DISABLE_BUG = BIT(0),
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:125:#define DMA_DBG_VENDOR_MSG		BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:184:#define PM_CTRL_SPRSDWER_EN		BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:211:#define MASTER_CTRL_SOFT_RST		BIT(0)	/* RST MAC & DMA */
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:244:#define GPHY_CTRL_EXT_RESET		BIT(0)	/* 1:out of DSP RST status */
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:263:#define IDLE_STATUS_RXMAC_BUSY		BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:341:#define SERDES_LOCK_DETECT		BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:357:#define LPI_CTRL_EN			BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:394:#define MAC_CTRL_TX_EN			BIT(0)
drivers/net/ethernet/atheros/atl1c/atl1c_hw.h:463:#define WOL_PATTERN_EN			BIT(0)
drivers/net/ethernet/socionext/netsec.c:25:#define NETSEC_IRQ_TX				BIT(0)
drivers/net/ethernet/socionext/netsec.c:163:#define NETSEC_PKT_CTRL_REG_DRP_NO_MATCH	BIT(0)
drivers/net/ethernet/socionext/netsec.c:167:#define NETSEC_CLK_EN_REG_DOM_D			BIT(0)
drivers/net/ethernet/socionext/netsec.c:203:#define NETSEC_GMAC_GAR_REG_GB			BIT(0)
drivers/net/ethernet/socionext/netsec.c:252:#define NETSEC_XDP_CONSUMED      BIT(0)
drivers/net/ethernet/socionext/sni_ave.c:87:#define AVE_LINKSEL_100M	BIT(0)
drivers/net/ethernet/socionext/sni_ave.c:92:#define AVE_GRR_GRST		BIT(0)	/* Reset all MAC */
drivers/net/ethernet/socionext/sni_ave.c:126:#define AVE_MDIOSR_STS		BIT(0)	/* access status */
drivers/net/ethernet/socionext/sni_ave.c:132:#define AVE_DESCC_TD		BIT(0)	/* Enable Tx descriptor */
drivers/net/dsa/qca8k.c:702:		    BIT(0) << QCA8K_GLOBAL_FW_CTRL1_IGMP_DP_S |
drivers/net/dsa/qca8k.c:703:		    BIT(0) << QCA8K_GLOBAL_FW_CTRL1_BC_DP_S |
drivers/net/dsa/qca8k.c:704:		    BIT(0) << QCA8K_GLOBAL_FW_CTRL1_MC_DP_S |
drivers/net/dsa/qca8k.c:705:		    BIT(0) << QCA8K_GLOBAL_FW_CTRL1_UC_DP_S);
drivers/net/dsa/qca8k.h:40:#define   QCA8K_MODULE_EN_MIB				BIT(0)
drivers/net/dsa/b53/b53_regs.h:65:#define   PORT_CTRL_RX_DISABLE		BIT(0)
drivers/net/dsa/b53/b53_regs.h:84:#define   SM_SW_FWD_MODE		BIT(0)	/* 1 = Managed Mode */
drivers/net/dsa/b53/b53_regs.h:89:#define   PORT_OVERRIDE_LINK		BIT(0)
drivers/net/dsa/b53/b53_regs.h:127:#define   GMII_PO_LINK			BIT(0)
drivers/net/dsa/b53/b53_regs.h:142:#define   RGMII_CTRL_DLL_TXC		BIT(0)
drivers/net/dsa/b53/b53_regs.h:154:#define   FAST_AGE_STATIC		BIT(0)
drivers/net/dsa/b53/b53_regs.h:214:#define   BRCM_HDR_P8_EN		BIT(0) /* Enable tagging on port 8 */
drivers/net/dsa/b53/b53_regs.h:294:#define    ARLTBL_RW			BIT(0)
drivers/net/dsa/b53/b53_regs.h:329:#define   ARL_SRCH_VLID			BIT(0)
drivers/net/dsa/b53/b53_serdes.h:27:#define  FIBER_MODE_1000X		BIT(0)
drivers/net/dsa/b53/b53_serdes.h:43:#define  EN_PARALLEL_DET		BIT(0)
drivers/net/dsa/b53/b53_serdes.h:60:#define  TX_FIFO_RST			BIT(0)
drivers/net/dsa/b53/b53_serdes.h:73:#define  SGMII_MODE			BIT(0)
drivers/net/dsa/b53/b53_srab.c:34:#define  B53_SRAB_CMDSTAT_GORDYN	BIT(0)
drivers/net/dsa/b53/b53_mdio.c:37:#define REG_MII_PAGE_ENABLE     BIT(0)
drivers/net/dsa/b53/b53_mdio.c:38:#define REG_MII_ADDR_WRITE      BIT(0)
drivers/net/dsa/lantiq_gswip.c:120:#define  GSWIP_SWRES_R0			BIT(0)	/* GSWIP Hardware reset */
drivers/net/dsa/lantiq_gswip.c:141:#define  GSWIP_BM_PCFG_CNTEN		BIT(0)	/* RMON Counter Enable */
drivers/net/dsa/lantiq_gswip.c:145:#define  GSWIP_BM_CTRL_RMON_RAM1_RES	BIT(0)	/* Software Reset for RMON RAM 1 */
drivers/net/dsa/lantiq_gswip.c:169:#define  GSWIP_PCE_GCTRL_0_MTFL		BIT(0)  /* MAC Table Flushing */
drivers/net/dsa/lantiq_gswip.c:186:#define  GSWIP_PCE_VCTRL_UVR		BIT(0)	/* Unknown VLAN Rule */
drivers/net/dsa/lantiq_gswip.c:199:#define  GSWIP_FDMA_PCTRL_EN		BIT(0)	/* FDMA Port Enable */
drivers/net/dsa/lantiq_gswip.c:210:#define  GSWIP_SDMA_PCTRL_EN		BIT(0)	/* SDMA Port Enable */
drivers/net/dsa/sja1105/sja1105_main.c:1100:		l2_lookup.mask_iotag = BIT(0);
drivers/net/dsa/sja1105/sja1105_main.c:1163:		l2_lookup.mask_iotag = BIT(0);
drivers/net/dsa/sja1105/sja1105_dynamic_config.c:484:#define OP_READ		BIT(0)
drivers/net/dsa/mv88e6060.h:62:#define GLOBAL_STATUS_EEINT	BIT(0)
drivers/net/dsa/mv88e6060.h:75:#define GLOBAL_CONTROL_EEPROM_DONE_EN	BIT(0)
drivers/net/dsa/mt7530.h:114:#define  VLAN_VALID			BIT(0)
drivers/net/dsa/mt7530.h:201:#define  PMCR_FORCE_LNK			BIT(0)
drivers/net/dsa/mt7530.h:215:#define  PMSR_LINK			BIT(0)
drivers/net/dsa/mt7530.h:238:#define  SYS_CTRL_REG_RST		BIT(0)
drivers/net/dsa/mt7530.h:329:#define  RT_SYSPLL_EN_AFE_OLT		BIT(0)
drivers/net/dsa/mt7530.h:368:#define  REG_GSWCK_EN			BIT(0)
drivers/net/dsa/mv88e6xxx/ptp.h:99:#define MV88E6XXX_PTP_GC_CONFIG_DIS_TS		BIT(0)
drivers/net/dsa/mv88e6xxx/hwtstamp.h:37:#define MV88E6165_PTP_CFG_DISABLE_PTP		BIT(0)
drivers/net/dsa/mv88e6xxx/chip.h:591:#define STATS_TYPE_PORT		BIT(0)
drivers/net/dsa/rtl8366rb.c:32:#define RTL8366RB_SGCR_EN_BC_STORM_CTRL		BIT(0)
drivers/net/dsa/rtl8366rb.c:49:#define RTL8366RB_SSCR2_DROP_UNKNOWN_DA		BIT(0)
drivers/net/dsa/rtl8366rb.c:53:#define RTL8366RB_PMC0_SPI			BIT(0)
drivers/net/dsa/rtl8366rb.c:120:#define RTL8366RB_CHIP_CTRL_RESET_HW		BIT(0)
drivers/net/dsa/rtl8366rb.c:130:#define RTL8366RB_PHY_CTRL_READ			BIT(0)
drivers/net/dsa/rtl8366rb.c:133:#define RTL8366RB_PHY_INT_BUSY			BIT(0)
drivers/net/dsa/rtl8366rb.c:186:#define RTL8366RB_MIB_CTRL_BUSY_MASK		BIT(0)
drivers/net/dsa/rtl8366rb.c:220:#define RTL8366RB_PORT_1		BIT(0) /* In userspace port 0 */
drivers/net/dsa/rtl8366rb.c:287:#define RTL8366RB_INTERRUPT_POLARITY	BIT(0)
drivers/net/dsa/rtl8366rb.c:311:#define RTL8366RB_GREEN_FEATURE_TX	BIT(0)
drivers/net/dsa/vitesse-vsc73xx-core.c:123:#define VSC73XX_ADVPORTM_HOST_LOOPBACK	BIT(0)
drivers/net/dsa/vitesse-vsc73xx-core.c:131:#define VSC73XX_CAT_DROP_NULL_MAC_ENA		BIT(0)
drivers/net/dsa/vitesse-vsc73xx-core.c:136:#define VSC73XX_Q_MISC_CONF_MAC_PAUSE_MODE	BIT(0)
drivers/net/dsa/vitesse-vsc73xx-core.c:237:#define VSC73XX_ICPU_CTRL_SRST		BIT(0)
drivers/net/dsa/vitesse-vsc73xx-core.c:252:#define VSC73XX_GLORESET_MASTER_RESET	BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:38:#define SW_LINK_AUTO_AGING		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:48:#define SW_AGGR_BACKOFF			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:64:#define SW_MIRROR_RX_TX			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:102:#define SW_PASS_PAUSE			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:134:#define PORT_QUEUE_SPLIT_L		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:160:#define PORT_LEARN_DISABLE		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:210:#define PORT_AUTO_NEG_10BT		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:225:#define PORT_REMOTE_10BT		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:239:#define PORT_REMOTE_FAULT		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:287:#define PORT_MAC_LOOPBACK		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:415:#define INT_PORT_1			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:513:#define PORT_INS_TAG_FOR_PORT_2		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:525:#define PORT_DROP_TAG			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:645:#define SW_PME_ACTIVE_HIGH		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:649:#define PORT_ENERGY_DETECT		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:674:#define ACL_EQUAL			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:690:#define ACL_TCP_FLAG_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:753:#define PORT_ACL_FORCE_DLR_MISS		BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:772:#define PHY_LED_DISABLE			BIT(0)
drivers/net/dsa/microchip/ksz8795_reg.h:787:#define PHY_EXTENDED_CAPABILITY		BIT(0)
drivers/net/dsa/microchip/ksz9477.c:21:#define GBIT_SUPPORT			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:45:#define PME_POLARITY			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:93:#define SPI_CLOCK_OUT_RISING_EDGE	BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:97:#define SW_REFCLKO_IS_125MHZ		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:169:#define SW_START			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:187:#define SW_POLICING_CREDIT_ACCT		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:210:#define SW_LINK_AUTO_AGING		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:235:#define WRITE_FAIL_INT			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:264:#define SW_AGGR_BACKOFF			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:274:#define SW_PASS_SHORT_FRAME		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:312:#define SW_TOS_DSCP_REMAP		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:352:#define SW_MIRROR_RX_TX			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:433:#define ALU_STAT_READ			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:529:#define PTP_CLK_RESET			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:564:#define PTP_1STEP			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:612:#define TS_RESET			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:674:#define TS_CASCADE_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:739:#define DLR_ASSIST_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:811:#define HSR_WRITE_FAIL_INT		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:841:#define PME_WOL_ENERGY			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:849:#define PORT_ACL_INT			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:872:#define PORT_RX_FLOW_CTRL		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:904:#define PORT_EXTENDED_CAPABILITY	BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1075:#define SR_MII_AUTO_NEG_COMPLETE_INTR	BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1092:#define SR_MII_PHY_START_BUSY		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1113:#define PORT_LINK_MD_PASS		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1134:#define PORT_100_LINK_GOOD		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1155:#define LINK_UP_INT			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1164:#define PORT_PHY_PCS_LOOPBACK		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1184:#define PORT_LINK_STATUS_FAIL		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1192:#define PORT_GRXC_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1221:#define PORT_JUMBO_FRAME		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1226:#define PORT_PASS_ALL			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1250:#define PORT_COUNT_PREAMBLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1307:#define ACL_EQUAL			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1333:#define ACL_TCP_FLAG_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1422:#define PORT_ACL_PRIO_ENABLE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1468:#define POLICE_ENABLE			BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1520:#define MTI_PVID_REPLACE		BIT(0)
drivers/net/dsa/microchip/ksz9477_reg.h:1590:#define PORT_LEARN_DISABLE		BIT(0)
drivers/net/dsa/lan9303-core.c:27:# define LAN9303_IRQ_CFG_IRQ_TYPE BIT(0)
drivers/net/dsa/lan9303-core.c:42:# define LAN9303_PMI_ACCESS_MII_BUSY BIT(0)
drivers/net/dsa/lan9303-core.c:61:#define LAN9303_SW_RESET_RESET BIT(0)
drivers/net/dsa/lan9303-core.c:67:# define LAN9303_MAC_RX_CFG_X_RX_ENABLE BIT(0)
drivers/net/dsa/lan9303-core.c:92:# define LAN9303_MAC_TX_CFG_X_TX_ENABLE BIT(0)
drivers/net/dsa/lan9303-core.c:121:# define LAN9303_ALR_CMD_GET_NEXT      BIT(0)
drivers/net/dsa/lan9303-core.c:133:# define ALR_STS_MAKE_PEND     BIT(0)
drivers/net/dsa/lan9303-core.c:158:# define LAN9303_SWE_PORT_STATE_BLOCKING_PORT0 BIT(0)
drivers/net/dsa/lan9303-core.c:169:# define LAN9303_SWE_PORT_MIRROR_ENABLE_TX_MIRRORING BIT(0)
drivers/net/dsa/lan9303-core.c:177:# define LAN9303_BM_EGRSS_PORT_TYPE_SPECIAL_TAG_PORT0 (BIT(1) | BIT(0))
drivers/net/can/pch_can.c:22:#define PCH_CTRL_INIT		BIT(0) /* The INIT bit of CANCONT register. */
drivers/net/can/pch_can.c:48:#define PCH_IF_MCONT_DLC	(BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/can/kvaser_pciefd.c:33:#define KVASER_PCIEFD_64BIT_DMA_BIT BIT(0)
drivers/net/can/kvaser_pciefd.c:95:#define KVASER_PCIEFD_SRB_CMD_FOR BIT(0)
drivers/net/can/kvaser_pciefd.c:113:#define KVASER_PCIEFD_SRB_CTRL_DMA_ENABLE BIT(0)
drivers/net/can/kvaser_pciefd.c:138:#define KVASER_PCIEFD_KCAN_CMD_SRQ BIT(0)
drivers/net/can/kvaser_pciefd.c:143:#define KVASER_PCIEFD_KCAN_IRQ_TAR BIT(0)
drivers/net/can/kvaser_pciefd.c:340:	iowrite32(BIT(0), pcie->reg_base + KVASER_PCIEFD_SPI_SSEL_REG);
drivers/net/can/c_can/c_can.c:63:#define CONTROL_INIT		BIT(0)
drivers/net/can/c_can/c_can.c:120:#define IF_COMM_DATAB		BIT(0)
drivers/net/can/spi/hi311x.c:73:#define HI3110_INT_F0MESS BIT(0)
drivers/net/can/spi/hi311x.c:82:#define HI3110_ERR_STUFERR BIT(0)
drivers/net/can/spi/hi311x.c:106:#define HI3110_FIFO_WOTIME_ID_RTR BIT(0)
drivers/net/can/ti_hecc.c:170:#define HECC_CANGIM_I0EN	BIT(0)	/* Int line 0 enable */
drivers/net/can/flexcan.c:126:#define FLEXCAN_ESR_WAK_INT		BIT(0)
drivers/net/can/usb/gs_usb.c:84:#define GS_CAN_MODE_LISTEN_ONLY          BIT(0)
drivers/net/can/usb/gs_usb.c:112:#define GS_CAN_FEATURE_LISTEN_ONLY      BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb_hydra.c:292:#define KVASER_USB_HYDRA_CF_FLAG_ERROR_FRAME	BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb.h:39:#define KVASER_USB_HAS_SILENT_MODE		BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c:41:#define MSG_FLAG_ERROR_FRAME		BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c:51:#define M16C_STATE_BUS_RESET		BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c:84:#define M16C_EF_ACKE			BIT(0)
drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c:97:#define USBCAN_ERROR_STATE_TX_ERROR	BIT(0)
drivers/net/can/usb/ucan.c:104:	UCAN_MODE_LOOPBACK = BIT(0),
drivers/net/can/usb/ucan.c:192:	UCAN_TX_COMPLETE_SUCCESS = BIT(0),
drivers/net/can/sja1000/f81601.c:29:#define F81601_CAN1_EN			BIT(0)
drivers/net/can/rcar/rcar_canfd.c:46:#define RCANFD_GRMCFG_RCMC		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:53:#define RCANFD_GCFG_TPRI		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:71:#define RCANFD_GSTS_GRSTSTS		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:73:#define RCANFD_GSTS_GNOPM		(BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/can/rcar/rcar_canfd.c:81:#define RCANFD_GERFL_DEF		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:151:#define RCANFD_CSTS_CRSTSTS		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:171:#define RCANFD_CERFL_BEF		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:191:#define RCANFD_RFCC_RFE			BIT(0)
drivers/net/can/rcar/rcar_canfd.c:197:#define RCANFD_RFSTS_RFEMP		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:211:#define RCANFD_RFFDSTS_RFESI		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:222:#define RCANFD_CFCC_CFE			BIT(0)
drivers/net/can/rcar/rcar_canfd.c:229:#define RCANFD_CFSTS_CFEMP		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:244:#define RCANFD_CFFDCSTS_CFESI		BIT(0)
drivers/net/can/rcar/rcar_canfd.c:1647:		channels_mask |= BIT(0);	/* Channel 0 */
drivers/net/can/ifi_canfd/ifi_canfd.c:29:#define IFI_CANFD_STCMD_ENABLE			BIT(0)
drivers/net/can/ifi_canfd/ifi_canfd.c:42:#define IFI_CANFD_RXSTCMD_REMOVE_MSG		BIT(0)
drivers/net/can/ifi_canfd/ifi_canfd.c:48:#define IFI_CANFD_TXSTCMD_ADD_MSG		BIT(0)
drivers/net/can/ifi_canfd/ifi_canfd.c:56:#define IFI_CANFD_INTERRUPT_ERROR_BUSOFF	BIT(0)
drivers/net/can/ifi_canfd/ifi_canfd.c:68:#define IFI_CANFD_IRQMASK_ERROR_BUSOFF		BIT(0)
drivers/net/can/ifi_canfd/ifi_canfd.c:121:#define IFI_CANFD_ERROR_CTR_OVERLOAD_FIRST	BIT(0)
drivers/net/can/sun4i_can.c:107:#define SUN4I_MSEL_RESET_MODE		BIT(0)
drivers/net/can/sun4i_can.c:117:#define SUN4I_CMD_TRANS_REQ	BIT(0)
drivers/net/can/sun4i_can.c:160:#define SUN4I_STA_RBUF_RDY	BIT(0)
drivers/net/can/sun4i_can.c:172:#define SUN4I_INT_RBUF_VLD	BIT(0)
drivers/net/can/sun4i_can.c:184:#define SUN4I_INTEN_RX		BIT(0)
drivers/net/can/at91_can.c:56:#define AT91_MR_CANEN		BIT(0)
drivers/net/can/m_can/tcan4x5x.c:83:#define TCAN4X5X_MCAN_IR_RF0N BIT(0)
drivers/net/can/m_can/m_can.c:131:#define CCCR_INIT		BIT(0)
drivers/net/can/m_can/m_can.c:204:#define IR_RF0N		BIT(0)
drivers/net/can/m_can/m_can.c:226:#define ILE_EINT0	BIT(0)
drivers/net/usb/r8152.c:344:#define LINK_CHG_EVENT		BIT(0)
drivers/net/usb/r8152.c:347:#define UPCOMING_RUNTIME_D3	BIT(0)
drivers/net/usb/r8152.c:372:#define LPM_U1U2_EN		BIT(0)
drivers/net/usb/r8152.c:392:#define OWN_UPDATE		BIT(0)
drivers/net/usb/r8152.c:443:#define UPS_FLAGS_R_TUNE		BIT(0)
drivers/net/usb/r8152.c:811:#define RTL_ADVERTISED_10_HALF			BIT(0)
drivers/net/usb/r8152.c:3011:		ocp_data |= BIT(0);
drivers/net/usb/r8152.c:3020:		ocp_data &= ~BIT(0);
drivers/net/usb/ax88179_178a.c:130:	#define	GMII_LED0_LINK_10	BIT(0)
drivers/net/usb/ax88179_178a.c:139:	#define	LED0_ACTIVE		BIT(0)
drivers/net/usb/aqc111.h:133:#define AQ_ADV_100M	BIT(0)
drivers/net/usb/aqc111.h:197:#define AQ_RX_PD_L4_ERR		BIT(0)
drivers/net/virtio_net.c:44:#define VIRTIO_XDP_TX		BIT(0)
drivers/net/virtio_net.c:47:#define VIRTIO_XDP_FLAG	BIT(0)
drivers/net/wireless/intersil/hostap/hostap_ap.h:13:#define WLAN_STA_AUTH BIT(0)
drivers/net/wireless/intersil/hostap/hostap_ap.h:24:#define WLAN_RATE_1M BIT(0)
drivers/net/wireless/intersil/hostap/hostap_ap.h:133:#define PRISM2_AUTH_OPEN BIT(0)
drivers/net/wireless/intersil/hostap/hostap_common.h:409:#define HOSTAP_CRYPT_FLAG_SET_TX_KEY BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:367:#define HFA384X_PCI_CTL_FROM_BAP (BIT(5) | BIT(1) | BIT(0))
drivers/net/wireless/intersil/hostap/hostap_wlan.h:368:#define HFA384X_PCI_CTL_TO_BAP (BIT(5) | BIT(0))
drivers/net/wireless/intersil/hostap/hostap_wlan.h:437:#define HFA384X_EV_RX BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:464:#define HFA384X_RATES_1MBPS BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:473:#define HFA384X_WEPFLAGS_PRIVACYINVOKED BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:482:#define HFA384X_RX_STATUS_FCSERR BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:499:#define HFA384X_TX_STATUS_RETRYERR BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:523:#define PRISM2_DUMP_RX_HDR BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:567:#define HOSTAP_HW_NO_DISABLE BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:740:#define HOSTAP_WDS_BROADCAST_RA BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:929:#define HOSTAP_TX_FLAGS_WDS BIT(0)
drivers/net/wireless/intersil/hostap/hostap_wlan.h:942:#define DEBUG_FID BIT(0)
drivers/net/wireless/intersil/hostap/hostap_ap.c:619:	hdr->frame_control |= cpu_to_le16(ok ? BIT(1) : BIT(0));
drivers/net/wireless/intersil/hostap/hostap_main.c:451:		val &= ~(BIT(1) | BIT(0));
drivers/net/wireless/intersil/hostap/hostap_main.c:456:			val |= BIT(0);
drivers/net/wireless/intersil/hostap/hostap_main.c:459:			val |= BIT(0) | BIT(1);
drivers/net/wireless/intersil/p54/p54.h:40:#define BR_DESC_PRIV_CAP_WEP		BIT(0)
drivers/net/wireless/intersil/p54/lmac.h:50:#define P54_HDR_FLAG_CONTROL_OPSET	(BIT(15) + BIT(0))
drivers/net/wireless/intersil/p54/lmac.h:53:#define P54_HDR_FLAG_DATA_OUT_PROMISC		BIT(0)
drivers/net/wireless/intersil/p54/lmac.h:66:#define P54_HDR_FLAG_DATA_IN_FCS_GOOD		BIT(0)
drivers/net/wireless/intersil/p54/lmac.h:279:#define P54_FILTER_TYPE_STATION		BIT(0)
drivers/net/wireless/intersil/p54/lmac.h:325:#define P54_SCAN_EXIT	BIT(0)
drivers/net/wireless/intersil/p54/lmac.h:460:#define P54_PSM				BIT(0)
drivers/net/wireless/intersil/p54/eeprom.c:66:#define CHAN_HAS_CAL		BIT(0)
drivers/net/wireless/ti/wl1251/reg.h:239:#define ACX_SLV_SOFT_RESET_BIT   BIT(0)
drivers/net/wireless/ti/wl1251/reg.h:240:#define ACX_REG_EEPROM_START_BIT BIT(0)
drivers/net/wireless/ti/wl1251/reg.h:548:#define SHORT_PREAMBLE_BIT   BIT(0) /* CCK or Barker depending on the rate */
drivers/net/wireless/ti/wl1251/reg.h:596:#define INTR_TRIG_CMD       BIT(0)
drivers/net/wireless/ti/wl1251/rx.h:39:#define SHORT_PREAMBLE_BIT   BIT(0)
drivers/net/wireless/ti/wl1251/wl1251.h:22:	DEBUG_IRQ	= BIT(0),
drivers/net/wireless/ti/wl1251/acx.h:480:#define BEACON_RULE_PASS_ON_CHANGE                     BIT(0)
drivers/net/wireless/ti/wl1251/acx.h:734:#define CFG_RX_RSV_EN		BIT(0)
drivers/net/wireless/ti/wl1251/acx.h:747:#define SCAN_PASSIVE		BIT(0)
drivers/net/wireless/ti/wl1251/acx.h:1323:#define WL1251_ACX_INTR_RX0_DATA      BIT(0)
drivers/net/wireless/ti/wl1251/event.h:25:	RESERVED1_EVENT_ID                       = BIT(0),
drivers/net/wireless/ti/wl12xx/reg.h:369:#define SHORT_PREAMBLE_BIT   BIT(0) /* CCK or Barker depending on the rate */
drivers/net/wireless/ti/wl12xx/reg.h:430:#define MCS_PLL_CLK_SEL_FREF         BIT(0)
drivers/net/wireless/ti/wl12xx/reg.h:460:#define MCS_PLL_ENABLE_HP            (BIT(0) | BIT(1))
drivers/net/wireless/ti/wl12xx/reg.h:485:#define WL12XX_INTR_TRIG_CMD		BIT(0)
drivers/net/wireless/ti/wlcore/tx.h:17:#define TX_HW_ATTR_SAVE_RETRIES          BIT(0)
drivers/net/wireless/ti/wlcore/wlcore.h:548:#define WLCORE_QUIRK_END_OF_TRANSACTION		BIT(0)
drivers/net/wireless/ti/wlcore/rx.h:22:#define SHORT_PREAMBLE_BIT   BIT(0)
drivers/net/wireless/ti/wlcore/scan.h:93:#define SCAN_CHANNEL_FLAGS_DFS		BIT(0) /* channel is passive until an
drivers/net/wireless/ti/wlcore/acx.h:23:#define WL1271_ACX_INTR_WATCHDOG           BIT(0)
drivers/net/wireless/ti/wlcore/acx.h:334:#define SCAN_PASSIVE		BIT(0)
drivers/net/wireless/ti/wlcore/acx.h:543:#define ACX_ARP_FILTER_ARP_FILTERING	BIT(0)
drivers/net/wireless/ti/wlcore/acx.h:595:#define HOST_IF_CFG_RX_FIFO_ENABLE     BIT(0)
drivers/net/wireless/ti/wlcore/wlcore_i.h:294:#define WL1271_RX_FILTER_FLAG_MASK                BIT(0)
drivers/net/wireless/ti/wlcore/conf.h:14:	CONF_HW_BIT_RATE_1MBPS   = BIT(0),
drivers/net/wireless/ti/wlcore/conf.h:488:#define CONF_BCN_RULE_PASS_ON_CHANGE         BIT(0)
drivers/net/wireless/ti/wlcore/debug.h:22:	DEBUG_IRQ	= BIT(0),
drivers/net/wireless/ti/wlcore/event.h:27:	RSSI_SNR_TRIGGER_0_EVENT_ID              = BIT(0),
drivers/net/wireless/realtek/rtw88/sec.h:19:#define RTW_SEC_TX_UNI_USE_DK		BIT(0)
drivers/net/wireless/realtek/rtw88/main.h:105:	BB_PATH_A = BIT(0),
drivers/net/wireless/realtek/rtw88/main.h:144:#define HT_STBC_EN	BIT(0)
drivers/net/wireless/realtek/rtw88/main.h:146:#define HT_LDPC_EN	BIT(0)
drivers/net/wireless/realtek/rtw88/main.h:444:	PORT_SET_MAC_ADDR	= BIT(0),
drivers/net/wireless/realtek/rtw88/main.h:672:#define RTW_PWR_INTF_SDIO_MSK	BIT(0)
drivers/net/wireless/realtek/rtw88/main.h:675:#define RTW_PWR_INTF_ALL_MSK	(BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/wireless/realtek/rtw88/main.h:714:	RTW_INTF_PHY_CUT_A = BIT(0),
drivers/net/wireless/realtek/rtw88/main.h:975:#define COEX_INFO_CONNECTION	BIT(0)
drivers/net/wireless/realtek/rtw88/main.h:1231:	#define INTF_PCIE	BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:11:#define BIT_FEN_BB_RSTB		BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:20:#define BIT_WLMCU_IOIF		BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:24:#define BIT_RF_EN		BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:55:#define BIT_SW_DPDT_SEL_DATA	BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:76:#define BIT_MCUFWDL_EN		BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:117:#define BIT_HCI_TXDMA_EN	BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:179:#define BIT_AUTO_INIT_LLT_V1	BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:222:#define BIT_WL_RFK		BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:234:#define BIT_BTCCA_CTRL		(BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtw88/reg.h:269:#define BIT_DIS_SECOND_CCA	(BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtw88/reg.h:304:#define BIT_AAP			BIT(0)
drivers/net/wireless/realtek/rtw88/reg.h:346:#define DIS_DPD_RATE6M		BIT(0)
drivers/net/wireless/realtek/rtw88/mac.c:239:		 (rtw_read8(rtwdev, REG_SYS_STATUS1 + 1) & BIT(0)))
drivers/net/wireless/realtek/rtw88/rtw8822b.c:976:	rtw_write32_set(rtwdev, 0xb58, BIT(0));
drivers/net/wireless/realtek/rtw88/rtw8822b.c:977:	rtw_write32_clr(rtwdev, 0xb58, BIT(0));
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1263:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1273:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1306:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1311:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1331:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1341:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1351:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1366:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1371:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1376:	 RTW_PWR_CMD_POLLING, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1464:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1474:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1527:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1542:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822b.c:1582:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:758:	rtw_write32_mask(rtwdev, 0x18b4, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:759:	rtw_write32_mask(rtwdev, 0x18d0, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:763:	rtw_write32_mask(rtwdev, 0x41b4, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:764:	rtw_write32_mask(rtwdev, 0x41d0, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:771:	rtw_write32_mask(rtwdev, 0x18b0, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:772:	rtw_write32_mask(rtwdev, 0x18cc, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:773:	rtw_write32_mask(rtwdev, 0x18b0, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:774:	rtw_write32_mask(rtwdev, 0x18cc, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:791:	rtw_write32_mask(rtwdev, 0x41b0, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:792:	rtw_write32_mask(rtwdev, 0x41cc, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:793:	rtw_write32_mask(rtwdev, 0x41b0, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:794:	rtw_write32_mask(rtwdev, 0x41cc, BIT(0), 0x1);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:858:	rtw_write32_mask(rtwdev, w_i + 0x4, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:859:	rtw_write32_mask(rtwdev, w_q + 0x4, BIT(0), 0x0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:1992:	rtw_write8_mask(rtwdev, 0x67, BIT(0), 0);
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3199:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3214:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3224:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3252:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3262:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3277:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3292:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3297:	 RTW_PWR_CMD_POLLING, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3381:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3429:	 RTW_PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtw88/rtw8822c.c:3464:	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
drivers/net/wireless/realtek/rtw88/fw.h:141:	le32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(0))
drivers/net/wireless/realtek/rtw88/coex.c:2063:	rtw_write8_set(rtwdev, REG_SYS_FUNC_EN, BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtw88/coex.c:2371:	coex_stat->bt_ble_exist = ((coex_stat->bt_info_hb1 & BIT(0)) == BIT(0));
drivers/net/wireless/realtek/rtw88/coex.c:2411:	coex_stat->bt_opp_exist = ((coex_stat->bt_info_hb2 & BIT(0)) == BIT(0));
drivers/net/wireless/realtek/rtw88/pci.c:997:	write_addr = ((addr & 0x0ffc) | (BIT(0) << (remainder + 12)));
drivers/net/wireless/realtek/rtw88/pci.c:1048:	cut = BIT(0) << rtwdev->hal.cut_version;
drivers/net/wireless/realtek/rtw88/rtw8822c.h:154:#define BIT_LDOE25_PON		BIT(0)
drivers/net/wireless/realtek/rtw88/rtw8822c.h:178:#define BIT_3WIRE_TX_EN		BIT(0)
drivers/net/wireless/realtek/rtw88/rtw8822c.h:212:#define BIT_CCK_OFDM_BLK_EN	(BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtw88/coex.h:9:#define BPM_HFP		BIT(0)
drivers/net/wireless/realtek/rtw88/coex.h:147:	COEX_SCBD_ACTIVE	= BIT(0),
drivers/net/wireless/realtek/rtw88/pci.h:96:#define IMR_ROK			BIT(0)
drivers/net/wireless/realtek/rtw88/main.c:1079:	if (efuse->bt_setting & BIT(0))
drivers/net/wireless/realtek/rtw88/main.c:1087:	efuse->ext_pa_5g = efuse->pa_type_5g & BIT(0) ? 1 : 0;
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu.h:440:#define TXDESC_BROADMULTICAST		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:996:	val8 |= BIT(0) | BIT(3);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:1069:	sps0 &= ~(BIT(0) | BIT(3));
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:1083:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:1916:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:1924:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:2268:		val32 &= ~(BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:3662:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:3690:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:3812:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:3816:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:4388:		h2c.media_status_rpt.parm |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c:4390:		h2c.media_status_rpt.parm &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8192e.c:1368:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8192e.c:1611:	val32 |= (BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8192e.c:1625:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:10:#define  SYS_ISO_MD2PP			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:17:#define  SYS_FUNC_BBRSTB		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:47:#define  SYS_CLK_ANAD16V_ENABLE		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:73:#define  RF_ENABLE			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:78:#define  LDOA15_ENABLE			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:85:#define  LDOV12D_ENABLE			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:96:#define  AFE_XTAL_ENABLE		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:108:#define  AFE_PLL_ENABLE			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:164:#define  PAD_CTRL1_SW_DPDT_SEL_DATA	BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:169:#define  MULTI_FN_WIFI_HW_PWRDOWN_EN	BIT(0)	/* Enable GPIO[9] as WiFi HW
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:194:#define  MCU_FW_DL_ENABLE		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:243:#define	 IMR0_ROK			BIT(0)	/* Receive DMA OK */
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:284:#define  SYS_CFG_XCLK_VLD		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:318:#define  GPIO_EFS_HCI_SEL		(BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:343:#define  CR_HCI_TXDMA_ENABLE		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:519:#define  RSR_1M				BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:622:#define  BEACON_ATIM			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:630:#define  DUAL_TSF_RESET_TSF0		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:658:#define  ACM_HW_CTRL_BK			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:683:#define  BW_OPMODE_11J			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:689:#define  RCR_ACCEPT_AP			BIT(0)  /* Accept all unicast packet */
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:775:#define  SEC_CFG_TX_USE_DEFKEY		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:826:#define  FPGA_RF_MODE			BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:832:#define  FPGA0_TX_INFO_OFDM_PATH_A	BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:889:#define  FPGA0_RF_3WIRE_DATA		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:952:#define OFDM_RF_PATH_RX_A		BIT(0)
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h:1109:#define  USB_HIMR_ROK			BIT(0)	/*  Receive DMA OK Interrupt */
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723a.c:268:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:338:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:350:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:546:	val32 |= (BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:1368:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:1483:	val8 |= BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:1547:	val32 |= (BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:1561:	val8 &= ~BIT(0);
drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8723b.c:1594:	h2c.bt_info.data = BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ap.c:171:		if(pstapriv->tim_bitmap&BIT(0))//for bc/mc frames
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ap.c:172:			*dst_ie++ = BIT(0);//bitmap ctrl 
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ap.c:1177:			if( pregpriv->cbw40_enable & BIT(0) )
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ap.c:1235:				pht_info->infos[0] &= ~(BIT(0)|BIT(1));
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ap.c:1559:				psecuritypriv->wpa_psk |= BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_cmd.c:2543:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_cmd.c:2544:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_sreset.c:187:	rtw_write8(padapter, REG_DUAL_TSF_RST, (BIT(0)|BIT(1)));
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ieee80211.c:1811:		else if(MCS_rate[0] & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ieee80211.c:1832:			else if(MCS_rate[1] & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_ieee80211.c:1851:			else if(MCS_rate[0] & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_tdls.c:2540:		AC_queue=BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme.c:3555:			if( pregpriv->cbw40_enable & BIT(0) )
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme.c:3678:		if( pregistrypriv->cbw40_enable & BIT(0) )
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3536:			pstapriv->tim_bitmap |= BIT(0);//
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3537:			pstapriv->sta_dz_bitmap |= BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3576:					wmmps_ac = psta->uapsd_bk&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3580:					wmmps_ac = psta->uapsd_vi&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3584:					wmmps_ac = psta->uapsd_vo&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3589:					wmmps_ac = psta->uapsd_be&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3855:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3856:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3882:		update_mask = BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_xmit.c:3998:			//update_mask = BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_recv.c:1594:				wmmps_ac = psta->uapsd_bk&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_recv.c:1598:				wmmps_ac = psta->uapsd_vi&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_recv.c:1602:				wmmps_ac = psta->uapsd_vo&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_recv.c:1607:				wmmps_ac = psta->uapsd_be&BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_wlan_util.c:602:	if (capability & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_wlan_util.c:1007:				//acm_mask |= (ACM? BIT(0):0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_wlan_util.c:1058:		if (pregistrypriv->cbw40_enable & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/efuse/rtw_efuse.c:161:	if(!(word_en & BIT(0)))	word_cnts++; // 0 : write enable
drivers/net/wireless/realtek/rtl8192cu/core/efuse/rtw_efuse.c:549:	if (!(word_en&BIT(0)))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:1900:	} else if ((psecuritypriv->wpa_psk & BIT(0)) && elems.wpa_ie) {
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:1910:			pstat->wpa_psk |= BIT(0);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:2043:						if(pstat->qos_info&BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:2044:							pstat->uapsd_vo = BIT(0)|BIT(1);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:2049:							pstat->uapsd_vi = BIT(0)|BIT(1);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:2054:							pstat->uapsd_bk = BIT(0)|BIT(1);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:2059:							pstat->uapsd_be = BIT(0)|BIT(1);
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:3031:	p2pie[ p2pielen++ ] = ( ( pwdinfo->intent << 1 ) | BIT(0) );
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:3535:		p2pie[ p2pielen++ ] = ( ( pwdinfo->intent << 1 ) | BIT(0) );
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:7779:				if(pregpriv->cbw40_enable & BIT(0) )
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:8710:					BA_para_set = cpu_to_le16(BA_para_set & ~BIT(0));
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:8712:					BA_para_set = cpu_to_le16(BA_para_set | BIT(0));
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:9556:	if (val16 & BIT(0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:11336:		pmlmeinfo->state &= ~(BIT(0)|BIT(1));// clear state
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:11530:						if( pregpriv->cbw40_enable & BIT(0) )
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:12246:		if((pstapriv->tim_bitmap&BIT(0)) && (psta_bmc->sleepq_len>0))
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:12286:				//pstapriv->tim_bitmap &= ~BIT(0);				
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:12534:						pht_info->infos[0] &= ~(BIT(0)|BIT(1)); //no secondary channel is present
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:12794:					pht_info->infos[0] &= ~(BIT(0)|BIT(1));
drivers/net/wireless/realtek/rtl8192cu/core/rtw_mlme_ext.c:12989:					pht_info->infos[0] &= ~(BIT(0)|BIT(1)); //no secondary channel is present
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_cmd.h:76:#define FW_WOWLAN_FUN_EN			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_cmd.h:85:#define FW_WOWLAN_GPIO_WAKEUP_EN	BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/hal_intf.h:335:#define Rx_Pairwisekey			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_cmd.h:124:#define FW_WOWLAN_FUN_EN			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_cmd.h:133:#define FW_WOWLAN_GPIO_WAKEUP_EN	BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtw_debug.h:40:#define _module_rtl871x_xmit_c_		BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211.h:82:#define WLAN_STA_AUTH BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211.h:130:#define WPA_CIPHER_NONE 	BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211.h:181:    WIRELESS_11B = BIT(0), // tx: cck only , rx: cck only, hw: cck
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211.h:501:#define RTW_ERP_INFO_NON_ERP_PRESENT BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/drv_types.h:104:#define SPEC_DEV_ID_NONE BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211_ext.h:33:#define WPA_PROTO_WPA BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211_ext.h:36:#define WPA_KEY_MGMT_IEEE8021X BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/ieee80211_ext.h:43:#define WPA_CAPABILITY_PREAUTH BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_hal.h:276:#define TX_SELE_HQ			BIT(0)		// High Queue
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_hal.h:340:#define CHIP_8723						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_hal.h:353:#define IC_TYPE_MASK					(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:604:#define cap_ESS BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:907:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_OFF_MASK	((u8) BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:908:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_ABOVE		((u8) BIT(0))
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:909:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_BELOW		((u8) BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:1062:#define	P2P_INVITATION_FLAGS_PERSISTENT			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:1072:#define	P2P_DEVCAP_SERVICE_DISCOVERY		BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/wifi.h:1080:#define	P2P_GRPCAP_GO							BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_hal.h:462:#define TX_SELE_HQ			BIT(0)		// High Queue
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_hal.h:535:#define CHIP_8723						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_hal.h:549:#define IC_TYPE_MASK					(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtl8192cu/include/hal_com.h:24:#define RATE_1M						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtw_pwrctrl.h:47:#define XMIT_ALIVE	BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtw_pwrctrl.h:76:#define PS_DPS				BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtw_pwrctrl.h:156:#define	RT_RF_OFF_LEVL_ASPM			BIT(0)	// PCI ASPM
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1010:#define	EEPROM_USB_SN							BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1138:#define ISO_MD2PP					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1154:#define FEN_BBRSTB					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1172:#define PFM_LDALL					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1200:#define ANAD16V_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1220:#define AFE_BGEN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1232:#define WLOCK_ALL					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1242:#define RF_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1249:#define LDA15_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1258:#define LDV12_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1266:#define XTAL_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1290:#define APLL_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1324:#define RSM_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1362:#define MCUFWDL_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1376:#define XCLK_VLD						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1410:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1454:#define RXDMA_ARBBW_EN			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1464:#define HQSEL_VOQ					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1667:#define	AcmHw_HwEn					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1700:#define TSFRST						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1712:#define AAP							BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192d_spec.h:1772:#define	SCR_TxUseDK					BIT(0)			//Force Tx Use Default Key
drivers/net/wireless/realtek/rtl8192cu/include/rtw_io.h:87:#define _IO_DONE_		BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtw_io.h:119:#define _INTF_ASYNC_	BIT(0)	//support async io
drivers/net/wireless/realtek/rtl8192cu/include/HalPwrSeqCmd.h:72:#define	PWR_INTF_SDIO_MSK		BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/HalPwrSeqCmd.h:75:#define	PWR_INTF_ALL_MSK		(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/net/wireless/realtek/rtl8192cu/include/HalPwrSeqCmd.h:80:#define	PWR_FAB_TSMC_MSK		BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/HalPwrSeqCmd.h:82:#define	PWR_FAB_ALL_MSK			(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/net/wireless/realtek/rtl8192cu/include/HalPwrSeqCmd.h:87:#define	PWR_CUT_TESTCHIP_MSK	BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/sta_info.h:228:	u8 uapsd_bk;//BIT(0): Delivery enabled, BIT(1): Trigger enabled
drivers/net/wireless/realtek/rtl8192cu/include/rtw_mlme_ext.h:58:#define	DYNAMIC_FUNC_DIG			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:967:#define	EEPROM_USB_SN							BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1096:#define ISO_MD2PP					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1112:#define FEN_BBRSTB					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1130:#define PFM_LDALL					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1158:#define ANAD16V_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1174:#define 	EEDO					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1187:#define AFE_BGEN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1199:#define WLOCK_ALL					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1209:#define RF_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1216:#define LDA15_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1225:#define LDV12_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1233:#define XTAL_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1257:#define APLL_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1301:#define RSM_EN						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1342:#define MCUFWDL_EN					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1356:#define XCLK_VLD						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1381:#define	EFS_HCI_SEL				(BIT(0)|BIT(1))
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1415:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1459:#define RXDMA_ARBBW_EN			BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1469:#define HQSEL_VOQ					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1672:#define	AcmHw_HwEn					BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1704:#define TSFRST						BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1716:#define AAP							BIT(0)
drivers/net/wireless/realtek/rtl8192cu/include/rtl8192c_spec.h:1776:#define	SCR_TxUseDK						BIT(0)			//Force Tx Use Default Key
drivers/net/wireless/realtek/rtl8192cu/include/rtw_mp_phy_regdef.h:1074:#define RCR_AAP			BIT(0)				// accept all physical address
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4208:			rtw_write8(Adapter, REG_BCN_CTRL, rtw_read8(Adapter, REG_BCN_CTRL)|BIT(0));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4232:		rtw_write8(Adapter, REG_DUAL_TSF_RST, BIT(0));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4293:			rtw_write8(Adapter, REG_BCN_CTRL_1, rtw_read8(Adapter, REG_BCN_CTRL_1)|BIT(0));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4737:		rtw_write8(Adapter, REG_DUAL_TSF_RST, BIT(0));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4886:			//rtw_write8(Adapter, REG_DUAL_TSF_RST, BIT(1)|BIT(0));	
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:4914:			//rtw_write8(Adapter, REG_DUAL_TSF_RST, BIT(1)|BIT(0));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:5066:				rtw_write8(Adapter, REG_DUAL_TSF_RST, (BIT(0)|BIT(1)));
drivers/net/wireless/realtek/rtl8192cu/hal/rtl8192c/usb/usb_halinit.c:6131:	//rtw_write8(padapter, 0x542, rtw_read8(padapter, 0x541)|BIT(0));
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/ioctl_linux.c:7020:							DBG_871X("extra_arg = 1  - disable DIG- BIT(0)\n");
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/ioctl_linux.c:8000:		nonerp_set : BIT(0)
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/pci_intf.c:205:	aspmlevel |= BIT(0) | BIT(1);
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/pci_intf.c:207:	pcibridge_linkctrlreg &= ~(BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/pci_intf.c:290:		u_pcibridge_aspmsetting &= ~BIT(0);
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/pci_intf.c:753:	aspmlevel |= BIT(0) | BIT(1);
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/pci_intf.c:880:		u_pcibridge_aspmsetting &= ~BIT(0); // for intel host 42 device 43
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/ioctl_cfg80211.c:4839:		if (pwdev_priv->invit_info.flags & BIT(0)
drivers/net/wireless/realtek/rtl8192cu/os_dep/linux/ioctl_cfg80211.c:5087:				is_GO = (grp_cap&BIT(0)) ? _TRUE:_FALSE;
drivers/net/wireless/realtek/rtlwifi/btcoexist/halbtc8723b1ant.c:198:	h2c_parameter[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/btcoexist/halbtc8723b1ant.c:433:		h2c_parameter[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/btcoexist/halbtc8723b1ant.c:863:				if (u8tmp & BIT(0)) {
drivers/net/wireless/realtek/rtlwifi/btcoexist/halbtc8723b2ant.c:698:		h2c_parameter[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:44:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:57:	tmp1byte |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:372:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:426:					       (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:451:					       (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:683:	bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) | BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:696:	while ((bytetmp & BIT(0)) && retry < 1000) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c:1014:	if (!(tmp_u1b & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:360:#define	RRSR_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:411:#define RATE_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:452:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:475:#define	WOW_PMEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:512:#define	IMR_ROK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:519:#define	IMR_WLANOFF				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:624:#define	STOPBK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:650:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:668:#define ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:682:#define FEN_BBRSTB				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:699:#define PFM_LDALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:726:#define ANAD16V_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:741:#define AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:745:#define WLOCK_ALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:754:#define RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:758:#define LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:764:#define LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:770:#define XTAL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:791:#define APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:817:#define RSM_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:837:#define MCUFWDL_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:846:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:872:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:911:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:921:#define HQSEL_VOQ				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1049:#define TSFTR_RST				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1057:#define	ACMHW_HWEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1074:#define TSFRST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1083:#define AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1131:#define	SCR_TXUSEDK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/reg.h:1165:#define	WL_HWPDN_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/def.h:24:#define CHIP_92C_BITMASK		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/phy.c:79:		       regval | BIT(13) | BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/dm.h:7:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ce/trx.c:732:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:48:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:375:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:428:					       (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:453:					       (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:1010:	if (!(tmp_u1b & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:1289:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hw.c:1291:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, u1b_tmp | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:345:#define	RRSR_1M						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:396:#define RATE_1M						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:437:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:460:#define	WOW_PMEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:497:#define	IMR_ROK						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:503:#define	IMR_WLANOFF					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:538:#define	PHIMR_ROK						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:664:#define	STOPBK						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:688:#define	RCR_AAP						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:712:#define ISO_MD2PP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:726:#define FEN_BBRSTB					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:743:#define PFM_LDALL					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:770:#define ANAD16V_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:785:#define AFE_BGEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:789:#define WLOCK_ALL					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:798:#define RF_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:802:#define LDA15_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:808:#define LDV12_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:814:#define XTAL_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:835:#define APLL_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:861:#define RSM_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:881:#define MCUFWDL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:890:#define XCLK_VLD					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:915:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:954:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:964:#define HQSEL_VOQ					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:1091:#define TSFTR_RST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:1099:#define	ACMHW_HWEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:1116:#define TSFRST						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:1125:#define AAP							BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:1173:#define	SCR_TXUSEDK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h:2094:#define	WL_HWPDN_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/def.h:17:#define CHIP_8723		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/def.h:30:#define IC_TYPE_MASK		(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/fw.c:23:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_bt_coexist.h:25:#define BT_COEX_STATE_BT30			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_bt_coexist.h:60:#define BT_COEX_STATE_BT_CNT_LEVEL_0		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_bt_coexist.h:109:#define	BTINFO_B_CONNECTION			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:205:	tmp_u1 |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:401:		h2c_parameter[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:429:		h2c_parameter1[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:433:		h2c_parameter[0] |= BIT(0);		/* function enable */
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:491:		h2c_parameter[0] |= BIT(0);		/* function enable */
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:524:		h2c_parameter[0] |= BIT(0);	/* function enable */
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:543:			h2c_parameter[1] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:582:		h2c_parameter[0] |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/hal_btc.c:1514:	h2c_parameter[0] |=  BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:52:		PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:61:		PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:63:		PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(0), 0},
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:100:		PWR_CMD_WRITE, BIT(0), BIT(0)}, \
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:112:		PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0},\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:135:		PWR_CMD_WRITE, BIT(0), BIT(0)}, \
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:148:		PWR_CMD_WRITE, BIT(0), 0}, \
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:167:		PWR_CMD_WRITE, BIT(0), 0},/* 0x04[16] = 0*/\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:208:		PWR_CMD_WRITE, BIT(0), 0},\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/pwrseq.h:264:		PWR_CMD_WRITE, BIT(1)|BIT(0), BIT(1)|BIT(0)},\
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/dm.h:7:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723ae/trx.c:693:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/wifi.h:219:#define	WAKE_ON_MAGIC_PACKET		BIT(0)
drivers/net/wireless/realtek/rtlwifi/wifi.h:222:#define	WOL_REASON_PTK_UPDATE		BIT(0)
drivers/net/wireless/realtek/rtlwifi/wifi.h:298:	RF_MASK_A = BIT(0),
drivers/net/wireless/realtek/rtlwifi/wifi.h:982:	RTL_SPEC_NEW_RATEID = BIT(0),	/* use ratr_table_mode_new */
drivers/net/wireless/realtek/rtlwifi/wifi.h:3033:#define	RT_RF_OFF_LEVL_ASPM		BIT(0)	/*PCI ASPM */
drivers/net/wireless/realtek/rtlwifi/wifi.h:3066:#define	LDPC_HT_ENABLE_RX			BIT(0)
drivers/net/wireless/realtek/rtlwifi/wifi.h:3071:#define	STBC_HT_ENABLE_RX			BIT(0)
drivers/net/wireless/realtek/rtlwifi/wifi.h:3076:#define	LDPC_VHT_ENABLE_RX			BIT(0)
drivers/net/wireless/realtek/rtlwifi/wifi.h:3081:#define	STBC_VHT_ENABLE_RX			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:44:	tmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:57:	tmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:338:	rtl_write_byte(rtlpriv, REG_CR + 1, tmp_regcr | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:361:			       bcnvalid_reg | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:379:		while (!(bcnvalid_reg & BIT(0)) && count < 20) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:386:		if (bcnvalid_reg & BIT(0))
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:387:			rtl_write_byte(rtlpriv, REG_DWBCN0_CTRL + 2, BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:390:	} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:392:	if (!(bcnvalid_reg & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:404:	rtl_write_byte(rtlpriv, REG_CR + 1, tmp_regcr & (~BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:575:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:700:	rtl_write_byte(rtlpriv, REG_AUTO_LLT + 2, u8tmp | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:702:	while (u8tmp & BIT(0)) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1155:	if ((tmp & BIT(0)) || (tmp & BIT(1))) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1182:	tmp &= ~(BIT(1) | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1216:	tmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1223:	tmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1402:	if (!(tmp_u1b & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1639:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c:1641:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:407:#define	RRSR_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:458:#define RATE_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:548:#define	IMR_ROK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:663:#define	STOPBK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:687:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:711:#define ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:725:#define FEN_BBRSTB				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:742:#define PFM_LDALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:769:#define ANAD16V_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:784:#define AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:788:#define WLOCK_ALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:797:#define RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:801:#define LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:807:#define LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:813:#define XTAL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:834:#define APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:860:#define RSM_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:880:#define MCUFWDL_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:889:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:913:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:952:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:962:#define HQSEL_VOQ				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:1089:#define TSFTR_RST				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:1097:#define	ACMHW_HWEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:1114:#define TSFRST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:1123:#define AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:1171:#define	SCR_TXUSEDK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:2200:#define	HAL92C_WOL_PTK_UPDATE_EVENT		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/reg.h:2206:#define WOL_REASON_PTK_UPDATE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/fw.c:161:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/fw.c:381:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/fw.c:389:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/fw.c:863:	bool collision_state = cmd_buf[3] & BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/phy.c:234:		       regval | BIT(13) | BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/fw.h:45:#define	FW_PS_CLOCK_OFF		BIT(0)		/* 32k */
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:59:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:62:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:65:	 PWR_BASEADDR_MAC , PWR_CMD_POLLING, BIT(0), 0},
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:100:	 PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:111:	 PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:131:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:141:	 PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:152:	 PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:158:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:172:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:209:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h:259:	 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1) | BIT(0), BIT(1) | BIT(0)},\
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/dm.h:158:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192ee/trx.c:362:		wake_match = BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:68:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:81:	tmp1byte |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:298:	rtl_write_byte(rtlpriv, REG_CR + 1, (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:312:			       (bcnvalid_reg | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:324:		while (!(bcnvalid_reg & BIT(0)) && count < 20) {
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:330:	} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:332:	if (!(bcnvalid_reg & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:335:	if (bcnvalid_reg & BIT(0) && rtlhal->enter_pnp_sleep) {
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:336:		rtl_write_byte(rtlpriv, REG_TDECTRL + 2, bcnvalid_reg | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:342:					       bcnvalid_reg | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:357:				while (!(bcnvalid_reg & BIT(0)) && count < 20) {
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:365:			} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:367:			if (!(bcnvalid_reg & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:373:	if (bcnvalid_reg & BIT(0))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:374:		rtl_write_byte(rtlpriv, REG_TDECTRL + 2, BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:384:		rtl_write_byte(rtlpriv, REG_CR + 1, (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:676:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:942:		if (bytetmp & BIT(0)) {
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1117:	write_addr = (addr & 0xfffc) | (BIT(0) << (remainder + 12));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1231:	if ((tmp & BIT(0)) || (tmp & BIT(1))) {
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1286:	tmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1291:	tmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1550:	tmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1584:	rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, (tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1701:	rtl_write_byte(rtlpriv, 0x7a4, (tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1702:	rtl_write_byte(rtlpriv, 0x7a4, (tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1760:		rtl_write_byte(rtlpriv, REG_CR + 1, (tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1834:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:1836:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, u1b_tmp | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:2931:					  (rtlhal->pa_type_5g & BIT(0))) ?
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:2955:	u8 ext_type_lna_2g_a = (hwinfo[0XBD] & (BIT(1) | BIT(0))) >> 0;
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:2959:	u8 ext_type_lna_5g_a = (hwinfo[0XBF] & (BIT(1) | BIT(0))) >> 0;
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/hw.c:2970:	if ((rtlhal->pa_type_5g & (BIT(1) | BIT(0))) == (BIT(1) | BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/trx.h:319:	return le32_get_bits(*(__pdesc + 4), BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:393:#define	HSIMR_GPIO12_0_INT_EN			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:400:#define	HSISR_GPIO12_0_INT			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:418:#define	RRSR_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:469:#define RATE_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:510:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:533:#define	WOW_PMEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:589:#define	IMR_ROK					BIT(0)	/* Receive DMA OK */
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:724:#define	STOPBK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:749:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:773:#define ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:787:#define FEN_BBRSTB				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:804:#define PFM_LDALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:831:#define ANAD16V_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:846:#define AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:850:#define WLOCK_ALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:859:#define RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:863:#define LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:869:#define LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:875:#define XTAL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:896:#define APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:922:#define RSM_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:942:#define MCUFWDL_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:951:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:975:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1014:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1024:#define HQSEL_VOQ				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1151:#define TSFTR_RST			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1159:#define	ACMHW_HWEN			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1176:#define TSFRST				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1185:#define AAP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1233:#define	SCR_TXUSEDK			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:1242:#define XCLK_VLD			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/reg.h:2372:#define	WL_HWPDN_EN			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/def.h:113:#define CHIP_8821				(BIT(0)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/def.h:115:#define CHIP_8821A				(BIT(0)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/def.h:155:#define IC_TYPE_MASK			(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/def.h:204:	ODM_BOARD_MINICARD = BIT(0), /* 0 = non-mini card, 1 = mini card. */
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.c:228:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.c:443:		rtl_write_byte(rtlpriv, REG_RSV_CTRL+1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.c:455:		rtl_write_byte(rtlpriv, REG_RSV_CTRL+1, (u1b_tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:740:	u32 intf = (rtlhal->interface == INTF_USB ? BIT(1) : BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:796:		if ((cond1 & BIT(0)) != 0) /*GLNA*/
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:3805:			rtl_set_bbreg(hw, 0xc94, BIT(0), 0x1);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:3855:			rtl_set_bbreg(hw, 0xc94, BIT(0), 0x1);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:3888:						tx_dt[cal] = (tx_dt[cal] >> 1)+(tx_dt[cal] & BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c:4050:							rx_dt[cal] = (rx_dt[cal] >> 1)+(rx_dt[cal] & BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.h:47:#define	FW_PS_GO_ON			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.h:52:#define	FW_PS_DPS		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/fw.h:66:#define	FW_PS_CLOCK_OFF		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/led.c:73:	ledcfg &= ~(BIT(7) | BIT(6) | BIT(3) | BIT(2) | BIT(1) | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/dm.h:156:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/trx.c:481:		wake_match = BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/trx.c:987:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/rtl8821ae/dm.c:550:	if (tmp & BIT(0))
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/hw.c:912:	if (!(pa_setting & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/hw.c:1217:		tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/hw.c:1237:		tmp1byte |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/hw.c:1789:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/trx.h:23:#define TX_SELE_HQ				BIT(0)	/* High Queue */
drivers/net/wireless/realtek/rtlwifi/rtl8192cu/phy.c:101:		       BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:72:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:349:		       (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:362:			       (bcnvalid_reg | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:368:		while (!(bcnvalid_reg & BIT(0)) && count < 20) {
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:375:	} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:377:	if (bcnvalid_reg & BIT(0))
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:378:		rtl_write_byte(rtlpriv, REG_TDECTRL + 2, BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:387:	rtl_write_byte(rtlpriv, REG_CR + 1, (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:617:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:849:	if (bytetmp & BIT(0)) {
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:923:	rtl_set_bbreg(hw, 0x944, BIT(1) | BIT(0), 0x3)/* 0x944[1:0]=11 */;
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1015:	write_addr = (addr & 0xfffc) | (BIT(0) << (remainder + 12));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1186:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1188:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, u1b_tmp | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1210:	if ((tmp & BIT(0)) || (tmp & BIT(1))) {
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1238:	tmp &= ~(BIT(1) | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1272:	tmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c:1279:	tmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723be/trx.h:319:	return le32_get_bits(*(__pdesc + 4), BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:382:#define	HSIMR_GPIO12_0_INT_EN			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:389:#define	HSISR_GPIO12_0_INT			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:406:#define	RRSR_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:457:#define RATE_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:498:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:521:#define	WOW_PMEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:575:#define	IMR_ROK			BIT(0)	/* Receive DMA OK */
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:696:#define	STOPBK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:720:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:744:#define ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:758:#define FEN_BBRSTB				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:775:#define PFM_LDALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:802:#define ANAD16V_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:817:#define AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:821:#define WLOCK_ALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:830:#define RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:834:#define LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:840:#define LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:846:#define XTAL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:867:#define APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:893:#define RSM_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:913:#define MCUFWDL_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:922:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:946:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:985:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:995:#define HQSEL_VOQ				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1122:#define TSFTR_RST				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1130:#define	ACMHW_HWEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1147:#define TSFRST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1156:#define AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1204:#define	SCR_TXUSEDK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:1213:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:2253:#define	HAL92C_WOL_PTK_UPDATE_EVENT	BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:2259:#define		WOL_REASON_PTK_UPDATE		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/reg.h:2270:#define	WL_HWPDN_EN	BIT(0)	/* Enable GPIO[9] as WiFi HW PDn source*/
drivers/net/wireless/realtek/rtlwifi/rtl8723be/fw.c:21:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/phy.c:108:		       regval | BIT(13) | BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/phy.c:142:	u32 intf = (rtlhal->interface == INTF_USB ? BIT(1) : BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8723be/phy.c:198:		if ((cond1 & BIT(0)) != 0) /*GLNA*/
drivers/net/wireless/realtek/rtlwifi/rtl8723be/fw.h:30:#define	FW_PS_CLOCK_OFF		BIT(0)		/* 32k*/
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:46:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:64:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:70:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:73:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:82:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:84:	 PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:99:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:120:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:140:	 PWR_CMD_WRITE, BIT(0), 0},
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:164:	 PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:178:	 PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:205:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 1},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:211:	 PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)},		\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:225:	 PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:231:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:255:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:292:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0},			\
drivers/net/wireless/realtek/rtlwifi/rtl8723be/pwrseq.h:345:	 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1) | BIT(0), BIT(1) | BIT(0)}, \
drivers/net/wireless/realtek/rtlwifi/rtl8723be/dm.h:152:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8723be/trx.c:339:		wake_match = BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723be/trx.c:745:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/pci.c:222:	aspmlevel |= BIT(0) | BIT(1);
drivers/net/wireless/realtek/rtlwifi/pci.c:224:	pcibridge_linkctrlreg &= ~(BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/pci.c:269:		u_pcibridge_aspmsetting &= ~BIT(0);
drivers/net/wireless/realtek/rtlwifi/core.c:377:		data_bit  = (data & (BIT(0) << i) ? 1 : 0);
drivers/net/wireless/realtek/rtlwifi/core.c:382:			result &= (~BIT(0));
drivers/net/wireless/realtek/rtlwifi/core.c:384:			result |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8723com/fw_common.c:100:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8723com/fw_common.c:107:	rtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/cam.c:278:		if ((bitmap & BIT(0)) == 0) {
drivers/net/wireless/realtek/rtlwifi/cam.c:281:			rtlpriv->sec.hwsec_cam_bitmap |= BIT(0) << entry_idx;
drivers/net/wireless/realtek/rtlwifi/cam.c:311:		if (((bitmap & BIT(0)) == BIT(0)) &&
drivers/net/wireless/realtek/rtlwifi/cam.c:315:			rtlpriv->sec.hwsec_cam_bitmap &= ~(BIT(0) << i);
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:545:		rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, tmpu1b | BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:593:	rtl_write_byte(rtlpriv, AFE_MISC, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:603:	rtl_write_byte(rtlpriv, LDOA15_CTRL, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:619:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL, (tmpu1b | BIT(0) | BIT(4)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:623:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL, (tmpu1b | BIT(0) |
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:626:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL, (tmpu1b | BIT(0) | BIT(4)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:631:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL + 1, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1311:	u1btmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1329:		u1btmp &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1441:	rtl_write_byte(rtlpriv, AFE_MISC, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1451:	rtl_write_byte(rtlpriv, LDOA15_CTRL, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1466:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL, (tmpu1b | BIT(0) | BIT(4)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1469:	rtl_write_byte(rtlpriv, AFE_PLL_CTRL + 1, (tmpu1b | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1874:		/* BIT(0)~2 */
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1878:		else /* BIT(0) */
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1932:	/* ThermalMeter, BIT(0)~3 for RFIC1, BIT(4)~7 for RFIC2 */
drivers/net/wireless/realtek/rtlwifi/rtl8192se/hw.c:1965:		if (!(tempval & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:308:#define	ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:321:#define	SYS_CLKSEL_80M				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:333:#define	AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:336:#define	SPS1_LDEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:338:#define	RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:342:#define	LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:344:#define	LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:349:#define	APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:351:#define	AFR_CARDBEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:375:#define	STOPBK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:378:#define	LBK_MAC_LB				(BIT(0) | BIT(1) | BIT(3))
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:379:#define	LBK_MAC_DLB				(BIT(0) | BIT(1))
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:380:#define	LBK_DMA_LB				(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:392:#define	FWALLRDY				(BIT(0) | BIT(1) | BIT(2) | \
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:402:#define	IMEM_CODE_DONE				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:450:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:469:#define	ENBT					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:492:#define	RRSR_1M					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:563:#define	ACMHW_HWEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:580:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:598:#define	SCR_TXUSEDK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:622:#define	WOW_PMEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:632:#define	GPIOSEL_GPIO_MASK			(~(BIT(0)|BIT(1)))
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:634:#define	HST_RDBUSY				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:643:#define	IMR_BCNDMAINT7				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:675:#define	IMR_ROK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:677:#define	TPPOLL_BKQ				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h:695:#define	CCX_CMD_CLM_ENABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/phy.c:485:	u1btmp |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192se/fw.h:31:#define	FW_DIG_ENABLE_CTL			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192se/dm.h:49:#define	HAL_DM_DIG_DISABLE		BIT(0)	/* Disable Dig */
drivers/net/wireless/realtek/rtlwifi/rtl8192se/trx.c:632:	rtl_write_word(rtlpriv, TP_POLL, BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/debug.h:54:#define COMP_ERR			BIT(0)
drivers/net/wireless/realtek/rtlwifi/debug.h:93:#define EEPROM_W			BIT(0)
drivers/net/wireless/realtek/rtlwifi/debug.h:98:#define	INIT_EEPROM			BIT(0)
drivers/net/wireless/realtek/rtlwifi/debug.h:104:#define	PHY_BBR				BIT(0)
drivers/net/wireless/realtek/rtlwifi/debug.h:116:#define WA_IOT				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:39:	rtl_write_byte(rtlpriv, REG_DBI_FLAG, BIT(0) | direct);
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:63:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:77:	tmp1byte |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:362:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:394:				       (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:411:				       (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:642:	bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) | BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8192de/hw.c:651:	while ((bytetmp & BIT(0)) && retry < 1000) {
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:69:#define  MAC1_ON			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:70:#define  MAC0_READY			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:71:#define  MAC1_READY			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:417:#define RATE_1M				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:467:#define	BW_OPMODE_11J			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:534:#define	IMR_ROK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:541:#define	IMR_WLANOFF			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:700:#define	RCR_AAP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:716:#define ISO_MD2PP				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:732:#define FEN_BBRSTB				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:750:#define PFM_LDALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:778:#define ANAD16V_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:796:#define AFE_BGEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:801:#define WLOCK_ALL				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:811:#define RF_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:818:#define LDA15_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:827:#define LDV12_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:835:#define XTAL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:859:#define APLL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:889:#define MCUFWDL_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:900:#define XCLK_VLD				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:946:#define	ACMHW_HWEN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:956:#define TSFRST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h:966:#define	SCR_TXUSEDK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/def.h:70:#define CHIP_8723			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/def.h:83:#define IC_TYPE_MASK			(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8192de/fw.c:264:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:737:		       regval | BIT(13) | BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:2861:		if (rtlphy->current_channel > 14 && !(ret_value & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:2863:		else if (rtlphy->current_channel <= 14 && (ret_value & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3355:		rtl_set_bbreg(hw, RFPGA0_XAB_RFPARAMETER, BIT(0), 0x0);
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3381:				      ((rtlefuse->eeprom_c9 & BIT(0)) << 1) |
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3382:				      ((rtlefuse->eeprom_cc & BIT(0)) << 5));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3397:				      ((rtlefuse->eeprom_c9 & BIT(0)) << 1) |
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3398:				      ((rtlefuse->eeprom_cc & BIT(0)) << 5));
drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.c:3410:		rtl_set_bbreg(hw, RFPGA0_XAB_RFPARAMETER, BIT(0), 0x1);
drivers/net/wireless/realtek/rtlwifi/rtl8192de/dm.h:7:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192de/trx.c:850:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:44:	tmp1byte &= ~(BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:57:	tmp1byte |= BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:579:		rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:632:				       (tmp_regcr | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:649:					       (bcnvalid_reg | BIT(0)));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:656:				while (!(bcnvalid_reg & BIT(0)) && count < 20) {
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:663:			} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:665:			if (bcnvalid_reg & BIT(0))
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:666:				rtl_write_byte(rtlpriv, REG_TDECTRL+2, BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:678:				       (tmp_regcr & ~(BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:826:	bytetmp = rtl_read_byte(rtlpriv, REG_XCK_OUT_CTRL) & (~BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:855:	rtl_write_byte(rtlpriv, REG_TX_RPT_CTRL, bytetmp|BIT(1)|BIT(0));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:1149:	if (!(tmp_u1b & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/hw.c:1399:	rtl_write_byte(rtlpriv, REG_32K_CTRL, (u1b_tmp & (~BIT(0))));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:369:#define	HSIMR_GPIO12_0_INT_EN			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:378:#define	HSISR_GPIO12_0_INT			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:395:#define	RRSR_1M						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:446:#define RATE_1M						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:487:#define	BW_OPMODE_11J				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:510:#define	WOW_PMEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:567:#define	IMR_ROK				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:701:#define	STOPBK						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:725:#define	RCR_AAP						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:749:#define ISO_MD2PP					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:763:#define FEN_BBRSTB					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:780:#define PFM_LDALL					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:807:#define ANAD16V_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:822:#define AFE_BGEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:826:#define WLOCK_ALL					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:835:#define RF_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:839:#define LDA15_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:845:#define LDV12_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:851:#define XTAL_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:872:#define APLL_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:898:#define RSM_EN						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:918:#define MCUFWDL_EN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:927:#define XCLK_VLD					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:951:#define HCI_TXDMA_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:990:#define RXDMA_ARBBW_EN				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1000:#define HQSEL_VOQ					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1127:#define TSFTR_RST					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1135:#define	ACMHW_HWEN					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1152:#define TSFRST						BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1161:#define AAP							BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:1209:#define	SCR_TXUSEDK					BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:2238:#define	HAL92C_WOL_PTK_UPDATE_EVENT		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/reg.h:2244:#define		WOL_REASON_PTK_UPDATE		BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/def.h:24:#define CHIP_8723			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/def.h:37:#define IC_TYPE_MASK			(BIT(0)|BIT(1)|BIT(2))
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/fw.c:160:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/phy.c:243:		       regval | BIT(13) | BIT(0) | BIT(1));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/fw.h:38:#define	FW_PS_GO_ON			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/fw.h:43:#define	FW_PS_DPS			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/fw.h:57:#define	FW_PS_CLOCK_OFF			BIT(0)		/* 32k*/
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:49:	PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0)|BIT(1), 0		\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:61:	PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)			\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:64:	PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT(0), 0			\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:108:	PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)		\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:116:	PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0			\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:145:	PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), BIT(0)		\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:153:	PWR_BASEADDR_SDIO, PWR_CMD_WRITE, BIT(0), 0			\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:164:	PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0/* 0x04[16] = 0*/},	\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:190:	PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), 0			\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/pwrseq.h:235:	PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1)|BIT(0), BIT(1)|BIT(0)	\
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/dm.h:151:#define HAL_DM_DIG_DISABLE				BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/trx.c:409:		wake_match = BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/trx.c:833:			       BIT(0) << (hw_queue));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/dm.c:1286:	pfat_table->antsel_a[mac_id] = target_ant & BIT(0);
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/dm.c:1390:		      BIT(2) | BIT(1) | BIT(0), (ant_combination - 1));
drivers/net/wireless/realtek/rtlwifi/rtl8188ee/dm.c:1659:				target_ant & BIT(0);
drivers/net/wireless/realtek/rtlwifi/pwrseqcmd.h:24:#define	PWR_INTF_SDIO_MSK	BIT(0)
drivers/net/wireless/realtek/rtlwifi/pwrseqcmd.h:27:#define	PWR_INTF_ALL_MSK	(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/net/wireless/realtek/rtlwifi/pwrseqcmd.h:29:#define	PWR_FAB_TSMC_MSK	BIT(0)
drivers/net/wireless/realtek/rtlwifi/pwrseqcmd.h:31:#define	PWR_FAB_ALL_MSK		(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/net/wireless/realtek/rtlwifi/pwrseqcmd.h:33:#define	PWR_CUT_TESTCHIP_MSK	BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192c/fw_common.c:178:	if (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)
drivers/net/wireless/realtek/rtlwifi/rtl8192c/dm_common.h:12:#define HAL_DM_DIG_DISABLE			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192c/dm_common.h:56:#define DYNAMIC_FUNC_DIG			BIT(0)
drivers/net/wireless/realtek/rtlwifi/rtl8192c/fw_common.h:24:#define RF_TYPE_MASK			(BIT(0)|BIT(1))
drivers/net/wireless/realtek/rtlwifi/efuse.c:771:			if (!((target_pkt->word_en & BIT(0)) |
drivers/net/wireless/realtek/rtlwifi/efuse.c:772:			    (tmp_pkt.word_en & BIT(0))))
drivers/net/wireless/realtek/rtlwifi/efuse.c:773:				match_word_en &= (~BIT(0));
drivers/net/wireless/realtek/rtlwifi/efuse.c:804:				if ((target_pkt->word_en & BIT(0)) ^
drivers/net/wireless/realtek/rtlwifi/efuse.c:805:				    (match_word_en & BIT(0)))
drivers/net/wireless/realtek/rtlwifi/efuse.c:806:					tmp_word_en &= (~BIT(0));
drivers/net/wireless/realtek/rtlwifi/efuse.c:1010:	if (!(word_en & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/efuse.c:1044:	if (!(word_en & BIT(0))) {
drivers/net/wireless/realtek/rtlwifi/efuse.c:1052:			badworden &= (~BIT(0));
drivers/net/wireless/realtek/rtlwifi/efuse.c:1204:	if (!(word_en & BIT(0)))
drivers/net/wireless/marvell/mwifiex/sdio.c:1076:		if (len & BIT(0)) {
drivers/net/wireless/marvell/mwifiex/sdio.c:1088:			len &= ~BIT(0);
drivers/net/wireless/marvell/mwifiex/main.h:73:#define MWIFIEX_DRIVER_MODE_STA			BIT(0)
drivers/net/wireless/marvell/mwifiex/main.h:76:#define MWIFIEX_DRIVER_MODE_BITMASK		(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/marvell/mwifiex/cfp.c:260:	if (ht_info & BIT(0)) {
drivers/net/wireless/marvell/mwifiex/cfp.c:525:	if ((rate_info & BIT(0)) && (rate_info & BIT(1)))
drivers/net/wireless/marvell/mwifiex/cfp.c:528:	else if (rate_info & BIT(0)) /* HT20 */
drivers/net/wireless/marvell/mwifiex/wmm.h:24:	MWIFIEX_AIFSN = (BIT(0) | BIT(1) | BIT(2) | BIT(3)),
drivers/net/wireless/marvell/mwifiex/wmm.h:30:	MWIFIEX_ECW_MIN = (BIT(0) | BIT(1) | BIT(2) | BIT(3)),
drivers/net/wireless/marvell/mwifiex/cfg80211.c:1294:		if (htinfo & BIT(0)) {
drivers/net/wireless/marvell/mwifiex/cfg80211.c:1305:		if (htinfo & (BIT(1) | BIT(0))) {
drivers/net/wireless/marvell/mwifiex/cfg80211.c:1335:		if ((htinfo & BIT(0)) && (rateinfo < 16)) {
drivers/net/wireless/marvell/mwifiex/cfg80211.c:1347:	if (!(htinfo & (BIT(0) | BIT(1)))) {
drivers/net/wireless/marvell/mwifiex/fw.h:116:#define KEY_MCAST	BIT(0)
drivers/net/wireless/marvell/mwifiex/fw.h:451:	MWIFIEX_CHANNEL_PASSIVE = BIT(0),
drivers/net/wireless/marvell/mwifiex/fw.h:465:#define HostCmd_ACT_MAC_RX_ON                 BIT(0)
drivers/net/wireless/marvell/mwifiex/fw.h:614:#define MWIFIEX_CRITERIA_BROADCAST	BIT(0)
drivers/net/wireless/marvell/mwifiex/fw.h:768:	MWIFIEX_PASSIVE_SCAN = BIT(0),
drivers/net/wireless/marvell/mwifiex/uap_cmd.c:532:	    (((bss_cfg->band_cfg & BIT(0)) == BAND_CONFIG_BG &&
drivers/net/wireless/marvell/mwifiex/uap_cmd.c:534:	    ((bss_cfg->band_cfg & BIT(0)) == BAND_CONFIG_A &&
drivers/net/wireless/marvell/mwifiex/decl.h:86:#define MWIFIEX_BUF_FLAG_REQUEUED_PKT      BIT(0)
drivers/net/wireless/marvell/mwifiex/decl.h:160:#define BSS_ROLE_BIT_MASK    BIT(0)
drivers/net/wireless/marvell/mwifiex/pcie.h:85:#define CPU_INTR_DNLD_RDY				BIT(0)
drivers/net/wireless/marvell/mwifiex/pcie.h:91:#define HOST_INTR_DNLD_DONE				BIT(0)
drivers/net/wireless/marvell/mwifiex/pcie.h:101:#define MWIFIEX_BD_FLAG_FIRST_DESC			BIT(0)
drivers/net/wireless/marvell/mwifiex/pcie.h:103:#define MWIFIEX_BD_FLAG_SOP				BIT(0)
drivers/net/wireless/marvell/mwifiex/ioctl.h:383:#define BITMASK_BCN_RSSI_LOW	BIT(0)
drivers/net/wireless/marvell/mwifiex/scan.c:1881:							  (BIT(0) | BIT(1)));
drivers/net/wireless/marvell/mwifiex/11ac.h:23:#define VHT_CFG_2GHZ BIT(0)
drivers/net/wireless/marvell/mwifiex/pcie.c:2191:		if (len & BIT(0)) {
drivers/net/wireless/marvell/mwifiex/pcie.c:2204:			len &= ~BIT(0);
drivers/net/wireless/ralink/rt2x00/rt2x00dev.c:883:		.ratemask = BIT(0),
drivers/net/wireless/ralink/rt2x00/rt2x00queue.h:134:	RXDONE_SIGNAL_PLCP = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-csr.h:592:	MSIX_FH_INT_CAUSES_Q0			= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-csr.h:604:	MSIX_HW_INT_CAUSES_REG_ALIVE		= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-fh.h:186:#define TFH_SRV_DMA_SNOOP	BIT(0)
drivers/net/wireless/intel/iwlwifi/iwl-fh.h:481:#define RFH_GEN_CFG_SERVICE_DMA_SNOOP	BIT(0)
drivers/net/wireless/intel/iwlwifi/iwl-nvm-parse.h:74:	IWL_NVM_SBANDS_FLAGS_LAR		= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-nvm-parse.c:123:	NVM_SKU_CAP_BAND_24GHZ		= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-nvm-parse.c:214:	NVM_CHANNEL_VALID		= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-context-info.h:86:	IWL_CTXT_INFO_AUTO_FUNC_INIT	= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-eeprom-parse.c:296:	EEPROM_CHANNEL_VALID = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-eeprom-parse.c:316:	IWL_EEPROM_ENH_TXP_FL_VALID = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-trans.h:166:	CMD_ASYNC		= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-trans.h:220:	IWL_HCMD_DFL_NOCOPY	= BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-trans.h:225:	IWL_ERROR_EVENT_TABLE_LMAC1 = BIT(0),
drivers/net/wireless/intel/iwlwifi/pcie/internal.h:148:#define IWL_RX_CD_FLAGS_FRAGMENTED	BIT(0)
drivers/net/wireless/intel/iwlwifi/pcie/internal.h:424:	IWL_SHARED_IRQ_NON_RX		= BIT(0),
drivers/net/wireless/intel/iwlwifi/pcie/trans.c:3547:	ret = pcim_iomap_regions_request_all(pdev, BIT(0), DRV_NAME);
drivers/net/wireless/intel/iwlwifi/fw/api/nvm-reg.h:175:	NVM_GENERAL_FLAGS_EMPTY_OTP	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/nvm-reg.h:204:	NVM_MAC_SKU_FLAGS_BAND_2_4_ENABLED	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/nvm-reg.h:327:	GEO_WMM_ETSI_5GHZ_INFO =	BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/tx.h:99:	TX_CMD_FLG_PROT_REQUIRE		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/tx.h:134:	IWL_TX_FLAGS_CMD_RATE		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/phy.h:115:	DTS_TRIGGER_CMD_FLAGS_TEMP	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/config.h:101:	IWL_CALIB_CFG_XTAL_IDX			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:72:	IWL_WAKEUP_D3_CONFIG_FW_ERROR = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:100:	IWL_D3_PROTO_OFFLOAD_ARP = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:363:	IWL_WOWLAN_WAKEUP_MAGIC_PACKET			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:383:	IS_11W_ASSOC		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:491:	IWL_WOWLAN_WAKEUP_BY_MAGIC_PACKET			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/d3.h:548:#define IWL_WOWLAN_GTK_IDX_MASK		(BIT(0) | BIT(1))
drivers/net/wireless/intel/iwlwifi/fw/api/datapath.h:166:	IWL_CHANNEL_ESTIMATION_ENABLE	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rx.h:169:	RX_RES_PHY_FLAGS_BAND_24	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rx.h:214:	RX_MPDU_RES_STATUS_CRC_OK			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rx.h:277:	IWL_RX_L3L4_IP_HDR_CSUM_OK		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rx.h:287:	IWL_RX_MPDU_STATUS_CRC_OK		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/mac.h:193:	TWT_SUPPORTED	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/mac.h:283:	MAC_FILTER_IN_PROMISC		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/mac.h:306:	MAC_QOS_FLG_UPDATE_EDCA	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/mac.h:530:	IWL_HE_HTC_SUPPORT			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/txq.h:132:	TX_QUEUE_CFG_ENABLE_QUEUE		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:110:	SCAN_CLIENT_SCHED_SCAN		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:277:	IWL_SCAN_CHANNEL_FLAG_EBS		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:311:	IWL_MVM_LMAC_SCAN_FLAG_PASS_ALL		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:456:	SCAN_CONFIG_FLAG_ACTIVATE			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:483:	SCAN_CONFIG_RATE_6M	= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:502:	IWL_CHANNEL_FLAG_EBS				= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:597:	IWL_UMAC_SCAN_FLAG_PREEMPTIVE		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:607:	IWL_UMAC_SCAN_GEN_FLAGS_PERIODIC		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/scan.h:636:	IWL_UMAC_SCAN_GEN_FLAGS2_NOTIF_PER_CHNL		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/binding.h:146:	IWL_QUOTA_LOW_LATENCY_TX = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rs.h:82:	IWL_TLC_MNG_CFG_FLAGS_STBC_MSK			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rs.h:111:	IWL_TLC_MNG_CHAIN_A_MSK = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/rs.h:218:	IWL_TLC_NOTIF_FLAG_RATE  = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/alive.h:69:#define ALIVE_RESP_UCODE_OK	BIT(0)
drivers/net/wireless/intel/iwlwifi/fw/api/alive.h:97:#define IWL_ALIVE_FLG_RFKILL	BIT(0)
drivers/net/wireless/intel/iwlwifi/fw/api/alive.h:206:	ERROR_RECOVERY_UPDATE_DB = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/coex.h:91:	BT_COEX_MPLUT_ENABLED		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/time-event.h:135:	TE_V1_DEP_OTHER			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/time-event.h:159:	TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/time-event.h:226:	TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/sta.h:206:	STA_MODIFY_QUEUE_REMOVAL		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/sta.h:236:	STA_SLEEP_STATE_PS_POLL		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/power.h:86:	LTR_CFG_FLAG_FEATURE_ENABLE = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/power.h:152:	POWER_FLAGS_POWER_SAVE_ENA_MSK		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/power.h:210:	DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK		= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/location.h:201:	IWL_TOF_RESPONDER_CMD_VALID_CHAN_INFO = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/location.h:230:	IWL_TOF_RESPONDER_FLAGS_NON_ASAP_SUPPORT = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/location.h:472:	IWL_TOF_INITIATOR_FLAGS_FAST_ALGO_DISABLED = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/api/location.h:882:	FTM_RESP_STAT_NON_ASAP_STARTED = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/file.h:235:	IWL_UCODE_TLV_FLAGS_PAN			= BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/file.h:692:	IWL_FW_DBG_TRIGGER_START = BIT(0),
drivers/net/wireless/intel/iwlwifi/fw/file.h:702:	IWL_FW_DBG_FORCE_RESTART = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-modparams.h:79:	IWL_DISABLE_HT_ALL	 = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-modparams.h:95:	IWL_DISABLE_UAPSD_BSS		= BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/sta.c:97:		reserved_ids = BIT(0);
drivers/net/wireless/intel/iwlwifi/mvm/utils.c:267:	BUILD_BUG_ON(ANT_A != BIT(0)); /* using ffs is wrong if not */
drivers/net/wireless/intel/iwlwifi/mvm/utils.c:269:		return BIT(0);
drivers/net/wireless/intel/iwlwifi/mvm/mvm.h:196:	MVM_DEBUGFS_PM_KEEP_ALIVE = BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/mvm.h:225:	MVM_DEBUGFS_BF_ENERGY_DELTA = BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/mvm.h:297:	LOW_LATENCY_TRAFFIC = BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/mvm.h:493:	IWL_MVM_SCAN_REGULAR		= BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/mvm.h:1184:	IWL_MVM_INIT_STATUS_THERMAL_INIT_COMPLETE = BIT(0),
drivers/net/wireless/intel/iwlwifi/mvm/rxmq.c:533:	IWL_MVM_RELEASE_SEND_RSS_SYNC = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-prph.h:255:#define SCD_GP_CTRL_ENABLE_31_QUEUES		BIT(0)
drivers/net/wireless/intel/iwlwifi/iwl-prph.h:435:	LMPM_CHICK_EXTENDED_ADDR_SPACE = BIT(0),
drivers/net/wireless/intel/iwlwifi/iwl-prph.h:453:#define HPM_HIPM_GEN_CFG_CR_PG_EN		BIT(0)
drivers/net/wireless/intel/iwlwifi/iwl-prph.h:458:#define UREG_DOORBELL_TO_ISR6_NMI_BIT	BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/lib.c:765:	res = (chain_bitmap & BIT(0)) >> 0;
drivers/net/wireless/intel/iwlwifi/dvm/agn.h:296:#define IWL_STA_DRIVER_ACTIVE BIT(0) /* driver entry is active */
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:959:#define IWL_SCD_BK_MSK			BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:1810:#define BT_ENABLE_CHANNEL_ANNOUNCE BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:1857:#define IWLAGN_BT_FLAG_CHANNEL_INHIBITION	BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:1897:#define IWLAGN_BT_VALID_ENABLE_FLAGS	cpu_to_le16(BIT(0))
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:1915:#define IWLAGN_BT_REDUCED_TX_PWR	BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:1962:#define IWLAGN_BT_SCO_ACTIVE	cpu_to_le32(BIT(0))
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:2131:#define IWL_POWER_DRIVER_ALLOW_SLEEP_MSK	cpu_to_le16(BIT(0))
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:2132:#define IWL_POWER_POWER_SAVE_ENA_MSK		cpu_to_le16(BIT(0))
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:2339:	/* BIT(0) currently unused */
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:2415:#define IWL_PROBE_STATUS_TX_FAILED	BIT(0)
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:3130:	IWL_CALIB_CFG_RX_BB_IDX			= BIT(0),
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:3160:#define IWL_CALIB_CFG_FLAG_SEND_COMPLETE_NTFY_MSK	cpu_to_le32(BIT(0))
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:3741:	IWLAGN_D3_WAKEUP_RFKILL		= BIT(0),
drivers/net/wireless/intel/iwlwifi/dvm/commands.h:3775:	IWLAGN_WOWLAN_WAKEUP_MAGIC_PACKET	= BIT(0),
drivers/net/wireless/intel/iwlwifi/dvm/dev.h:620:	IWL_SENSITIVITY_CALIB_DISABLED		= BIT(0),
drivers/net/wireless/intel/iwlwifi/dvm/rxon.c:766:			errors |= BIT(0);
drivers/net/wireless/intel/iwlwifi/iwl-config.h:147:#define	ANT_A		BIT(0)
drivers/net/wireless/intel/iwlegacy/common.h:2105:#define IL_STA_DRIVER_ACTIVE BIT(0)	/* driver entry is active */
drivers/net/wireless/intel/iwlegacy/common.h:2714:#define	ANT_A		BIT(0)
drivers/net/wireless/intel/iwlegacy/commands.h:1088:#define IL_TX_FIFO_BK_MSK		cpu_to_le32(BIT(0))
drivers/net/wireless/intel/iwlegacy/commands.h:2085:#define BT_ENABLE_CHANNEL_ANNOUNCE BIT(0)
drivers/net/wireless/intel/iwlegacy/commands.h:2273:#define IL_POWER_DRIVER_ALLOW_SLEEP_MSK		cpu_to_le16(BIT(0))
drivers/net/wireless/intel/iwlegacy/commands.h:2599:#define IL_PROBE_STATUS_TX_FAILED	BIT(0)
drivers/net/wireless/intel/iwlegacy/4965-mac.c:1122:	res = (chain_bitmap & BIT(0)) >> 0;
drivers/net/wireless/mediatek/mt76/mt76x2/pci_phy.c:25:		flag |= BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/pci_phy.c:87:		val &= ~(BIT(3) | BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/pci_phy.c:99:		val |= BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/pci_phy.c:110:		val &= ~BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/pci_phy.c:130:		      FIELD_PREP(MT_EXT_CCA_CFG_CCA_MASK, BIT(0)),
drivers/net/wireless/mediatek/mt76/mt76x2/pci_mcu.c:31:		patch_mask = BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/mac.c:40:		mt76_set(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/mac.c:41:		mt76_clear(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/usb_init.c:30:	mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), BIT(0) | BIT(16));
drivers/net/wireless/mediatek/mt76/mt76x2/usb_init.c:54:	mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), BIT(0) << shift);
drivers/net/wireless/mediatek/mt76/mt76x2/usb_init.c:97:	mt76_set(dev, MT_VEND_ADDR(CFG, 0x80), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/phy.c:214:		t.cal_mode = BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/pci.c:42:	ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mac.c:173:		mt76_set(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mac.c:174:		mt76_clear(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/pci_init.c:168:	mt76_set(dev, 0x10130, BIT(0) | BIT(16));
drivers/net/wireless/mediatek/mt76/mt76x2/pci_init.c:192:	mt76_set(dev, 0x10130, BIT(0) << shift);
drivers/net/wireless/mediatek/mt76/mt76x2/pci_init.c:235:	mt76_set(dev, 0x10080, BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mcu.c:73:		patch_mask = BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x2/usb_phy.c:68:		      FIELD_PREP(MT_EXT_CCA_CFG_CCA_MASK, BIT(0)),
drivers/net/wireless/mediatek/mt76/mt76x2/usb_phy.c:190:				flag |= BIT(0);
drivers/net/wireless/mediatek/mt76/mt76x02_mac.c:776:	status->chains = BIT(0);
drivers/net/wireless/mediatek/mt76/mt7603/init.c:173:	mt76_rmw(dev, MT_DMA_VCFR0, BIT(0), BIT(13));
drivers/net/wireless/mediatek/mt76/mt7603/init.c:174:	mt76_rmw(dev, MT_DMA_TMCFR0, BIT(0) | BIT(1), BIT(13));
drivers/net/wireless/mediatek/mt76/mt7603/mac.c:15:	ret |= GENMASK(3, 0) * !!(mask & BIT(0));
drivers/net/wireless/mediatek/mt76/mt7603/mac.c:612:	rateset = !(sta->rate_set_tsf & BIT(0));
drivers/net/wireless/mediatek/mt76/mt7603/mac.c:706:	sta->rate_set_tsf = (mt76_rr(dev, MT_LPON_UTTR0) & ~BIT(0)) | rateset;
drivers/net/wireless/mediatek/mt76/mt7603/mac.c:1006:	rs_idx ^= rate_set_tsf & BIT(0);
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:40:#define MT_WPDMA_GLO_CFG_TX_DMA_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:99:#define MT_MCU_DEBUG_RESET_PSE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:153:#define MT_RXTD_13_ACI_TH_EN		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:178:#define MT_AGG_ARCR_INIT_RATE1		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:216:#define MT_AGG_CONTROL_NO_BA_RULE	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:281:#define MT_WF_ARB_RQCR_RX_START		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:341:#define MT_TX_ABORT_EN			BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:403:#define MT_WF_RFCR_DROP_STBC_MULTI	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/regs.h:443:#define MT_WF_RMACDR_TSF_PROBERSP_DIS	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/mac.h:39:#define MT_RXD1_NORMAL_HTC_VLD		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/mac.h:194:#define MT_TXD6_FIXED_RATE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7603/beacon.c:90:	mt76_wr(dev, MT_WF_ARB_CAB_FLUSH, GENMASK(30, 16) | BIT(0));
drivers/net/wireless/mediatek/mt76/mt7603/beacon.c:184:	if (dev->mt76.beacon_mask & ~BIT(0))
drivers/net/wireless/mediatek/mt76/mt7603/pci.c:25:	ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
drivers/net/wireless/mediatek/mt76/mt7603/mcu.c:217:	if (!mt76_poll_msec(dev, MT_TOP_MISC2, BIT(0) | BIT(1), BIT(0), 500)) {
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:31:#define MT_COEXCFG0_COEX_EN		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:34:#define MT_WLAN_FUN_CTRL_WLAN_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:93:#define MT_WLAN_MTC_CTRL_MTCMOS_PWR_UP	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:126:#define MT_WPDMA_GLO_CFG_TX_DMA_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:176:#define MT_PBF_SYS_CTRL_MCU_RESET	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:183:#define MT_PBF_CFG_TX0Q_EN		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:253:#define MT_FCE_L2_STUFF_HT_L2_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:276:#define MT_MAC_SYS_CTRL_RESET_CSR	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:330:#define MT_CH_TIME_CFG_TIMER_EN		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:361:#define MT_INT_TIMER_EN_PRE_TBTT_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:370:#define MT_MAC_STATUS_TX		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:405:#define MT_TX_BAND_CFG_UPPER_40M	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:520:#define MT_RX_FILTR_CFG_CRC_ERR		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:539:#define MT_AUTO_RSP_EN			BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:546:#define MT_RX_PARSER_RX_SET_NAV_ALL	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:584:#define MT_TX_STAT_FIFO_VALID		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_regs.h:661:#define MT_WCID_ATTR_PAIRWISE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76.h:251:#define MT_TX_CB_DMA_DONE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76.h:285:#define MT_TXWI_NO_FREE			BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mac.c:485:	rateset = !(sta->rate_set_tsf & BIT(0));
drivers/net/wireless/mediatek/mt76/mt7615/mac.c:591:	sta->rate_set_tsf = (mt76_rr(dev, MT_LPON_UTTR0) & ~BIT(0)) | rateset;
drivers/net/wireless/mediatek/mt76/mt7615/mac.c:889:	rs_idx ^= rate_set_tsf & BIT(0);
drivers/net/wireless/mediatek/mt76/mt7615/regs.h:29:#define MT_CFG_LPCR_HOST_FW_OWN		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/regs.h:42:#define MT_WPDMA_GLO_CFG_TX_DMA_EN	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/regs.h:115:#define MT_AGG_ARCR_INIT_RATE1		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/regs.h:130:#define MT_AGG_ACR_NO_BA_RULE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/regs.h:157:#define MT_WF_RFCR_DROP_STBC_MULTI	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mac.h:46:#define MT_RXD1_NORMAL_HTC_VLD		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mac.h:151:#define MT_CT_INFO_APPLY_TXD		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mac.h:201:#define MT_TXD3_NO_ACK			BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/pci.c:94:	ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:39:#define FW_FEATURE_SET_ENCRYPT		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:42:#define DL_MODE_ENCRYPT			BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:48:#define FW_START_OVERRIDE		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:641:#define WMM_AIFS_SET	BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mcu.h:131:#define STA_TYPE_STA		BIT(0)
drivers/net/wireless/mediatek/mt76/mt7615/mcu.h:419:#define EXTRA_INFO_VER	BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x0/phy.c:516:	mt76_set(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x0/phy.c:518:	mt76_clear(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x0/phy.c:534:	mt76_set(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x0/phy.c:536:	mt76_clear(dev, MT_BBP(CORE, 4), BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x0/phy.c:920:		      FIELD_PREP(MT_EXT_CCA_CFG_CCA_MASK, BIT(0)),
drivers/net/wireless/mediatek/mt76/mt76x0/pci.c:125:		mt76_clear(dev, MT_COEXCFG0, BIT(0));
drivers/net/wireless/mediatek/mt76/mt76x0/pci.c:176:	ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
drivers/net/wireless/mediatek/mt76/mt76x02_eeprom.h:110:#define MT_EE_NIC_CONF_1_HW_RF_CTRL		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_mac.h:40:#define MT_RXINFO_BA			BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_mac.h:112:#define MT_TXWI_FLAGS_FRAG		BIT(0)
drivers/net/wireless/mediatek/mt76/mt76x02_mac.h:125:#define MT_TXWI_ACK_CTL_REQ		BIT(0)
drivers/net/wireless/mediatek/mt7601u/eeprom.h:51:#define MT_EE_NIC_CONF_1_HW_RF_CTRL		BIT(0)
drivers/net/wireless/mediatek/mt7601u/mac.c:486:	status->chains = BIT(0);
drivers/net/wireless/mediatek/mt7601u/regs.h:34:#define MT_COEXCFG0_COEX_EN		BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:37:#define MT_WLAN_FUN_CTRL_WLAN_EN	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:71:#define MT_WLAN_MTC_CTRL_MTCMOS_PWR_UP	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:104:#define MT_WPDMA_GLO_CFG_TX_DMA_EN	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:167:#define MT_PBF_SYS_CTRL_MCU_RESET	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:174:#define MT_PBF_CFG_TX0Q_EN		BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:216:#define MT_FCE_L2_STUFF_HT_L2_EN	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:241:#define MT_MAC_SYS_CTRL_RESET_CSR	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:316:#define MT_INT_TIMER_EN_PRE_TBTT_EN	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:320:#define MT_MAC_STATUS_TX		BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:350:#define MT_TX_BAND_CFG_UPPER_40M	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:451:#define MT_RX_FILTR_CFG_CRC_ERR		BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:477:#define MT_RX_PARSER_RX_SET_NAV_ALL	BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:511:#define MT_TX_STAT_FIFO_VALID		BIT(0)
drivers/net/wireless/mediatek/mt7601u/regs.h:581:#define MT_WCID_ATTR_PAIRWISE		BIT(0)
drivers/net/wireless/mediatek/mt7601u/mac.h:46:#define MT_RXINFO_BA			BIT(0)
drivers/net/wireless/mediatek/mt7601u/mac.h:126:#define MT_TXWI_FLAGS_FRAG		BIT(0)
drivers/net/wireless/mediatek/mt7601u/mac.h:144:#define MT_TXWI_ACK_CTL_REQ		BIT(0)
drivers/net/wireless/quantenna/qtnfmac/pcie/pearl_pcie_ipc.h:12:#define QTN_EP_HAS_UBOOT	BIT(0)
drivers/net/wireless/quantenna/qtnfmac/pcie/pearl_pcie_ipc.h:26:#define QTN_RC_PCIE_LINK	BIT(0)
drivers/net/wireless/quantenna/qtnfmac/pcie/pearl_pcie_regs.h:91:#define HHBM_WR_REQ				(BIT(0))
drivers/net/wireless/quantenna/qtnfmac/pcie/pearl_pcie_regs.h:97:#define PCIE_HDP_INT_EP_RXDMA		(BIT(0))
drivers/net/wireless/quantenna/qtnfmac/qlink.h:64:	QLINK_HW_CAPAB_REG_UPDATE		= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:102:	QLINK_STA_FLAG_AUTHORIZED		= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:331:	QLINK_FRAME_TX_FLAG_OFFCHAN	= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:450:	QLINK_STA_CONNECT_DISABLE_HT	= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:534:	QLINK_BAND_2GHZ = BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:729:	QLINK_WOWLAN_TRIG_DISCONNECT	= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:877:	QLINK_STA_INFO_RATE_FLAG_HT_MCS		= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:1100:	QLINK_SCAN_ABORTED	= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:1256:	QLINK_RRF_NO_OFDM	= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/qlink.h:1299:	QLINK_CHAN_DISABLED		= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/shm_ipc.h:27:	QTNF_SHM_IPC_OUTBOUND		= BIT(0),
drivers/net/wireless/quantenna/qtnfmac/trans.h:14:#define QTNF_CMD_FLAG_RESP_REQ		BIT(0)
drivers/net/wireless/quantenna/qtnfmac/shm_ipc_defs.h:14:	QTNF_SHM_IPC_NEW_DATA		= BIT(0),
drivers/net/wireless/ath/ath.h:91:	ATH_CRYPT_CAP_CIPHER_AESCCM		= BIT(0),
drivers/net/wireless/ath/ath9k/hw.c:2666:		if (tx_chainmask & BIT(0))
drivers/net/wireless/ath/ath9k/hw.c:2668:		if (rx_chainmask & BIT(0))
drivers/net/wireless/ath/ath9k/init.c:993:		hw->wiphy->available_antennas_rx = BIT(0) | BIT(1);
drivers/net/wireless/ath/ath9k/htc.h:292:#define ATH9K_HTC_OP_TX_QUEUES_STOP BIT(0)
drivers/net/wireless/ath/ath9k/eeprom.h:221:#define LNA_CTL_BUF_MODE	BIT(0)
drivers/net/wireless/ath/ath9k/eeprom_4k.c:1012:		mask = BIT(0)|BIT(5)|BIT(10)|BIT(15)|BIT(20)|BIT(25);
drivers/net/wireless/ath/ath9k/eeprom_4k.c:1020:		mask = BIT(0)|BIT(5)|BIT(15);
drivers/net/wireless/ath/ath9k/eeprom_4k.c:1025:		mask = BIT(0)|BIT(5);
drivers/net/wireless/ath/ath9k/hif_usb.h:89:#define HIF_USB_TX_STOP  BIT(0)
drivers/net/wireless/ath/ath9k/hif_usb.h:107:#define HIF_USB_START BIT(0)
drivers/net/wireless/ath/ath9k/htc_hst.h:113:#define HTC_OP_START_WAIT           BIT(0)
drivers/net/wireless/ath/ath9k/hw.h:231:#define AH_WOW_USER_PATTERN_EN		BIT(0)
drivers/net/wireless/ath/ath9k/hw.h:251:	ATH9K_HW_CAP_HT                         = BIT(0),
drivers/net/wireless/ath/ath9k/hw.h:320:	HW_BB_WATCHDOG            = BIT(0),
drivers/net/wireless/ath/ath9k/hw.h:328:#define AR_PCIE_PLL_PWRSAVE_CONTROL BIT(0)
drivers/net/wireless/ath/ath9k/hw.h:456:#define CHANNEL_5GHZ		BIT(0)
drivers/net/wireless/ath/ath9k/hw.h:763:	TX_IQ_CAL         =	BIT(0),
drivers/net/wireless/ath/ath9k/hw.h:1018:	return !!(mask & BIT(0)) + !!(mask & BIT(1)) + !!(mask & BIT(2));
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:3547:	PR_EEP("Enable Tx Temp Comp", !!(pBase->featureEnable & BIT(0)));
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:3553:	PR_EEP("Driver Strength", !!(pBase->miscConfiguration & BIT(0)));
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:3802:	drive_strength = pBase->miscConfiguration & BIT(0);
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:4903:				if (txmask & BIT(0))
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:4916:				if (txmask & BIT(0))
drivers/net/wireless/ath/ath9k/ar9003_eeprom.c:4934:			if (txmask & BIT(0))
drivers/net/wireless/ath/ath9k/ar9003_calib.c:35:	IQ_MISMATCH_CAL = BIT(0),
drivers/net/wireless/ath/ath9k/pci.c:943:	ret = pcim_iomap_regions(pdev, BIT(0), "ath9k");
drivers/net/wireless/ath/ath9k/ar9002_calib.c:24:	ADC_GAIN_CAL = BIT(0),
drivers/net/wireless/ath/ath9k/wmi.h:51:#define ATH9K_HTC_TXSTAT_ACK        BIT(0)
drivers/net/wireless/ath/ath9k/ar9003_mci.h:32:	MCI_GPM_COEX_QUERY_BT_ALL_INFO      = BIT(0),
drivers/net/wireless/ath/ath9k/main.c:2202:		if (!(cap & BIT(0)))
drivers/net/wireless/ath/ath9k/main.c:2205:		if (new & BIT(0))
drivers/net/wireless/ath/ath9k/ath9k.h:202:	BUF_AMPDU		= BIT(0),
drivers/net/wireless/ath/ath9k/ath9k.h:973:#define PS_WAIT_FOR_BEACON        BIT(0)
drivers/net/wireless/ath/ath10k/ce.h:267:#define CE_ATTR_NO_SNOOP		BIT(0)
drivers/net/wireless/ath/ath10k/usb.h:89:#define ATH10K_USB_PIPE_FLAG_TX BIT(0)
drivers/net/wireless/ath/ath10k/hw.h:694:#define TARGET_TX_CHAIN_MASK			(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/ath/ath10k/hw.h:695:#define TARGET_RX_CHAIN_MASK			(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/ath/ath10k/hw.h:734:#define TARGET_10X_TX_CHAIN_MASK		(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/ath/ath10k/hw.h:735:#define TARGET_10X_RX_CHAIN_MASK		(BIT(0) | BIT(1) | BIT(2))
drivers/net/wireless/ath/ath10k/sdio.h:78:#define SDIO_IRQ_MODE_ASYNC_4BIT_IRQ            BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:13:	RX_ATTENTION_FLAGS_FIRST_MPDU          = BIT(0),
drivers/net/wireless/ath/ath10k/rx_desc.h:692:#define RX_PPDU_START_INFO0_IS_GREENFIELD BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:899:#define RX_PPDU_END_FLAGS_PHY_ERR             BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:910:#define RX_PPDU_END_INFO1_BB_DATA             BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:960:#define RX_PKT_END_INFO0_RX_SUCCESS              BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:1016:#define RX_LOCATION_INFO1_RTT_CFR_STATUS		BIT(0)
drivers/net/wireless/ath/ath10k/rx_desc.h:1068:	RX_PHY_PPDU_END_INFO1_ERR_VHT_NDP            = BIT(0),
drivers/net/wireless/ath/ath10k/rx_desc.h:1266:#define FW_RX_DESC_INFO0_DISCARD  BIT(0)
drivers/net/wireless/ath/ath10k/wmi.c:3603:		if (!(map & BIT(0)))
drivers/net/wireless/ath/ath10k/wmi.c:3649:		if (!(map & BIT(0)))
drivers/net/wireless/ath/ath10k/wmi.c:3693:		if (!(map & BIT(0)))
drivers/net/wireless/ath/ath10k/core.h:106:	ATH10K_SKB_F_NO_HWCRYPT = BIT(0),
drivers/net/wireless/ath/ath10k/htt.h:107:#define	HTT_MSDU_EXT_DESC_FLAG_IPV4_CSUM_ENABLE		BIT(0)
drivers/net/wireless/ath/ath10k/htt.h:546:#define HTT_MGMT_TX_CMPL_FLAG_ACK_RSSI BIT(0)
drivers/net/wireless/ath/ath10k/htt.h:577:#define HTT_TX_CMPL_FLAG_DATA_RSSI		BIT(0)
drivers/net/wireless/ath/ath10k/htt.h:583:#define HTT_TX_DATA_APPEND_RETRIES BIT(0)
drivers/net/wireless/ath/ath10k/htt.h:1696:#define HTT_TX_MODE_SWITCH_IND_INFO0_ENABLE		BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:2716:	WMI_10_2_RX_BATCH_MODE = BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:2734:#define NUM_UNITS_IS_NUM_VDEVS         BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:2989:	WMI_10_4_LTEU_SUPPORT			= BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:3323:	WMI_SCAN_EVENT_STARTED              = BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:4528:	WMI_STAT_PEER = BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:4537:	WMI_10_4_STAT_PEER		= BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:4545:	WMI_TLV_STAT_PEER	= BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:5498:#define WMI_VDEV_PARAM_TXBF_SU_TX_BFEE BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:6055:#define WMI_P2P_OPPPS_ENABLE_BIT	BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:6057:#define WMI_P2P_NOA_CHANGED_BIT	BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:6554:#define WMI_CHAN_INFO_FLAG_COMPLETE BIT(0)
drivers/net/wireless/ath/ath10k/wmi.h:7074:	WMI_TDLS_OFFCHAN_EN = BIT(0),
drivers/net/wireless/ath/ath10k/wmi.h:7080:	WMI_TDLS_PEER_QOS_AC_VO = BIT(0),
drivers/net/wireless/ath/ath10k/wmi-tlv.h:2134:	WMI_TLV_TDLS_OFFCHAN_EN = BIT(0),
drivers/net/wireless/ath/ath10k/wmi-tlv.h:2162:	WMI_TLV_TDLS_PEER_QOS_AC_VO = BIT(0),
drivers/net/wireless/ath/ath10k/wmi-tlv.c:1042:		if (map & BIT(0))
drivers/net/wireless/ath/ath10k/htt_rx.c:2239:	rx_status->chains |= BIT(0);
drivers/net/wireless/ath/ath6kl/core.h:248:#define STA_PS_AWAKE		BIT(0)
drivers/net/wireless/ath/ath6kl/core.h:296:#define ATH6KL_CONF_IGNORE_ERP_BARKER		BIT(0)
drivers/net/wireless/ath/ath6kl/debug.h:25:	ATH6KL_DBG_CREDIT	= BIT(0),
drivers/net/wireless/ath/wil6210/wil6210.h:194:	#define BIT_USER_PREVENT_DEEP_SLEEP	BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:228:	#define BIT_OTP_SIGNATURE_ERR_TALYN_MB		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:244:	#define BIT_DMA_EP_TX_ICR_TX_DONE	BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:247:	#define BIT_DMA_EP_RX_ICR_RX_DONE	BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:250:	#define BIT_DMA_EP_MISC_ICR_RX_HTRSH	BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:259:	#define BIT_DMA_ITR_CNT_CRL_EN		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:267:	#define BIT_DMA_OFUL_NID_0_RX_EXT_TR_EN		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:277:	#define BIT_DMA_ITR_TX_CNT_CTL_EN		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:287:	#define BIT_DMA_ITR_TX_IDL_CNT_CTL_EN			BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:296:	#define BIT_DMA_ITR_RX_CNT_CTL_EN		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:306:	#define BIT_DMA_ITR_RX_IDL_CNT_CTL_EN			BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:317:	#define BIT_DMA_PSEUDO_CAUSE_RX		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:331:	#define BIT_CAF_OSC_XTAL_EN		BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:333:	#define BIT_CAF_OSC_DIG_XTAL_STABLE	BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:351:	#define BIT_CONTROL_0			BIT(0)
drivers/net/wireless/ath/wil6210/wil6210.h:364:	#define BIT_PMU_DEVICE_RDY		BIT(0)
drivers/net/wireless/ath/wil6210/boot_loader.h:64:#define BL_SHUTDOWN_HS_GRTD		BIT(0)
drivers/net/wireless/ath/wil6210/rx_reorder.c:328:		wil->amsdu_en && (param_set & BIT(0));
drivers/net/wireless/ath/wil6210/debugfs.c:134:				seq_printf(s, "%c", (d->dma.status & BIT(0)) ?
drivers/net/wireless/ath/wil6210/cfg80211.c:28:#define WIL_EDMG_CHANNEL_9_SUBCHANNELS	(BIT(0) | BIT(1))
drivers/net/wireless/ath/wil6210/cfg80211.c:42:#define WIL_EDMG_CHANNELS (BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/net/wireless/ath/wil6210/txrx.h:250:#define TX_DMA_STATUS_DU         BIT(0)
drivers/net/wireless/ath/wil6210/txrx.h:409:#define RX_DMA_ERROR_FCS	BIT(0)
drivers/net/wireless/ath/wil6210/txrx.h:417:#define RX_DMA_STATUS_DU	BIT(0)
drivers/net/wireless/ath/wil6210/txrx.c:300:	d->dma.status = 0; /* BIT(0) should be 0 for HW_OWNED */
drivers/net/wireless/ath/wil6210/txrx.c:1136:	d->dma.status = 0; /* BIT(0) should be 0 for HW_OWNED */
drivers/net/wireless/ath/wil6210/txrx_edma.h:48:#define WIL_RX_EDMA_ERROR_L3_ERR	(BIT(0) | BIT(1))
drivers/net/wireless/ath/wil6210/txrx_edma.h:49:#define WIL_RX_EDMA_ERROR_L4_ERR	(BIT(0) | BIT(1))
drivers/net/wireless/ath/wil6210/main.c:1146:	wil_c(wil, RGF_USER_USAGE_6, BIT(0));
drivers/net/wireless/ath/carl9170/carl9170.h:190:	CARL9170_WPS_BUTTON		= BIT(0),
drivers/net/wireless/ath/carl9170/carl9170.h:467:	PS_OFF_VIF	= BIT(0),
drivers/net/wireless/ath/carl9170/hw.h:115:#define		AR9170_MAC_INT_TXC			BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:174:#define		AR9170_MAC_SNIFFER_ENABLE_PROMISC	BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:186:#define		AR9170_MAC_FTF_ASSOC_REQ		BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:358:#define		AR9170_DMA_TRIGGER_TXQ0			BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:399:#define		AR9170_MAC_BCN_HT1_HT_EN		BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:459:#define		AR9170_SPI_CONTROL0_BUSY		BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:470:#define		AR9170_SPI_CONTROL1_SCK_RATE		BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:522:#define		AR9170_EEPROM_WRITE_PROTECT_WP_STATUS	BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:559:#define		AR9170_PWR_RESET_COMMIT_RESET_MASK	BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:587:#define		AR9170_USB_MAIN_CTRL_REMOTE_WAKEUP	BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:620:#define		AR9170_USB_INTR_SRC0_SETUP		BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:702:#define		AR9170_USB_DMA_CTL_ENABLE_TO_DEVICE	BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:722:#define		AR9170_USB_WAKE_UP_WAKE			BIT(0)
drivers/net/wireless/ath/carl9170/hw.h:780:#define		AR9170_PTA_DMA_MODE_CTRL_RESET		BIT(0)
drivers/net/wireless/ath/wcn36xx/dxe.h:37:#define WCN36xx_DXE_CTRL_VLD		BIT(0)
drivers/net/wireless/ath/wcn36xx/dxe.h:144:#define WCN36xx_DXE_CH_CTRL_EN			BIT(0)
drivers/net/wireless/rsi/rsi_91x_mgmt.c:1192:	cmd_frame->desc_word[3] = cpu_to_le16(BIT(0));
drivers/net/wireless/rsi/rsi_boot_params.h:20:#define CRYSTAL_GOOD_TIME                BIT(0)
drivers/net/wireless/rsi/rsi_boot_params.h:105:#define RSI_SWITCH_TASS_CLK			BIT(0)
drivers/net/wireless/rsi/rsi_boot_params.h:173:#define BT_COEXIST		BIT(0)
drivers/net/wireless/rsi/rsi_main.h:36:#define ERR_ZONE                        BIT(0)  /* For Error Msgs             */
drivers/net/wireless/rsi/rsi_main.h:111:#define RSI_WOW_ENABLED			BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:50:#define RSI_UNICAST_MAGIC_PKT		BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:82:#define RATE_INFO_ENABLE                BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:182:#define PROMISCOUS_MODE			BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:211:#define RSI_DATA_DESC_MAC_BBP_INFO	BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:305:#define PWR_SAVE_WAKEUP_IND		BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:493:#define QUIET_INFO_VALID	BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:535:#define RSI_GPIO_MOTION_SENSOR_ULP_WAKEUP	BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:541:#define RSI_GPIO_0_PSPI_CSN_0			BIT(0)
drivers/net/wireless/rsi/rsi_mgmt.h:667:#define RSI_DUTY_CYCLING	BIT(0)
drivers/net/wireless/rsi/rsi_sdio.h:92:#define TA_SOFT_RST_SET              BIT(0)
drivers/net/wireless/mac80211_hwsim.c:1197:	 * presence bitmap mechanism. Use just BIT(0) here for
drivers/net/wireless/mac80211_hwsim.c:1200:	rtap->present = BIT(0);
drivers/net/wireless/broadcom/brcm80211/brcmfmac/sdio.h:39:#define SDIO_CCCR_IEN_FUNC0			BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/sdio.h:47:#define SDIO_CCCR_BRCM_SEPINT_MASK		BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/core.h:156:	BRCMF_NETIF_STOP_REASON_FWS_FC = BIT(0),
drivers/net/wireless/broadcom/brcm80211/brcmfmac/fwil_types.h:62:#define	BRCMF_WSEC_PASSPHRASE		BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/fwil_types.h:144:#define BRCMF_TXBF_SU_BFE_CAP		BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/fwil_types.h:146:#define BRCMF_TXBF_SU_BFR_CAP		BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/fwil_types.h:153:#define BRCMF_PFN_MAC_OUI_ONLY		BIT(0)
drivers/net/wireless/broadcom/brcm80211/brcmfmac/fwil_types.h:983:	BRCMF_GSCAN_CFG_FLAGS_ALL_RESULTS = BIT(0),
drivers/net/wireless/broadcom/brcm80211/include/chipcommon.h:262:#define CC_SR_CTL0_ENABLE_MASK			BIT(0)
drivers/net/wireless/broadcom/brcm80211/include/brcmu_wifi.h:77:#define WLC_BW_20MHZ_BIT		BIT(0)
drivers/net/wireless/st/cw1200/wsm.c:1483:			     (BIT(0) | priv->link_id_map))) {
drivers/net/wireless/st/cw1200/cw1200_sdio.c:128:	cccr |= BIT(0);
drivers/net/wireless/st/cw1200/wsm.h:109:#define WSM_SCAN_FLAG_FORCE_BACKGROUND	(BIT(0))
drivers/net/wireless/st/cw1200/wsm.h:133:#define WSM_PSM_PS			BIT(0)
drivers/net/wireless/st/cw1200/wsm.h:139:#define WSM_PSM_FAST_PS			(BIT(0) | BIT(7))
drivers/net/wireless/st/cw1200/wsm.h:192:#define WSM_TX_STATUS_AGGREGATION	(BIT(0))
drivers/net/wireless/st/cw1200/wsm.h:309:#define WSM_JOIN_FLAGS_UNSYNCRONIZED	BIT(0)
drivers/net/wireless/st/cw1200/wsm.h:349:#define WSM_ASSOCIATION_MODE_USE_PREAMBLE_TYPE		(BIT(0))
drivers/net/wireless/st/cw1200/wsm.h:356:#define WSM_RCPI_RSSI_THRESHOLD_ENABLE	(BIT(0))
drivers/net/wireless/st/cw1200/wsm.h:362:#define WSM_UPDATE_IE_BEACON		(BIT(0))
drivers/net/wireless/st/cw1200/wsm.h:1376:		val |= __cpu_to_le32(BIT(0));
drivers/net/wireless/st/cw1200/wsm.h:1388:#define WSM_BEACON_FILTER_IE_HAS_CHANGED	BIT(0)
drivers/net/wireless/st/cw1200/wsm.h:1414:#define WSM_BEACON_FILTER_ENABLE	BIT(0) /* Enable/disable beacon filtering */
drivers/net/wireless/st/cw1200/wsm.h:1491:		val |= __cpu_to_le32(BIT(0));
drivers/net/wireless/mac80211_hwsim.h:23:	HWSIM_TX_CTL_REQ_TX_STATUS		= BIT(0),
drivers/net/wireless/mac80211_hwsim.h:216:	MAC80211_HWSIM_TX_RC_USE_RTS_CTS		= BIT(0),
drivers/net/ivshmem-net.c:860:	ret = pcim_iomap_regions(pdev, BIT(0), DRV_NAME);
drivers/net/veth.c:33:#define VETH_XDP_FLAG		BIT(0)
drivers/net/veth.c:38:#define VETH_XDP_TX		BIT(0)
drivers/net/ieee802154/cc2520.c:190:#define FRMFILT0_FRAME_FILTER_EN	BIT(0)
drivers/net/ieee802154/cc2520.c:198:#define FRMCTRL1_SET_RXENMASK_ON_TX	BIT(0)
drivers/net/ieee802154/mrf24j40.c:21:#define BIT_PROMI	BIT(0)
drivers/net/ieee802154/mrf24j40.c:55:#define BIT_TXNTRIG	BIT(0)
drivers/net/ieee802154/mrf24j40.c:79:#define BIT_TXNIF	BIT(0)
drivers/net/ieee802154/mrf24j40.c:85:#define BIT_TXNIE	BIT(0)
drivers/net/ieee802154/adf7242.c:128:#define REG_PA_BIAS_DFL		BIT(0)
drivers/net/ieee802154/adf7242.c:151:#define ACCEPT_BEACON_FRAMES   BIT(0)
drivers/net/ieee802154/adf7242.c:159:#define AUTO_ACK_FRAMEPEND     BIT(0)
drivers/net/ieee802154/adf7242.c:252:#define IRQ_CCA_COMPLETE	BIT(0)
drivers/net/ieee802154/mcr20a.h:264:#define DAR_IRQSTS1_SEQIRQ		BIT(0)
drivers/net/ieee802154/mcr20a.h:274:#define DAR_IRQSTS2_WAKE_IRQ		BIT(0)
drivers/net/ieee802154/mcr20a.h:284:#define DAR_IRQSTS3_TMR1IRQ		BIT(0)
drivers/net/ieee802154/mcr20a.h:303:#define DAR_PHY_CTRL2_SEQMSK		BIT(0)
drivers/net/ieee802154/mcr20a.h:312:#define DAR_PHY_CTRL3_WAKE_MSK		BIT(0)
drivers/net/ieee802154/mcr20a.h:326:#define DAR_PHY_CTRL4_TC2PRIME_EN	BIT(0)
drivers/net/ieee802154/mcr20a.h:334:#define DAR_SRC_CTRL_INDEX_DISABLE	BIT(0)
drivers/net/ieee802154/mcr20a.h:363:#define DAR_PWR_MODES_PMC_MODE		BIT(0)
drivers/net/ieee802154/mcr20a.h:373:#define IAR_RX_FRAME_FLT_BEACON_FT		BIT(0)
drivers/net/ieee802154/mcr20a.h:381:#define IAR_DUAL_PAN_CTRL_ACTIVE_NETWORK	BIT(0)
drivers/net/ieee802154/mcr20a.h:395:#define IAR_CCA_CTRL_POWER_COMP_EN_CCA1	BIT(0)
drivers/net/ieee802154/mcr20a.h:425:#define IAR_SOFT_RESET_SEQ_MGR_RST	BIT(0)
drivers/net/ieee802154/mcr20a.h:435:#define IAR_SEQ_MGR_CTRL_PLL_ABORT_OVRD		BIT(0)
drivers/net/ieee802154/mcr20a.h:448:#define IAR_ABORT_STS_SW_ABORTED	BIT(0)
drivers/net/ieee802154/mcr20a.h:461:#define IAR_PHY_STS_PREAMBLE_DET	BIT(0)
drivers/net/ieee802154/mcr20a.h:468:#define IAR_TEST_MODE_CTRL_FPGA_EN		BIT(0)
drivers/net/ieee802154/mcr20a.h:478:#define IAR_DTM_CTRL1_PAGE0		BIT(0)
drivers/net/ieee802154/mcr20a.h:485:#define IAR_TX_MODE_CTRL_DTS0		BIT(0)
drivers/net/ieee802154/at86rf230.h:183:#define IRQ_PLL_LOCK	BIT(0)
drivers/infiniband/sw/rxe/rxe_pool.h:41:	RXE_POOL_ATOMIC		= BIT(0),
drivers/infiniband/sw/rxe/rxe_opcode.h:44:	WR_INLINE_MASK			= BIT(0),
drivers/infiniband/sw/siw/siw_qp_tx.c:402:		if (kmap_mask & BIT(0))
drivers/infiniband/hw/hns/hns_roce_device.h:215:	HNS_ROCE_CAP_FLAG_REREG_MR		= BIT(0),
drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h:100:#define PVRDMA_CQ_FLAG_ARMED_SOL	BIT(0)	/* Armed for solicited-only. */
drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h:102:#define PVRDMA_MR_FLAG_DMA		BIT(0)	/* DMA region. */
drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h:110:#define PVRDMA_ATOMIC_OP_COMP_SWAP	BIT(0)	/* Compare and swap. */
drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h:121:#define PVRDMA_BMME_FLAG_LOCAL_INV	BIT(0)	/* Local Invalidate. */
drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h:132:#define PVRDMA_GID_TYPE_FLAG_ROCE_V1	BIT(0)
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:263:	OCRDMA_MQE_HDR_EMB_MASK		= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:828:	OCRDMA_CREATE_MQ_ASYNC_CQ_VALID		= BIT(0)
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:894:	OCRDMA_CREATE_QP_REQ_FMR_EN_MASK		= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1023:	OCRDMA_CREATE_QP_RSP_DPP_ENABLED_MASK		= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1060:	OCRDMA_QP_PARA_QPS_VALID	= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1088:	OCRDMA_MODIFY_QP_FLAGS_RD	= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1110:	OCRDMA_QP_PARAMS_FLAGS_FMR_EN		= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1440:	OCRDMA_ALLOC_LKEY_ADDR_CHECK_MASK	= BIT(0),
drivers/infiniband/hw/ocrdma/ocrdma_sli.h:1697:	OCRDMA_EQE_VALID_MASK		= BIT(0),
drivers/infiniband/hw/bnxt_re/qplib_sp.h:128:#define BNXT_QPLIB_ACCESS_LOCAL_WRITE	BIT(0)
drivers/infiniband/hw/bnxt_re/qplib_fp.h:132:#define BNXT_QPLIB_SWQE_FLAGS_SIGNAL_COMP		BIT(0)
drivers/infiniband/hw/bnxt_re/qplib_fp.h:214:#define BNXT_QPLIB_BIND_SWQE_ACCESS_LOCAL_WRITE		BIT(0)
drivers/infiniband/hw/mlx5/mlx5_ib.h:237:#define MLX5_IB_UPD_XLT_ZAP	      BIT(0)
drivers/infiniband/hw/mlx5/odp.c:609:#define MLX5_PF_FLAGS_PREFETCH  BIT(0)
drivers/infiniband/hw/efa/efa_admin_defs.h:123:#define EFA_ADMIN_AQ_COMMON_DESC_PHASE_MASK                 BIT(0)
drivers/infiniband/hw/efa/efa_admin_defs.h:131:#define EFA_ADMIN_ACQ_COMMON_DESC_PHASE_MASK                BIT(0)
drivers/infiniband/hw/efa/efa_admin_defs.h:134:#define EFA_ADMIN_AENQ_COMMON_DESC_PHASE_MASK               BIT(0)
drivers/infiniband/hw/efa/efa_admin_cmds_defs.h:774:#define EFA_ADMIN_CREATE_QP_CMD_SQ_VIRT_MASK                BIT(0)
drivers/infiniband/hw/efa/efa_admin_cmds_defs.h:782:#define EFA_ADMIN_REG_MR_CMD_LOCAL_WRITE_ENABLE_MASK        BIT(0)
drivers/infiniband/hw/hfi1/user_sdma.h:105:#define TXREQ_FLAGS_REQ_ACK   BIT(0)      /* Set the ACK bit in the header */
drivers/infiniband/hw/hfi1/fault.c:58:#define HFI1_FAULT_DIR_TX   BIT(0)
drivers/infiniband/hw/hfi1/qsfp.h:59:#define QSFP_HFI0_I2CCLK    BIT(0)
drivers/infiniband/hw/hfi1/sdma.c:113:#define SDMA_SENDCTRL_OP_ENABLE    BIT(0)
drivers/infiniband/hw/hfi1/tid_rdma.h:31:#define HFI1_S_TID_BUSY_SET       BIT(0)
drivers/infiniband/hw/hfi1/vnic_sdma.c:55:#define HFI1_VNIC_SDMA_Q_ACTIVE   BIT(0)
drivers/infiniband/hw/hfi1/chip.h:267:#define SPICO_ROM_FAILED		BIT(0)
drivers/infiniband/hw/hfi1/chip.h:290:#define HOST_REQ_DONE		BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:43:#define NPCM7XX_PWM_CTRL_CH0_EN_BIT		BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:99:#define NPCM7XX_FAN_TCKC_CLK1_APB	BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:114:#define NPCM7XX_FAN_TICLR_TACLR		BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:122:#define NPCM7XX_FAN_TIEN_TAIEN		BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:129:#define NPCM7XX_FAN_TICTRL_TAPND	BIT(0)
drivers/hwmon/npcm750-pwm-fan.c:138:#define NPCM7XX_FAN_TCPCFG_CPASEL	BIT(0)
drivers/hwmon/lm95234.c:492:static SENSOR_DEVICE_ATTR_RO(temp2_fault, alarm, BIT(0) | BIT(1));
drivers/hwmon/aspeed-pwm-tacho.c:73:#define	ASPEED_PTCR_CTRL_CLK_EN		BIT(0)
drivers/hwmon/tc654.c:39:#define TC654_REG_CONFIG_SDM		BIT(0)	/* Shutdown Mode */
drivers/hwmon/tc654.c:43:#define TC654_REG_STATUS_F1F		BIT(0)	/* Fan 1 Fault */
drivers/hwmon/nct6775.c:2174:		new_div = 0; /* 1 == BIT(0) */
drivers/hwmon/nct6775.c:3656:		pwm3pin = !(cr1c & BIT(0));
drivers/hwmon/nct6775.c:3663:			pwm6pin = cr2d & BIT(0);
drivers/hwmon/nct6775.c:3667:			pwm6pin = !dsw_en && (cr2d & BIT(0));
drivers/hwmon/nct6775.c:3677:			pwm5pin |= (creb & BIT(4)) && !(cr2a & BIT(0));
drivers/hwmon/nct6775.c:3679:			pwm6pin = !dsw_en && (cr2d & BIT(0));
drivers/hwmon/nct6775.c:3691:			pwm5pin |= (creb & BIT(4)) && !(cr2a & BIT(0));
drivers/hwmon/nct6775.c:3698:			fan5pin |= (cre0 & BIT(3)) && !(cr1b & BIT(0));
drivers/hwmon/nct6775.c:3708:			pwm5pin |= (cre0 & BIT(4)) && !(cr1b & BIT(0));
drivers/hwmon/nct6775.c:3709:			pwm5pin |= (creb & BIT(4)) && !(cr2a & BIT(0));
drivers/hwmon/nct6775.c:3725:			pwm5pin |= (creb & BIT(4)) && !(cr2a & BIT(0));
drivers/hwmon/nct6775.c:3734:			fan6pin = !(cr1b & BIT(0)) && (cre0 & BIT(3));
drivers/hwmon/nct6775.c:3742:			pwm6pin = !(cr1b & BIT(0)) && (cre0 & BIT(4));
drivers/hwmon/nct6775.c:3744:			pwm6pin |= (creb & BIT(4)) && !(cr2a & BIT(0));
drivers/hwmon/it87.c:277:#define FEAT_12MV_ADC		BIT(0)
drivers/hwmon/it87.c:1478:	case BIT(0):
drivers/hwmon/it87.c:2532:		if ((reg27 & BIT(0)) || !(reg2c & BIT(2)))
drivers/hwmon/it87.c:2535:		    (!(reg2a & BIT(1)) && (regef & BIT(0))))
drivers/hwmon/it87.c:2545:		if ((reg27 & BIT(0)) || (reg2c & BIT(2)))
drivers/hwmon/it87.c:2581:		if (reg2c & BIT(0))
drivers/hwmon/it87.c:2582:			sio_data->internal |= BIT(0);
drivers/hwmon/it87.c:2656:		if (reg & BIT(0))
drivers/hwmon/it87.c:2657:			sio_data->internal |= BIT(0);
drivers/hwmon/it87.c:2695:		if (!(reg & BIT(0)))
drivers/hwmon/it87.c:2780:		if (reg & BIT(0))
drivers/hwmon/it87.c:2781:			sio_data->internal |= BIT(0);
drivers/hwmon/it87.c:3102:		if (sio_data->internal & BIT(0))
drivers/hwmon/it87.c:3112:		if (sio_data->internal & BIT(0))
drivers/hwmon/tmp401.c:93:#define TMP401_STATUS_LOCAL_CRIT		BIT(0)
drivers/hwmon/tmp401.c:102:#define TMP432_STATUS_LOCAL			BIT(0)
drivers/hwmon/ltc2990.c:28:#define LTC2990_IN0	BIT(0)
drivers/hwmon/adt7411.c:22:#define ADT7411_STAT_1_INT_TEMP_HIGH		BIT(0)
drivers/hwmon/adt7411.c:31:#define ADT7411_STAT_2_AIN5			BIT(0)
drivers/hwmon/adt7411.c:43:#define ADT7411_CFG1_START_MONITOR		BIT(0)
drivers/hwmon/adt7411.c:52:#define ADT7411_CFG3_ADC_CLK_225		BIT(0)
drivers/hwmon/as370-hwmon.c:17:#define  PD		BIT(0)
drivers/hwmon/xgene-hwmon.c:63:#define PCCS_CMD_COMPLETE		BIT(0)
drivers/hwmon/ina3221.c:38:#define INA3221_CONFIG_MODE_SHUNT	BIT(0)
drivers/hwmon/stts751.c:38:#define STTS751_STATUS_TRIPT	BIT(0)
drivers/hwmon/lm95241.c:49:#define R1MS_MASK	BIT(0)
drivers/hwmon/lm95241.c:53:#define R1FE_MASK	BIT(0)
drivers/hwmon/lm95241.c:55:#define R1DM		BIT(0)
drivers/hwmon/pmbus/max34440.c:29:#define MAX34440_STATUS_OC_WARN		BIT(0)
drivers/hwmon/pmbus/ltc2978.c:110:#define FEAT_CLEAR_PEAKS	BIT(0)
drivers/hwmon/pmbus/adm1275.c:23:#define ADM1275_MFR_STATUS_IOUT_WARN2	BIT(0)
drivers/hwmon/pmbus/adm1275.c:38:#define ADM1272_IRANGE			BIT(0)
drivers/hwmon/pmbus/lm25066.c:45:#define LM25056_MFR_STS_VAUX_UV_WARN	BIT(0)
drivers/hwmon/pmbus/zl6100.c:44:#define VMON_OV_FAULT			BIT(0)
drivers/hwmon/pmbus/ucd9000.c:33:#define UCD9000_GPIO_CONFIG_ENABLE	BIT(0)
drivers/hwmon/pmbus/pmbus.h:247:#define PB_FAN_2_PULSE_MASK		(BIT(0) | BIT(1))
drivers/hwmon/pmbus/pmbus.h:259:#define PB_STATUS_NONE_ABOVE		BIT(0)
drivers/hwmon/pmbus/pmbus.h:283:#define PB_POUT_OP_WARNING		BIT(0)
drivers/hwmon/pmbus/pmbus.h:303:#define PB_PIN_OP_WARNING		BIT(0)
drivers/hwmon/pmbus/pmbus.h:318:#define PB_FAN_AIRFLOW_WARNING		BIT(0)
drivers/hwmon/pmbus/pmbus.h:330:#define PB_CML_FAULT_OTHER_MEM_LOGIC	BIT(0)
drivers/hwmon/pmbus/pmbus.h:353:#define PMBUS_HAVE_VIN		BIT(0)
drivers/hwmon/pmbus/ibm-cffps.c:33:#define CFFPS_MFR_FAN_FAULT			BIT(0)
drivers/hwmon/pmbus/ibm-cffps.c:47:#define CFFPS_LED_BLINK				BIT(0)
drivers/hwmon/occ/sysfs.c:15:#define OCC_STAT_ACTIVE			BIT(0)
drivers/hwmon/ltc4222.c:40:#define FAULT_OV	BIT(0)
drivers/iommu/iommu.c:69:#define IOMMU_CMD_LINE_DMA_API		BIT(0)
drivers/iommu/amd_iommu_init.c:1475:	if (value & BIT(0))
drivers/iommu/amd_iommu_init.c:1479:	iommu_write_l2(iommu, 0x47, value | BIT(0));
drivers/iommu/rockchip-iommu.c:50:#define RK_MMU_STATUS_PAGING_ENABLED       BIT(0)
drivers/iommu/rockchip-iommu.c:175:#define RK_DTE_PT_VALID           BIT(0)
drivers/iommu/rockchip-iommu.c:216:#define RK_PTE_PAGE_VALID         BIT(0)
drivers/iommu/io-pgtable-arm-v7s.c:106:#define ARM_V7S_ATTR_AP0		BIT(0)
drivers/iommu/mtk_iommu_v1.c:41:#define F_INVLD_EN0				BIT(0)
drivers/iommu/mtk_iommu_v1.c:51:#define F_INT_TRANSLATION_FAULT			BIT(0)
drivers/iommu/intel-iommu.c:300:#define DOMAIN_FLAG_STATIC_IDENTITY		BIT(0)
drivers/iommu/intel-pasid.h:38:#define PASID_FLAG_SUPERVISOR_MODE	BIT(0)
drivers/iommu/arm-smmu.h:37:#define sCR0_CLIENTPD			BIT(0)
drivers/iommu/arm-smmu.h:93:#define sTLBGSTATUS_GSACTIVE		BIT(0)
drivers/iommu/arm-smmu.h:138:#define CBA2R_VA64			BIT(0)
drivers/iommu/arm-smmu.h:148:#define SCTLR_M				BIT(0)
drivers/iommu/arm-smmu.h:153:#define RESUME_TERMINATE		BIT(0)
drivers/iommu/arm-smmu.h:170:#define CB_PAR_F			BIT(0)
drivers/iommu/arm-smmu.h:204:#define ATSR_ACTIVE			BIT(0)
drivers/iommu/omap-iommu.h:144:#define MMU_IRQ_TLBMISS		BIT(0)
drivers/iommu/mtk_iommu.c:41:#define F_INVLD_EN0				BIT(0)
drivers/iommu/mtk_iommu.c:58:#define F_L2_MULIT_HIT_EN			BIT(0)
drivers/iommu/mtk_iommu.c:68:#define F_INT_TRANSLATION_FAULT			(BIT(0) | BIT(7))
drivers/iommu/mtk_iommu.c:84:#define F_MMU_FAULT_VA_LAYER_BIT		BIT(0)
drivers/clk/rockchip/clk.h:293:#define ROCKCHIP_PLL_SYNC_RATE		BIT(0)
drivers/clk/rockchip/clk.h:365:#define ROCKCHIP_DDRCLK_SIP		BIT(0)
drivers/clk/rockchip/clk.h:375:#define ROCKCHIP_INVERTER_HIWORD_MASK	BIT(0)
drivers/clk/rockchip/clk.h:853:#define ROCKCHIP_SOFTRST_HIWORD_MASK	BIT(0)
drivers/clk/rockchip/clk-pll.c:581:#define RK3399_PLLCON3_PWRDOWN			BIT(0)
drivers/clk/pistachio/clk-pll.c:17:#define PLL_STATUS_LOCK			BIT(0)
drivers/clk/pistachio/clk-pll.c:43:#define PLL_FRAC_CTRL3_PD		BIT(0)
drivers/clk/samsung/clk-exynos5420.c:1231:	{ SRC_TOP5, 0, BIT(0) },	/* MUX mout_user_aclk400_disp1 */
drivers/clk/ti/clk-dra7-atl.c:41:#define DRA7_ATL_SWEN			BIT(0)
drivers/clk/ti/clk-dra7-atl.c:43:#define DRA7_ATL_PCLKMUX		BIT(0)
drivers/clk/ti/fapll.c:28:#define FAPLL_MAIN_LOC_CTL	BIT(0)
drivers/clk/renesas/rcar-usb2-clock-sel.c:26:#define CLKSET0_PRIVATE		BIT(0)
drivers/clk/renesas/rcar-gen3-cpg.c:375:#define PLL_ERRATA	BIT(0)		/* Missing PLL0/2/4 post-divider */
drivers/clk/renesas/clk-r8a73a4.c:34:#define CLK_ENABLE_ON_INIT BIT(0)
drivers/clk/renesas/rcar-gen2-cpg.c:263:#define SD_SKIP_FIRST	BIT(0)		/* Skip first clock in SD table */
drivers/clk/renesas/clk-sh73a0.c:38:#define CLK_ENABLE_ON_INIT BIT(0)
drivers/clk/renesas/clk-r8a7740.c:30:#define CLK_ENABLE_ON_INIT BIT(0)
drivers/clk/clk-stm32mp1.c:738:#define PLL_ON		BIT(0)
drivers/clk/keystone/sci-clk.c:28:#define SCI_CLK_SSC_ENABLE		BIT(0)
drivers/clk/keystone/gate.c:36:#define PDCTL_NEXT		BIT(0)
drivers/clk/mmp/clk.h:8:#define APBC_NO_BUS_CTRL	BIT(0)
drivers/clk/mmp/clk.h:108:#define MMP_CLK_GATE_NEED_DELAY		BIT(0)
drivers/clk/clk-nomadik.c:42:#define SRC_XTALCR_MXTALOVER	BIT(0)
drivers/clk/clk-nomadik.c:48:#define SRC_PLLCR_PLL1OVER	BIT(0)
drivers/clk/ingenic/pm.c:14:#define LCR_LOW_POWER_MODE	BIT(0)
drivers/clk/ingenic/cgu.h:146:		CGU_CLK_EXT		= BIT(0),
drivers/clk/ingenic/jz4725b-cgu.c:29:#define LCR_SLEEP		BIT(0)
drivers/clk/zte/clk.c:218:	sel = (tmp >> 24) & BIT(0);
drivers/clk/zte/clk.c:322:#define CLK_AUDIO_DIV_FRAC	BIT(0)
drivers/clk/bcm/clk-iproc.h:30:#define IPROC_CLK_AON BIT(0)
drivers/clk/bcm/clk-raspberrypi.c:24:#define RPI_FIRMWARE_STATE_ENABLE_BIT	BIT(0)
drivers/clk/bcm/clk-raspberrypi.c:29:#define SOC_BCM2835		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:158:# define CM_PLLA_LOADDSI0		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:168:# define CM_PLLC_LOADCORE0		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:178:# define CM_PLLD_LOADDSI0		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:183:# define CM_PLLH_LOADPIX		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:202:# define CM_PLLB_LOADARM		BIT(0)
drivers/clk/bcm/clk-bcm2835.c:246:# define A2W_XOSC_CTRL_PLLC_ENABLE	BIT(0)
drivers/clk/bcm/clk-bcm2835.c:295:#define SOC_BCM2835		BIT(0)
drivers/clk/mvebu/armada-39x.c:38:#define  SARH_A390_REFCLK_FREQ			BIT(0)
drivers/clk/mvebu/cp110-system-controller.c:40:#define    NF_CLOCK_SEL_400_MASK	BIT(0)
drivers/clk/ux500/u8500_of_clk.c:254:				BIT(0), 0);
drivers/clk/ux500/u8500_of_clk.c:302:				BIT(0), 0);
drivers/clk/ux500/u8500_of_clk.c:354:				BIT(0), 0);
drivers/clk/ux500/u8500_of_clk.c:390:				BIT(0), 0);
drivers/clk/ux500/u8500_of_clk.c:398:				BIT(0), 0);
drivers/clk/ux500/u8500_of_clk.c:439:			bases[CLKRST1_INDEX], BIT(0), CLK_SET_RATE_GATE);
drivers/clk/ux500/u8500_of_clk.c:480:			bases[CLKRST2_INDEX], BIT(0), CLK_SET_RATE_GATE);
drivers/clk/ux500/u8500_of_clk.c:541:			bases[CLKRST6_INDEX], BIT(0), CLK_SET_RATE_GATE);
drivers/clk/sprd/sc9860-clk.c:69:		0x1000, BIT(0), CLK_IGNORE_UNUSED, CLK_GATE_SET_TO_DISABLE);
drivers/clk/sprd/sc9860-clk.c:827:		     0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);
drivers/clk/sprd/sc9860-clk.c:891:		     0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);
drivers/clk/sprd/sc9860-clk.c:963:		     0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);
drivers/clk/sprd/sc9860-clk.c:1225:		     0x0, 0x100, BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1386:		     0x1000, BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1398:		     BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1494:		     0x1000, BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1538:		     BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1576:		     0x1000, BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1744:		     0x1000, BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1774:		     BIT(0), 0, 0);
drivers/clk/sprd/sc9860-clk.c:1885:		     0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);
drivers/clk/clk-xgene.c:233:#define XGENE_CLK_PMD_SCALE_INVERTED	BIT(0)
drivers/clk/zynq/clkc.c:46:#define DBG_CLK_CTRL_CLKACT_TRC		BIT(0)
drivers/clk/clk-axi-clkgen.c:23:#define AXI_CLKGEN_V2_RESET_ENABLE	BIT(0)
drivers/clk/tegra/clk-tegra114.c:27:#define CPU_FINETRIM_1_FCPU_1		BIT(0)	/* fcpu0 */
drivers/clk/tegra/clk-bpmp.c:16:#define TEGRA_BPMP_CLK_HAS_MUX		BIT(0)
drivers/clk/tegra/clk.h:69:#define TEGRA_DIVIDER_ROUND_UP BIT(0)
drivers/clk/tegra/clk.h:288:#define TEGRA_PLL_USE_LOCK BIT(0)
drivers/clk/tegra/clk.h:514:#define TEGRA_PERIPH_NO_RESET BIT(0)
drivers/clk/tegra/clk.h:687:#define TEGRA_DIVIDER_2 BIT(0)
drivers/clk/tegra/clk-pll.c:104:#define XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL	BIT(0)
drivers/clk/tegra/clk-pll.c:111:#define SATA_PLL_CFG0_PADPLL_RESET_SWCTL	BIT(0)
drivers/clk/tegra/clk-pll.c:195:#define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN BIT(0)
drivers/clk/tegra/clk-pll.c:206:#define UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL BIT(0)
drivers/clk/tegra/clk-pll.c:216:#define PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL BIT(0)
drivers/clk/tegra/clk-tegra210.c:159:#define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN BIT(0)
drivers/clk/tegra/clk-tegra210.c:178:#define SATA_PLL_CFG0_PADPLL_RESET_SWCTL	BIT(0)
drivers/clk/tegra/clk-tegra210.c:189:#define XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL	BIT(0)
drivers/clk/tegra/clk-tegra210.c:205:#define UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL	BIT(0)
drivers/clk/tegra/clk-tegra210.c:213:#define PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL	BIT(0)
drivers/clk/tegra/clk-tegra210.c:615:	writel_relaxed(val | BIT(0) | GENMASK(7, 2) | BIT(24),
drivers/clk/tegra/clk-tegra210.c:2596:		.lvl2_mask = BIT(0) | BIT(17) | BIT(19),
drivers/clk/clk-si514.c:33:#define SI514_CONTROL_FCAL	BIT(0)
drivers/clk/sunxi-ng/ccu-sun8i-r.c:75:			  apb0_gate_parent, 0x28, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:212:static SUNXI_CCU_GATE(hosc_clk,	"hosc",	"osc24M", 0x050, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:294:		      0x060, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:351:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:388:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:411:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:654:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:1384:	[RST_USB_PHY0]		= { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:1387:	[RST_GPS]		= { 0x0d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:1399:	[RST_VE]		= { 0x13c, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:1401:	[RST_LVDS]		= { 0x14c, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun4i-a10.c:1403:	[RST_HDMI_H]		= { 0x170, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:259:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:282:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:297:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:316:		      0x070, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:439:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:979:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1008:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1024:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1031:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1042:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1071:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1087:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-h3.c:1094:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun5i.c:172:static SUNXI_CCU_GATE(hosc_clk,	"hosc",	"osc24M", 0x050, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:239:		      0x05c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:242:		      0x060, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:279:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:298:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:311:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:437:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun5i.c:735:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun5i.c:749:	[RST_VE]		=  { 0x13c, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:259:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:280:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:289:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:398:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:715:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:736:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:747:	[RST_BUS_LVDS]		=  { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:749:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a33.c:753:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu_common.h:12:#define CCU_FEATURE_FRACTIONAL		BIT(0)
drivers/clk/sunxi-ng/ccu-sun8i-de2.c:21:		      0x04, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-de2.c:30:		      0x00, BIT(0), CLK_SET_RATE_PARENT);
drivers/clk/sunxi-ng/ccu-sun8i-de2.c:180:	[RST_MIXER0]	= { 0x08, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-de2.c:190:	[RST_MIXER0]	= { 0x08, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-de2.c:196:	[RST_MIXER0]	= { 0x08, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:273:		      0x60c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:286:		      0x62c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:296:		      0x67c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:308:		      0x68c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:318:		      0x69c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:328:		      0x6bc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:338:		      0x6cc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:341:		      0x70c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:344:		      0x71c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:347:		      0x72c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:350:		      0x73c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:355:		      0x78c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:358:		      0x79c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:360:static SUNXI_CCU_GATE(bus_pwm_clk, "bus-pwm", "apb1", 0x7ac, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:362:static SUNXI_CCU_GATE(bus_iommu_clk, "bus-iommu", "apb1", 0x7bc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:378:		      0x804, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:393:		      0x80c, BIT(0), CLK_IS_CRITICAL);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:412:static SUNXI_CCU_GATE(bus_nand_clk, "bus-nand", "ahb3", 0x82c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:440:static SUNXI_CCU_GATE(bus_mmc0_clk, "bus-mmc0", "ahb3", 0x84c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:444:static SUNXI_CCU_GATE(bus_uart0_clk, "bus-uart0", "apb2", 0x90c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:449:static SUNXI_CCU_GATE(bus_i2c0_clk, "bus-i2c0", "apb2", 0x91c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:454:static SUNXI_CCU_GATE(bus_scr0_clk, "bus-scr0", "apb2", 0x93c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:471:static SUNXI_CCU_GATE(bus_spi0_clk, "bus-spi0", "ahb3", 0x96c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:474:static SUNXI_CCU_GATE(bus_emac_clk, "bus-emac", "ahb3", 0x97c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:484:static SUNXI_CCU_GATE(bus_ts_clk, "bus-ts", "ahb3", 0x9bc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:494:static SUNXI_CCU_GATE(bus_ir_tx_clk, "bus-ir-tx", "apb1", 0x9cc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:496:static SUNXI_CCU_GATE(bus_ths_clk, "bus-ths", "apb1", 0x9fc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:551:static SUNXI_CCU_GATE(bus_i2s0_clk, "bus-i2s0", "apb1", 0xa1c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:569:static SUNXI_CCU_GATE(bus_spdif_clk, "bus-spdif", "apb1", 0xa2c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:584:static SUNXI_CCU_GATE(bus_dmic_clk, "bus-dmic", "apb1", 0xa4c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:599:static SUNXI_CCU_GATE(bus_audio_hub_clk, "bus-audio-hub", "apb1", 0xa6c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:618:static SUNXI_CCU_GATE(bus_ohci0_clk, "bus-ohci0", "ahb3", 0xa8c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:645:		      0xabc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:684:static SUNXI_CCU_GATE(bus_hdmi_clk, "bus-hdmi", "ahb3", 0xb1c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:687:		      0xb5c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:699:		      0xb7c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:714:		      0xb9c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:716:static SUNXI_CCU_GATE(csi_cci_clk, "csi-cci", "osc24M", 0xc00, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:737:static SUNXI_CCU_GATE(bus_csi_clk, "bus-csi", "ahb3", 0xc2c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:746:static SUNXI_CCU_GATE(bus_hdcp_clk, "bus-hdcp", "ahb3", 0xc4c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:1201:		val &= ~BIT(0);
drivers/clk/sunxi-ng/ccu-sun50i-h6.c:1222:	val &= ~(GENMASK(21, 16) | BIT(0));
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:295:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:326:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:339:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:508:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:1149:	[RST_USB_PHY0]		= { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:1177:	[RST_AHB1_VE]		= { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:1192:	[RST_AHB1_LVDS]		= { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:1194:	[RST_APB1_CODEC]	= { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun6i-a31.c:1200:	[RST_APB2_I2C0]		= { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:247:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:266:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:275:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:370:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:671:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:691:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:701:	[RST_BUS_LVDS]		=  { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:703:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a23.c:707:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:226:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:235:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:242:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:253:		      0x070, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:327:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:707:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:724:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:732:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:734:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:742:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:759:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:767:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-v3s.c:770:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:37:	.lock		= BIT(0),
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:714:		      0x580, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:746:		      0x584, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:762:		      0x588, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:800:		      0x594, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:1113:	[RST_BUS_FD]		= { 0x5a0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:1129:	[RST_BUS_OTG]		= { 0x5a4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:1139:	[RST_BUS_LCD0]		= { 0x5a8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun9i-a80.c:1161:	[RST_BUS_I2C0]		= { 0x5b4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:38:	.lock		= BIT(0),
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:329:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:361:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:493:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:801:	[RST_USB_PHY0]		= { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:822:	[RST_BUS_VE]		= { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:832:	[RST_BUS_LVDS]		= { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-a83t.c:838:	[RST_BUS_I2C0]		= { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:330:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:351:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:366:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:517:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:855:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:881:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:894:	[RST_BUS_LVDS]		=  { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:896:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-a64.c:903:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:95:		      0x11c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:97:		      0x12c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:99:		      0x13c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:101:		      0x18c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:103:		      0x19c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:105:		      0x1cc, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c:107:		      0x1ec, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:352:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:399:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:422:		      0x06c, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:636:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:1154:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:1186:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:1211:	[RST_BUS_LVDS]		=  { 0x2c8, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:1213:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun8i-r40.c:1224:	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:164:		      0x064, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:181:		      0x068, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:247:		      0x100, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:471:	[RST_USB_PHY0]		=  { 0x0cc, BIT(0) },
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:480:	[RST_BUS_VE]		=  { 0x2c4, BIT(0) },
drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c:488:	[RST_BUS_CODEC]		=  { 0x2d0, BIT(0) },
drivers/clk/sunxi-ng/ccu-sun9i-a80-de.c:20:		      0x00, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80-de.c:43:		      0x04, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80-de.c:64:		      0x08, BIT(0), 0);
drivers/clk/sunxi-ng/ccu-sun9i-a80-de.c:181:	[RST_FE0]	= { 0x0c, BIT(0) },
drivers/clk/clk-hsdk-pll.c:36:#define CGU_PLL_CTRL_PD			BIT(0)
drivers/clk/clk-hsdk-pll.c:39:#define CGU_PLL_STATUS_LOCK		BIT(0)
drivers/clk/clk-si5341.c:113:#define SI5341_OUT_CFG_PDN		BIT(0)
drivers/clk/mediatek/clk-apmixed.c:13:#define REF2USB_TX_EN		BIT(0)
drivers/clk/mediatek/clk-mt6779.c:1181:	PLL(CLK_APMIXED_ARMPLL_LL, "armpll_ll", 0x0200, 0x020C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1183:	PLL(CLK_APMIXED_ARMPLL_BL, "armpll_bl", 0x0210, 0x021C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1185:	PLL(CLK_APMIXED_CCIPLL, "ccipll", 0x02A0, 0x02AC, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1187:	PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x0230, 0x023C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1190:	PLL(CLK_APMIXED_UNIV2PLL, "univ2pll", 0x0240, 0x024C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1193:	PLL(CLK_APMIXED_MFGPLL, "mfgpll", 0x0250, 0x025C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1195:	PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0260, 0x026C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1197:	PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0270, 0x027C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1199:	PLL(CLK_APMIXED_ADSPPLL, "adsppll", 0x02b0, 0x02bC, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1202:	PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0280, 0x028C, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1205:	PLL(CLK_APMIXED_APLL1, "apll1", 0x02C0, 0x02D0, BIT(0),
drivers/clk/mediatek/clk-mt6779.c:1207:	PLL(CLK_APMIXED_APLL2, "apll2", 0x02D4, 0x02E4, BIT(0),
drivers/clk/mediatek/clk-pll.c:19:#define CON0_BASE_EN		BIT(0)
drivers/clk/mediatek/clk-pll.c:20:#define CON0_PWR_ON		BIT(0)
drivers/clk/mediatek/clk-mtk.h:205:#define HAVE_RST_BAR	BIT(0)
drivers/clk/clk-vt8500.c:219:#define CLK_INIT_GATED			BIT(0)
drivers/clk/qcom/videocc-sdm845.c:93:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:106:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:119:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:132:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:145:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:158:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:176:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:189:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:207:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:220:		.enable_mask = BIT(0),
drivers/clk/qcom/videocc-sdm845.c:233:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:119:	.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:281:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:298:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1324:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1411:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1428:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1445:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1462:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1479:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1496:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1513:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1530:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1547:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1564:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1581:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1598:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1615:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1632:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1649:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1666:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1683:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1700:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1734:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1751:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1768:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1785:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1802:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1819:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1836:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1853:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1870:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1887:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1904:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1921:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1938:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1955:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1972:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:1989:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2006:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2023:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2110:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2162:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2179:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2196:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2213:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2230:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2247:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2264:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2280:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2297:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2314:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2331:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2348:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2365:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2382:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2399:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2416:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2433:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2450:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2467:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2483:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2517:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2534:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2551:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2568:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2585:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2602:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2619:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2635:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2652:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2668:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2684:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2700:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2717:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2733:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2750:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2766:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2783:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2800:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2817:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2834:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2850:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2867:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2884:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2901:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2918:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2935:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2952:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2969:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:2986:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3003:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3020:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3036:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3052:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3069:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3086:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3103:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3119:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3135:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3152:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3169:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3185:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3202:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3219:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-apq8084.c:3235:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-mdm9615.c:58:	.enable_mask = BIT(0),
drivers/clk/qcom/gcc-mdm9615.c:1282:		.enable_mask = BIT(0),
drivers/clk/qcom/gpucc-sdm845.c:98:		.enable_mask = BIT(0),
drivers/clk/qcom/gpucc-sdm845.c:116:		.enable_mask = BIT(0),
drivers/clk/qcom/clk-hfpll.c:15:#define PLL_OUTCTRL	BIT(0)
drivers/clk/qcom/mmcc-msm8996.c:265:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1233:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1248:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1263:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1278:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1292:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1307:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1322:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1337:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1352:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1367:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1382:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1397:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1412:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1427:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1442:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1457:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1472:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1487:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1502:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1517:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1532:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1547:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1562:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1577:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1592:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1607:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1622:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1637:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1652:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1667:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1682:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1697:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1712:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1727:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1742:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1757:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1772:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1787:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1802:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1817:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1832:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1847:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1862:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1877:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1892:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1907:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1922:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1937:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1952:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1967:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1982:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:1997:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2012:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2027:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2042:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2057:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2072:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2087:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2102:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2117:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2132:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2147:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2162:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2177:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2192:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2207:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2222:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2237:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2252:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2267:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2282:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2297:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2312:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2327:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2342:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2357:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2372:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2387:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2402:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2417:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2432:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2447:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2462:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2477:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2492:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2507:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2522:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2537:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2552:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2567:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2582:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2597:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2612:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2627:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2642:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2657:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2672:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2687:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2702:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2717:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2732:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2747:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2762:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2777:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2792:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2807:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2822:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2837:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2852:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2867:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8996.c:2882:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8660.c:2368:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:47:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1124:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1139:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1177:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1213:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1230:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1268:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1282:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1295:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1309:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1323:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1340:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1375:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1407:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1420:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1439:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1453:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1466:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1480:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1494:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1507:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1524:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1543:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1556:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1573:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1590:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1609:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1624:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1637:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1650:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1663:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1676:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1691:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1706:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1719:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1736:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1785:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1827:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1885:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1953:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1970:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:1989:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2002:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2030:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2045:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2060:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2075:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2090:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2103:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2116:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2557:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2570:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2587:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2600:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2617:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2635:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2648:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2661:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2680:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2695:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2731:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2746:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2784:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2822:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2858:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2873:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2888:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2926:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:2964:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3002:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3038:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3055:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3072:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3085:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3102:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3119:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3132:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3145:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3162:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3179:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3192:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3209:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3232:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3246:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3259:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3272:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sm8150.c:3286:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8960.c:2272:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8960.c:2287:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:143:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1173:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1186:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1204:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1222:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1235:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1261:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1287:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1305:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1323:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1341:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1359:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1377:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1395:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1413:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1431:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1449:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1467:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1485:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1516:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1534:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1552:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1583:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1601:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1619:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1637:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1655:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1673:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1691:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1709:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1727:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1745:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1763:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1781:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1812:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1830:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1848:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1866:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1884:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1902:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1920:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1938:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1951:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1964:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:1977:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2008:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2021:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2039:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2052:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2071:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2084:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2097:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2110:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2123:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2141:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2154:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2167:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2180:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2193:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2211:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2229:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2242:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2268:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2281:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2299:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2312:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2330:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2343:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2356:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2374:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2387:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2405:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2418:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2431:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2444:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2457:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2470:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2483:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2501:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2519:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2532:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2550:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2563:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2575:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2589:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2603:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2617:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8998.c:2631:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:277:	.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1225:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1242:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1304:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1335:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1366:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1401:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1418:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1457:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1474:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1490:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1544:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1561:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1578:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1595:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1612:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1629:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1646:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1663:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1680:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1697:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1714:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1731:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1748:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1765:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1782:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1816:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1833:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1850:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1867:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1884:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1901:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1918:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1935:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1952:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1969:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:1986:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2003:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2020:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2037:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2054:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2071:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2088:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2105:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2122:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2139:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2156:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2173:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2190:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2207:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2224:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2241:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2258:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2275:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2292:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2309:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2326:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2344:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2397:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2414:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2431:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2448:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2465:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2482:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2499:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2516:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2533:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2550:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2567:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2584:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2601:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2618:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2635:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2652:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2669:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2703:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2720:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2737:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2754:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2833:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2850:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2952:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2969:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:2986:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:3003:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:3020:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8916.c:3037:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:158:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:985:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1002:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1019:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1045:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1071:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1089:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1107:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1125:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1143:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1161:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1179:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1197:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1215:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1233:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1264:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1282:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1300:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1318:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1336:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1354:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1372:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1390:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1408:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1426:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1457:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1474:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1490:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1503:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1521:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1539:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1557:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1570:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1617:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1631:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1666:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1683:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1696:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1708:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1720:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1732:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1744:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1757:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1775:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1801:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1814:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1832:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1845:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1858:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1871:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1889:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1907:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1920:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1938:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1951:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1969:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:1982:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2000:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2018:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2031:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2044:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2057:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2075:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2093:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2111:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2124:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2142:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2160:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2173:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2186:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2204:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm660.c:2217:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:187:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:223:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1274:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1289:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1304:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1319:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1334:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1347:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1362:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1377:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1392:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1408:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1423:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1438:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1453:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1468:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1483:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1498:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1513:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1528:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1543:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1558:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1573:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1588:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1603:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1650:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1665:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1680:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1695:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1710:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1725:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1740:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1755:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1770:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1785:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1800:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1815:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1830:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1845:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1860:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1875:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1890:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1905:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1952:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1967:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1982:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:1997:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2012:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2027:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2042:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2057:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2072:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2087:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2102:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2117:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2132:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2147:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2162:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2177:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2192:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2207:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2222:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2237:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2268:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2283:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2298:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2329:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2342:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2357:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2372:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2387:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2402:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2417:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2432:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2447:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2463:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2478:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2493:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2508:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2523:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2539:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2554:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2569:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2584:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2599:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2615:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2630:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2645:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2660:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2675:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2702:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2730:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2743:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2755:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2771:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2787:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2803:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2830:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2845:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2860:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2872:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2884:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2899:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2914:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2929:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2944:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2958:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2973:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:2988:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3002:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3016:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3031:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3046:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3060:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3074:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3088:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3102:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3116:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3130:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3144:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3158:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3172:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8996.c:3186:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:404:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2020:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2037:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2054:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2071:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2088:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2105:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2122:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2139:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2156:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2173:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2190:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2207:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2224:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2241:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2258:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2275:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2292:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2309:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2326:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2361:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2378:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2395:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2412:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2429:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2446:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2464:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2481:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2498:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2515:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2532:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2549:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2567:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2584:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2601:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2618:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2635:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2652:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2669:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2687:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2704:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2721:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2738:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2755:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2772:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2789:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2807:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2824:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2841:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2858:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2875:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2892:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2909:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2926:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2943:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2960:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2977:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:2994:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3011:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3028:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3045:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3062:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3079:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3096:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3113:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3130:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3147:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3164:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3181:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3198:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3215:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3232:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3249:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3266:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3283:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3300:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3317:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3334:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3351:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3368:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3385:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3402:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3419:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3436:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3453:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3470:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3487:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3504:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3521:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3538:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3555:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3572:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3589:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3606:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3623:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3640:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3657:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3674:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3691:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3708:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3725:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3742:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3759:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3776:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3793:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3810:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3827:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3844:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3861:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3878:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3895:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3912:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3929:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3946:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3963:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3980:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:3997:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4014:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4031:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4048:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4065:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4082:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4099:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4116:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4133:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4150:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4167:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4184:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4201:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4219:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4272:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4289:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq8074.c:4306:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:263:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:276:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:290:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:326:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:345:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:381:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:399:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:417:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:435:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:453:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:471:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:490:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:508:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:526:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:539:		.enable_mask = BIT(0),
drivers/clk/qcom/dispcc-sdm845.c:557:		.enable_mask = BIT(0),
drivers/clk/qcom/clk-rcg2.c:23:#define CMD_UPDATE		BIT(0)
drivers/clk/qcom/clk-rcg2.c:52:#define SE_CMD_DFS_EN		BIT(0)
drivers/clk/qcom/camcc-sdm845.c:661:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:679:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:697:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:710:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:728:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:741:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:754:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:772:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:790:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:808:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:826:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:844:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:862:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:880:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:898:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:916:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:934:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:952:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:969:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:982:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:995:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1013:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1026:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1039:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1052:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1070:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1088:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1106:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1123:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1136:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1154:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1172:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1190:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1207:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1225:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1243:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1261:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1279:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1297:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1310:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1328:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1346:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1364:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1377:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1395:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1413:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1431:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1449:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1467:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1485:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1503:		.enable_mask = BIT(0),
drivers/clk/qcom/camcc-sdm845.c:1516:		.enable_mask = BIT(0),
drivers/clk/qcom/clk-alpha-pll.c:16:# define PLL_OUTCTRL		BIT(0)
drivers/clk/qcom/gcc-msm8974.c:75:	.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1089:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1106:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1123:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1140:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1157:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1174:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1191:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1208:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1225:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1242:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1259:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1276:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1293:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1310:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1327:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1344:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1361:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1378:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1412:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1429:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1446:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1463:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1480:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1497:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1514:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1531:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1548:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1565:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1582:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1599:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1616:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1633:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1650:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1667:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1684:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1701:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1788:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1839:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1856:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1873:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1890:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1906:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1923:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1939:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1955:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1967:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:1984:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2017:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2033:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2050:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2066:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2082:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2098:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2115:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2131:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2148:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2164:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2181:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2198:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2214:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2231:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2247:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2263:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2280:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2297:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2313:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2329:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2346:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2362:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2379:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2396:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8974.c:2412:		.enable_mask = BIT(0),
drivers/clk/qcom/gdsc.c:24:#define SW_COLLAPSE_MASK	BIT(0)
drivers/clk/qcom/gdsc.c:25:#define GMEM_CLAMP_IO_MASK	BIT(0)
drivers/clk/qcom/gcc-qcs404.c:310:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:327:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1269:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1286:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1299:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1317:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1343:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1356:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1369:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1387:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1405:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1423:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1441:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1459:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1477:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1495:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1513:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1531:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1549:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1567:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1585:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1603:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1634:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1652:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1670:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1701:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1740:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1753:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1771:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1789:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1802:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1815:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1872:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1890:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1908:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1952:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1965:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1978:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:1996:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2014:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2032:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2050:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2068:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2086:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2104:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2117:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2210:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2224:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2238:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2256:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2283:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2296:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2309:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2335:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2348:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2366:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2384:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2397:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2410:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2441:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2458:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2471:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2489:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2502:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2520:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2538:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2551:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2568:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2581:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2594:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2612:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-qcs404.c:2625:		.enable_mask = BIT(0),
drivers/clk/qcom/gdsc.h:39:#define PWRSTS_OFF		BIT(0)
drivers/clk/qcom/gdsc.h:45:#define VOTABLE		BIT(0)
drivers/clk/qcom/mmcc-msm8960.c:207:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:256:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:305:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:360:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:424:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:488:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:664:	.s_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:742:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:850:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:910:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1018:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1089:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1168:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1216:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1296:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1312:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1395:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1493:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1629:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1680:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:1748:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2083:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2131:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2170:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2209:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2247:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2285:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2332:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8960.c:2379:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:198:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:215:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:250:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:280:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:322:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:353:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:398:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:429:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:467:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:498:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:529:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:657:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:673:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:691:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:741:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:775:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:791:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:807:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:823:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:856:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:872:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:888:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:904:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:938:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:954:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:970:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1005:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1021:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1037:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1093:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1110:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1127:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1162:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1179:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1196:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1361:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-ipq4019.c:1553:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:69:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1063:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1081:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1099:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1117:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1135:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1153:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1171:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1189:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1207:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1225:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1243:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1261:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1279:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1297:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1315:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1333:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1351:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1369:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1401:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1419:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1437:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1455:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1473:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1491:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1509:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1527:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1545:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1563:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1581:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1599:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1617:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1635:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1653:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1671:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1689:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1707:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1725:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1743:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1761:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1779:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1798:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1816:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1835:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1853:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1871:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1889:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1906:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1924:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1942:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1960:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1978:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:1996:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2014:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2032:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2050:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2068:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2086:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2104:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-msm8994.c:2122:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:197:	.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:938:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:954:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:971:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:987:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1004:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1021:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1038:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1055:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1071:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1088:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1105:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1122:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1139:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1155:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1172:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1189:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1206:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1223:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1239:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1256:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1273:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1290:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1307:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1324:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1341:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1358:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1375:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1391:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1408:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1425:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1442:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1458:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1474:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1491:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1508:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1525:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1542:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1559:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1575:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1592:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1609:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1626:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1642:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1658:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1675:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1692:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1709:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1725:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1741:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1758:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1774:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1791:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1808:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1825:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1842:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1859:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1876:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1893:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1910:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1927:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1943:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1960:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1977:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:1994:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2011:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2028:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2045:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2061:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2078:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2095:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2112:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2129:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2145:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2162:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2179:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2196:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2213:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2229:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2245:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2261:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2277:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2294:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2318:	.main_output_mask = BIT(0),
drivers/clk/qcom/mmcc-msm8974.c:2332:	.main_output_mask = BIT(0),
drivers/clk/qcom/clk-regmap-mux-div.c:15:#define CMD_RCGR_UPDATE			BIT(0)
drivers/clk/qcom/clk-alpha-pll.h:61:#define SUPPORTS_OFFLINE_REQ	BIT(0)
drivers/clk/qcom/lpasscc-sdm845.c:22:		.enable_mask = BIT(0),
drivers/clk/qcom/lpasscc-sdm845.c:35:		.enable_mask = BIT(0),
drivers/clk/qcom/lpasscc-sdm845.c:49:		.enable_mask = BIT(0),
drivers/clk/qcom/lpasscc-sdm845.c:63:		.enable_mask = BIT(0),
drivers/clk/qcom/lpasscc-sdm845.c:77:		.enable_mask = BIT(0),
drivers/clk/qcom/turingcc-qcs404.c:27:		.enable_mask = BIT(0),
drivers/clk/qcom/turingcc-qcs404.c:40:		.enable_mask = BIT(0),
drivers/clk/qcom/turingcc-qcs404.c:53:		.enable_mask = BIT(0),
drivers/clk/qcom/turingcc-qcs404.c:66:		.enable_mask = BIT(0),
drivers/clk/qcom/turingcc-qcs404.c:79:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:158:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1021:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1036:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1056:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1074:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1092:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1110:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1145:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1159:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1172:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1227:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1245:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1281:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1299:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1314:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1328:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1373:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1387:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1405:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1423:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1443:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1489:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1502:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1515:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1528:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1546:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1561:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1588:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1601:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1614:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1627:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1678:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1721:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1780:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1848:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1866:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1884:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1904:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1917:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1947:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1962:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1977:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:1990:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2003:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2365:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2378:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2396:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2409:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2427:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2445:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2458:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2471:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2491:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2506:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2524:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2539:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2559:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2576:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2588:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2600:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2615:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2633:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2648:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2663:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2683:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2703:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2720:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2732:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2744:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2759:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2777:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2795:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2813:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2826:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2844:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2862:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2875:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2888:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2906:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2923:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2936:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2949:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2967:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2984:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:2999:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3012:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3030:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3048:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3068:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3082:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3095:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3111:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3124:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3142:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3174:		.enable_mask = BIT(0),
drivers/clk/qcom/gcc-sdm845.c:3188:		.enable_mask = BIT(0),
drivers/clk/qcom/clk-pll.c:20:#define PLL_OUTCTRL		BIT(0)
drivers/clk/qcom/mmcc-apq8084.c:232:	.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1104:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1119:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1136:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1153:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1170:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1187:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1204:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1221:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1238:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1255:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1271:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1288:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1304:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1321:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1338:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1355:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1372:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1389:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1406:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1423:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1440:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1457:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1473:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1490:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1507:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1524:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1541:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1557:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1574:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1591:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1608:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1625:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1642:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1659:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1676:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1693:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1710:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1727:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1744:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1761:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1777:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1793:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1810:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1827:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1844:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1861:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1877:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1894:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1911:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1928:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1945:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1962:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1979:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:1996:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2013:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2030:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2047:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2064:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2081:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2098:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2115:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2132:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2149:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2166:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2183:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2200:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2217:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2234:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2251:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2268:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2285:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2302:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2319:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2336:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2353:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2370:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2387:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2404:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2421:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2438:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2455:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2472:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2489:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2506:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2523:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2540:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2557:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2574:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2591:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2608:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2626:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2643:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2660:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2677:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2694:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2711:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2728:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2745:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2762:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2779:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2796:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2813:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2830:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2847:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2864:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2881:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2898:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2915:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2932:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2949:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2966:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2981:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:2998:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:3015:		.enable_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:3039:	.main_output_mask = BIT(0),
drivers/clk/qcom/mmcc-apq8084.c:3053:	.main_output_mask = BIT(0),
drivers/clk/qcom/gcc-ipq806x.c:46:	.enable_mask = BIT(0),
drivers/clk/at91/sckc.c:435:	.cr_rcen = BIT(0),
drivers/clk/axs10x/pll_clock.c:66:#define PLL_LOCK	BIT(0)
drivers/clk/sirf/clk-atlas7.c:493:	return !!(clkc_readl(reg) & BIT(0));
drivers/clk/sirf/clk-atlas7.c:503:	val = clkc_readl(reg) | BIT(0);
drivers/clk/sirf/clk-atlas7.c:515:	val = clkc_readl(reg) & ~BIT(0);
drivers/clk/sirf/clk-atlas7.c:528:	if (droff & BIT(0))
drivers/clk/nxp/clk-lpc18xx-creg.c:20:#define  LPC18XX_CREG_CREG0_EN1KHZ		BIT(0)
drivers/clk/nxp/clk-lpc32xx.c:25:#define PLL_CTRL_LOCK			BIT(0)
drivers/clk/nxp/clk-lpc32xx.c:721:	return (val == (BIT(7) | BIT(0)) ||
drivers/clk/nxp/clk-lpc32xx.c:738:	if (hclk_div == 0x0 || hclk_div == (BIT(1) | BIT(0)))
drivers/clk/nxp/clk-lpc32xx.c:1255:		   0x0, BIT(8) | BIT(7), 0x0, BIT(1) | BIT(0), clk_ddram_ops),
drivers/clk/nxp/clk-lpc32xx.c:1343:			   BIT(2) | BIT(1) | BIT(0), BIT(2) | BIT(1) | BIT(0),
drivers/clk/nxp/clk-lpc32xx.c:1344:			   BIT(2) | BIT(1) | BIT(0), BIT(2) | BIT(1) | BIT(0),
drivers/clk/nxp/clk-lpc32xx.c:1347:			   BIT(2) | BIT(0), BIT(2) | BIT(0), 0x0,
drivers/clk/nxp/clk-lpc32xx.c:1348:			   BIT(0), BIT(1), BIT(2) | BIT(1), clk_mask_ops),
drivers/clk/nxp/clk-lpc32xx.c:1351:			   BIT(2) | BIT(0), BIT(2) | BIT(0), clk_mask_ops),
drivers/clk/nxp/clk-lpc32xx.c:1377:			   BIT(22), 0x0, BIT(22), BIT(1), BIT(0), clk_usb_ops),
drivers/clk/nxp/clk-lpc32xx.c:1379:			   BIT(21), 0x0, BIT(21), BIT(0), BIT(1), clk_usb_ops),
drivers/clk/nxp/clk-lpc32xx.c:1535:	lpc32xx_clk_div_quirk(LPC32XX_CLKPWR_PWMCLK_CTRL, 0xf0, BIT(0));
drivers/clk/nxp/clk-lpc18xx-cgu.c:40:#define LPC18XX_PLL0_STAT_LOCK		BIT(0)
drivers/clk/nxp/clk-lpc18xx-cgu.c:41:#define LPC18XX_PLL0_CTRL_PD		BIT(0)
drivers/clk/nxp/clk-lpc18xx-ccu.c:23:#define LPC18XX_CCU_RUN		BIT(0)
drivers/clk/nxp/clk-lpc18xx-ccu.c:29:#define CCU_BRANCH_IS_BUS	BIT(0)
drivers/clk/imx/clk-pllv4.c:21:#define PLL_EN			BIT(0)
drivers/clk/imx/clk-imx6q.c:262:#define CCSR_PLL3_SW_CLK_SEL		BIT(0)
drivers/clk/imx/clk-lpcg-scu.c:18:#define CLK_GATE_SCU_LPCG_HW_SEL	BIT(0)
drivers/clk/sunxi/clk-usb.c:167:	.reset_mask = BIT(2) | BIT(1) | BIT(0),
drivers/clk/sunxi/clk-usb.c:180:	.reset_mask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-usb.c:191:	.reset_mask = BIT(2) | BIT(1) | BIT(0),
drivers/clk/sunxi/clk-usb.c:202:	.reset_mask = BIT(2) | BIT(1) | BIT(0),
drivers/clk/sunxi/clk-usb.c:214:	.reset_mask = BIT(3) | BIT(2) | BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sun9i-core.c:123:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sun9i-core.c:178:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sun9i-core.c:204:	.muxmask = BIT(0),
drivers/clk/sunxi/clk-sun9i-core.c:261:	.muxmask = BIT(0),
drivers/clk/sunxi/clk-mod0.c:61:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-mod0.c:124:	.muxmask = BIT(3) | BIT(2) | BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sunxi.c:528:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sunxi.c:535:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sunxi.c:543:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sunxi.c:551:	.muxmask = BIT(1) | BIT(0),
drivers/clk/sunxi/clk-sunxi.c:1157:	.muxmask = BIT(2) | BIT(1) | BIT(0),
drivers/clk/berlin/berlin2-div.h:13:#define BERLIN2_DIV_HAS_GATE		BIT(0)
drivers/clk/berlin/berlin2-avpll.h:11:#define BERLIN2_AVPLL_BIT_QUIRK		BIT(0)
drivers/clk/berlin/berlin2-avpll.c:35:#define  VCO_RESET		BIT(0)
drivers/clk/davinci/pll.h:17:#define PLL_HAS_CLKMODE			BIT(0) /* PLL has PLLCTL[CLKMODE] */
drivers/clk/davinci/pll.h:51:#define SYSCLK_ARM_RATE		BIT(0) /* Controls ARM rate */
drivers/clk/davinci/psc.h:15:#define LPSC_ALWAYS_ENABLED	BIT(0) /* never disable this clock */
drivers/clk/davinci/pll.c:61:#define PLLCTL_PLLEN		BIT(0)
drivers/clk/davinci/pll.c:73:#define PLLCMD_GOSET		BIT(0)
drivers/clk/davinci/pll.c:74:#define PLLSTAT_GOSTAT		BIT(0)
drivers/clk/davinci/psc.c:57:#define PDCTL_NEXT		BIT(0)
drivers/clk/uniphier/clk-uniphier-cpugear.c:16:#define   UNIPHIER_CLK_CPUGEAR_UPD_BIT	BIT(0)
drivers/clk/microchip/clk-core.c:22:#define OSC_SWEN		BIT(0)
drivers/clk/microchip/clk-core.c:64:#define SLEW_BUSY		BIT(0)
drivers/clk/clk-si544.c:37:#define SI544_OE_STATE_ODC_OE	BIT(0)
drivers/clk/actions/owl-s900.c:690:	[RESET_DMAC]		= { CMU_DEVRST0, BIT(0) },
drivers/clk/actions/owl-s900.c:719:	[RESET_USB2HUB]		= { CMU_DEVRST1, BIT(0) },
drivers/clk/actions/owl-s700.c:575:	[RESET_DE]	= { CMU_DEVRST0, BIT(0) },
drivers/clk/actions/owl-s700.c:580:	[RESET_I2C0]	= { CMU_DEVRST1, BIT(0) },
drivers/clk/clk-versaclock5.c:53:#define VC5_PRIM_SRC_SHDN_EN_GBL_SHDN		BIT(0)
drivers/clk/clk-versaclock5.c:78:#define VC5_OUT_DIV_CONTROL_EN_FOD	BIT(0)
drivers/clk/clk-versaclock5.c:92:#define VC5_CLK_OUTPUT_CFG1_EN_CLKBUF	BIT(0)
drivers/clk/clk-versaclock5.c:105:#define VC5_MUX_IN_XIN		BIT(0)
drivers/clk/clk-versaclock5.c:116:#define VC5_HAS_INTERNAL_XTAL	BIT(0)
drivers/clk/meson/clk-mpll.h:27:#define CLK_MESON_MPLL_ROUND_CLOSEST	BIT(0)
drivers/clk/meson/clk-pll.h:30:#define CLK_MESON_PLL_ROUND_CLOSEST	BIT(0)
drivers/clk/zynqmp/clkc.c:101:#define CLK_ATTR_VALID			BIT(0)
drivers/char/tpm/tpm_vtpm_proxy.c:26:#define VTPM_PROXY_REQ_COMPLETE_FLAG  BIT(0)
drivers/char/tpm/tpm_vtpm_proxy.c:38:#define STATE_OPENED_FLAG        BIT(0)
drivers/char/tpm/tpm_tis_core.h:84:	TPM_TIS_ITPM_WORKAROUND		= BIT(0),
drivers/char/tpm/tpm_crb.c:36:	CRB_LOC_CTRL_REQUEST_ACCESS	= BIT(0),
drivers/char/tpm/tpm_crb.c:46:	CRB_CTRL_REQ_CMD_READY	= BIT(0),
drivers/char/tpm/tpm_crb.c:51:	CRB_CTRL_STS_ERROR	= BIT(0),
drivers/char/tpm/tpm_crb.c:56:	CRB_START_INVOKE	= BIT(0),
drivers/char/tpm/tpm_crb.c:60:	CRB_CANCEL_INVOKE	= BIT(0),
drivers/char/tpm/tpm_crb.c:88:	CRB_DRV_STS_COMPLETE	= BIT(0),
drivers/char/tpm/tpm2-cmd.c:23:	TPM2_SA_CONTINUE_SESSION	= BIT(0),
drivers/char/tpm/tpm.h:283:	TPM_BUF_OVERFLOW	= BIT(0),
drivers/char/ipmi/kcs_bmc.c:32:#define KCS_STATUS_OBF          BIT(0)
drivers/char/ipmi/kcs_bmc_npcm7xx.c:40:#define    KCS_CTL_IBFIE	BIT(0)
drivers/char/ipmi/kcs_bmc_npcm7xx.c:45:#define    KCS_IE_IRQE          BIT(0)
drivers/char/ipmi/kcs_bmc_aspeed.c:58:#define     LPC_HICRB_LPC4E          BIT(0)
drivers/char/hw_random/mtk-rng.c:28:#define RNG_EN				BIT(0)
drivers/char/hw_random/ks-sa-rng.c:34:#define TRNG_STATUS_REG_READY			BIT(0)
drivers/char/hw_random/ks-sa-rng.c:37:#define TRNG_INTACK_REG_READY			BIT(0)
drivers/char/hw_random/st-rng.c:25:#define ST_RNG_STATUS_BAD_SEQUENCE	BIT(0)
drivers/char/hw_random/xgene-rng.c:48:#define READY_MASK			BIT(0)
drivers/char/hw_random/hisi-rng.c:19:  #define RNG_EN	BIT(0)
drivers/char/hw_random/stm32-rng.c:26:#define RNG_SR_DRDY BIT(0)
drivers/spi/spi-omap2-mcspi.c:59:#define OMAP2_MCSPI_MODULCTRL_SINGLE	BIT(0)
drivers/spi/spi-omap2-mcspi.c:63:#define OMAP2_MCSPI_CHCONF_PHA		BIT(0)
drivers/spi/spi-omap2-mcspi.c:82:#define OMAP2_MCSPI_CHSTAT_RXS		BIT(0)
drivers/spi/spi-omap2-mcspi.c:87:#define OMAP2_MCSPI_CHCTRL_EN		BIT(0)
drivers/spi/spi-omap2-mcspi.c:90:#define OMAP2_MCSPI_WAKEUPENABLE_WKEN	BIT(0)
drivers/spi/spi-bcm-qspi.c:64:#define BSPI_STRAP_OVERRIDE_CTRL_OVERRIDE	BIT(0)
drivers/spi/spi-bcm-qspi.c:75:#define BSPI_RAF_CTRL_START_MASK		BIT(0)
drivers/spi/spi-bcm-qspi.c:109:#define MSPI_MSPI_STATUS_SPIF			BIT(0)
drivers/spi/spi-lantiq-ssc.c:61:#define LTQ_SPI_CLC_DISR	BIT(0)	/* Disable request bit */
drivers/spi/spi-lantiq-ssc.c:88:#define LTQ_SPI_CON_TXOFF	BIT(0)	/* Switch transmitter off */
drivers/spi/spi-lantiq-ssc.c:100:#define LTQ_SPI_STAT_EN		BIT(0)	/* Enable bit */
drivers/spi/spi-lantiq-ssc.c:120:#define LTQ_SPI_WHBSTATE_CLREN	BIT(0)	/* Clear enable bit (config mode */
drivers/spi/spi-lantiq-ssc.c:131:#define LTQ_SPI_RXFCON_RXFEN	BIT(0)	/* FIFO enable */
drivers/spi/spi-lantiq-ssc.c:136:#define LTQ_SPI_TXFCON_TXFEN	BIT(0)	/* FIFO enable */
drivers/spi/spi-lantiq-ssc.c:156:#define LTQ_SPI_IRNEN_R_XWAY	BIT(0)	/* Receive end interrupt request */
drivers/spi/spi-lantiq-ssc.c:158:#define LTQ_SPI_IRNEN_T_XRX	BIT(0)	/* Receive end interrupt request */
drivers/spi/spi-sirf.c:48:#define SIRFSOC_SPI_RX_DONE_INT_EN	BIT(0)
drivers/spi/spi-sirf.c:61:#define SIRFSOC_SPI_RX_DONE		BIT(0)
drivers/spi/spi-sirf.c:73:#define SIRFSOC_SPI_RX_EN		BIT(0)
drivers/spi/spi-sirf.c:77:#define SIRFSOC_SPI_IO_MODE_SEL		BIT(0)
drivers/spi/spi-sirf.c:81:#define SIRFSOC_SPI_FIFO_RESET		BIT(0)
drivers/spi/spi-sirf.c:89:#define SIRFSOC_USP_SYNC_MODE		BIT(0)
drivers/spi/spi-mt65xx.c:52:#define SPI_CMD_ACT                  BIT(0)
drivers/spi/spi-armada-3700.c:59:#define A3700_SPI_XFER_DONE		BIT(0)
drivers/spi/spi-armada-3700.c:79:#define A3700_SPI_CLK_PRESCALE		BIT(0)
drivers/spi/spi-bcm-qspi.h:17:#define INTR_BSPI_LR_FULLNESS_REACHED_MASK	BIT(0)
drivers/spi/spi-ep93xx.c:38:#define SSPCR1_RIE		BIT(0)
drivers/spi/spi-ep93xx.c:49:#define SSPSR_TFE		BIT(0)
drivers/spi/spi-ep93xx.c:57:#define SSPIIR_RIS		BIT(0)
drivers/spi/spi-meson-spifc.c:52:#define USER_DIN_EN_MS		BIT(0)
drivers/spi/spi-sprd.c:54:#define SPRD_SPI_NG_RX			BIT(0)
drivers/spi/spi-sprd.c:99:#define SPRD_SPI_SW_RX_REQ		BIT(0)
drivers/spi/spi-slave-mt27xx.c:30:#define CMD_INVALID_EN		BIT(0)
drivers/spi/spi-slave-mt27xx.c:36:#define CMD_INVALID_ST		BIT(0)
drivers/spi/spi-slave-mt27xx.c:42:#define CMD_INVALID_MASK	BIT(0)
drivers/spi/spi-slave-mt27xx.c:52:#define SPIS_RX_EN		BIT(0)
drivers/spi/spi-slave-mt27xx.c:62:#define SPIS_SOFT_RST		BIT(0)
drivers/spi/spi-synquacer.c:45:#define SYNQUACER_HSSPI_MCTRL_MEN			BIT(0)
drivers/spi/spi-synquacer.c:51:#define SYNQUACER_HSSPI_PCC_CPHA		BIT(0)
drivers/spi/spi-synquacer.c:63:#define SYNQUACER_HSSPI_TXF_FIFO_FULL		BIT(0)
drivers/spi/spi-synquacer.c:67:#define SYNQUACER_HSSPI_TXE_FIFO_FULL		BIT(0)
drivers/spi/spi-synquacer.c:80:#define SYNQUACER_HSSPI_DMSTART_START		BIT(0)
drivers/spi/spi-mxic.c:39:#define HC_CFG_MAN_CS_ASSERT	BIT(0)
drivers/spi/spi-mxic.c:57:#define INT_TX_EMPTY		BIT(0)
drivers/spi/spi-mxic.c:60:#define HC_EN_BIT		BIT(0)
drivers/spi/spi-mxic.c:119:#define DMAC_CFG_START		BIT(0)
drivers/spi/spi-mxic.c:131:#define DMAM_CFG_EN		BIT(0)
drivers/spi/spi-mxic.c:154:#define DATA_STROB_DELAY_2CYC	BIT(0)
drivers/spi/spi-pxa2xx.c:66:#define LPSS_CS_CONTROL_SW_MODE			BIT(0)
drivers/spi/spi-sifive.c:47:#define SIFIVE_SPI_SCKMODE_PHA           BIT(0)
drivers/spi/spi-sifive.c:88:#define SIFIVE_SPI_IP_TXWM               BIT(0)
drivers/spi/spi-fsl-qspi.c:61:#define QUADSPI_MCR_SWRSTSD_MASK	BIT(0)
drivers/spi/spi-fsl-qspi.c:88:#define QUADSPI_SMPR_HSENA_MASK		BIT(0)
drivers/spi/spi-fsl-qspi.c:101:#define QUADSPI_FR_TFF_MASK		BIT(0)
drivers/spi/spi-fsl-qspi.c:104:#define QUADSPI_RSER_TFIE		BIT(0)
drivers/spi/spi-fsl-qspi.c:108:#define QUADSPI_SPTRCLR_BFPTRC		BIT(0)
drivers/spi/spi-fsl-qspi.c:120:#define QUADSPI_LCKER_LOCK		BIT(0)
drivers/spi/spi-fsl-qspi.c:168:#define QUADSPI_QUIRK_SWAP_ENDIAN	BIT(0)
drivers/spi/spi-dln2.c:74:#define DLN2_SPI_ATTR_LEAVE_SS_LOW		BIT(0)
drivers/spi/spi-axi-spi-engine.c:39:#define SPI_ENGINE_INT_CMD_ALMOST_EMPTY		BIT(0)
drivers/spi/spi-axi-spi-engine.c:44:#define SPI_ENGINE_CONFIG_CPHA			BIT(0)
drivers/spi/spi-npcm-pspi.c:45:#define NPCM_PSPI_CTL1_SPIEN	BIT(0)
drivers/spi/spi-npcm-pspi.c:53:#define NPCM_PSPI_STAT_BSY	BIT(0)
drivers/spi/spi-fsl-lpspi.c:63:#define CR_MEN		BIT(0)
drivers/spi/spi-fsl-lpspi.c:68:#define SR_TDF		BIT(0)
drivers/spi/spi-fsl-lpspi.c:72:#define IER_TDIE	BIT(0)
drivers/spi/spi-fsl-lpspi.c:74:#define DER_TDDE	BIT(0)
drivers/spi/spi-fsl-lpspi.c:79:#define CFGR1_MASTER	BIT(0)
drivers/spi/spi-stm32-qspi.c:25:#define CR_EN			BIT(0)
drivers/spi/spi-stm32-qspi.c:44:#define SR_TEF			BIT(0)
drivers/spi/spi-stm32-qspi.c:53:#define FCR_CTEF		BIT(0)
drivers/spi/spi-davinci.c:55:#define SPIGCR1_MASTER_MASK     BIT(0)
drivers/spi/spi-davinci.c:75:#define SPIFLG_DLEN_ERR_MASK		BIT(0)
drivers/spi/spi-qcom-qspi.c:54:#define RESP_FIFO_UNDERRUN	BIT(0)
drivers/spi/spi-qcom-qspi.c:72:#define TRANSFER_DIRECTION	BIT(0)
drivers/spi/spi-qcom-qspi.c:94:#define CONTINUOUS_MODE		BIT(0)
drivers/spi/spi-qcom-qspi.c:103:#define FIFO_RDY	BIT(0)
drivers/spi/spi-qcom-qspi.c:106:#define RESET_FIFO		BIT(0)
drivers/spi/spi-sh-msiof.c:96:#define MDR1_XXSTP	   BIT(0)   /* Transmission/Reception Stop on FIFO */
drivers/spi/spi-sh-msiof.c:105:#define MDR2_GRPMASK1	BIT(0)      /* Group Output Mask 1 (SH, A1) */
drivers/spi/spi-sh-msiof.c:136:#define CTR_RXRST	BIT(0)    /* Receive Reset */
drivers/spi/spi-pic32-sqi.c:69:#define PESQI_CLK_EN		BIT(0)
drivers/spi/spi-pic32-sqi.c:81:#define PESQI_TXEMPTY		BIT(0)
drivers/spi/spi-pic32-sqi.c:92:#define PESQI_DMA_EN		BIT(0) /* enable DMA engine */
drivers/spi/spi-stm32.c:31:#define STM32F4_SPI_CR1_CPHA		BIT(0)
drivers/spi/spi-stm32.c:50:#define STM32F4_SPI_CR2_RXDMAEN		BIT(0)
drivers/spi/spi-stm32.c:59:#define STM32F4_SPI_SR_RXNE		BIT(0)
drivers/spi/spi-stm32.c:89:#define STM32H7_SPI_CR1_SPE		BIT(0)
drivers/spi/spi-stm32.c:127:#define STM32H7_SPI_IER_RXPIE		BIT(0)
drivers/spi/spi-stm32.c:137:#define STM32H7_SPI_SR_RXP		BIT(0)
drivers/spi/spi-stm32.c:151:#define STM32H7_SPI_I2SCFGR_I2SMOD	BIT(0)
drivers/spi/spi-qup.c:108:#define SPI_IO_C_NO_TRI_STATE		BIT(0)
drivers/spi/spi-qup.c:112:#define SPI_ERROR_CLK_UNDER_RUN		BIT(0)
drivers/spi/spi-at91-usart.c:49:#define US_IR_RXRDY		BIT(0)
drivers/spi/spi-sun4i.c:28:#define SUN4I_CTL_ENABLE			BIT(0)
drivers/spi/spi-sun6i.c:27:#define SUN6I_GBL_CTL_BUS_ENABLE		BIT(0)
drivers/spi/spi-sun6i.c:33:#define SUN6I_TFR_CTL_CPHA			BIT(0)
drivers/spi/spi-sun6i.c:45:#define SUN6I_INT_CTL_RF_RDY			BIT(0)
drivers/spi/spi-loopback-test.c:133:		.iterate_transfer_mask = BIT(0) | BIT(1),
drivers/spi/spi-loopback-test.c:150:		.iterate_transfer_mask = BIT(0),
drivers/spi/spi-loopback-test.c:184:		.iterate_transfer_mask = BIT(0) | BIT(1),
drivers/spi/spi-loopback-test.c:200:		.iterate_transfer_mask = BIT(0),
drivers/spi/spi-loopback-test.c:234:		.iterate_transfer_mask = BIT(0) | BIT(1),
drivers/spi/spi-loopback-test.c:255:		.iterate_transfer_mask = BIT(0),
drivers/spi/spi-loopback-test.c:295:		.iterate_transfer_mask = BIT(0) | BIT(1),
drivers/spi/spi-rb4xx.c:40:	if (value & BIT(0))
drivers/spi/spi-rb4xx.c:64:	if (value & BIT(0))
drivers/spi/spi-uniphier.c:43:#define   SSI_CTL_EN		BIT(0)
drivers/spi/spi-uniphier.c:64:#define   SSI_SR_RNE		BIT(0)
drivers/spi/spi-uniphier.c:68:#define   SSI_IE_RORIE		BIT(0)
drivers/spi/spi-uniphier.c:73:#define   SSI_IS_RORID		BIT(0)
drivers/spi/spi-uniphier.c:78:#define   SSI_IC_RORIC		BIT(0)
drivers/spi/spi-geni-qcom.c:18:#define CPHA			BIT(0)
drivers/spi/spi-geni-qcom.c:35:#define CS_TOGGLE		BIT(0)
drivers/spi/spi-geni-qcom.c:61:#define SPI_PRE_CMD_DELAY	BIT(0)
drivers/spi/spi-xlp.c:17:#define XLP_SPI_CPHA			BIT(0)
drivers/spi/spi-xlp.c:40:#define XLP_SPI_XFR_PENDING		BIT(0)
drivers/spi/spi-xlp.c:50:#define XLP_SPI_INTR_DONE		BIT(0)
drivers/spi/spi-xlp.c:73:#define XLP_SPI_SYS_RESET		BIT(0)
drivers/spi/spi-mt7621.c:27:#define SPISTAT_BUSY		BIT(0)
drivers/spi/spi-nxp-fspi.c:77:#define FSPI_MCR0_SWRST			BIT(0)
drivers/spi/spi-nxp-fspi.c:95:#define FSPI_MCR2_ABR_CMD		BIT(0)
drivers/spi/spi-nxp-fspi.c:104:#define FSPI_AHBCR_PAR_EN		BIT(0)
drivers/spi/spi-nxp-fspi.c:116:#define FSPI_INTEN_IPCMDDONE		BIT(0)
drivers/spi/spi-nxp-fspi.c:128:#define FSPI_INTR_IPCMDDONE		BIT(0)
drivers/spi/spi-nxp-fspi.c:195:#define FSPI_IPCMD_TRG			BIT(0)
drivers/spi/spi-nxp-fspi.c:200:#define FSPI_IPRXFCR_CLR		BIT(0)
drivers/spi/spi-nxp-fspi.c:205:#define FSPI_IPTXFCR_CLR		BIT(0)
drivers/spi/spi-nxp-fspi.c:220:#define FSPI_STS0_SEQ_IDLE		BIT(0)
drivers/spi/spi-nxp-fspi.c:231:#define FSPI_AHBSPNST_ACTIVE		BIT(0)
drivers/spi/spi-ath79.c:34:#define AR71XX_SPI_FS_GPIO		BIT(0)	/* Enable GPIO mode */
drivers/spi/spi-ath79.c:36:#define AR71XX_SPI_IOC_DO		BIT(0)	/* Data Out pin */
drivers/spi/atmel-quadspi.c:53:#define QSPI_CR_QSPIEN                  BIT(0)
drivers/spi/atmel-quadspi.c:59:#define QSPI_MR_SMM                     BIT(0)
drivers/spi/atmel-quadspi.c:75:#define QSPI_SR_RDRF                    BIT(0)
drivers/spi/atmel-quadspi.c:87:#define QSPI_SCR_CPOL                   BIT(0)
drivers/spi/atmel-quadspi.c:127:#define QSPI_SMR_SCREN                  BIT(0)
drivers/spi/atmel-quadspi.c:131:#define QSPI_WPMR_WPEN                  BIT(0)
drivers/spi/atmel-quadspi.c:136:#define QSPI_WPSR_WPVS                  BIT(0)
drivers/spi/spi-npcm-fiu.c:89:#define NPCM_FIU_UMA_CTS_EXEC_DONE	BIT(0)
drivers/spi/spi-meson-spicc.c:46:#define SPICC_ENABLE		BIT(0)
drivers/spi/spi-meson-spicc.c:68:#define SPICC_TE_EN	BIT(0) /* TX FIFO Empty Interrupt */
drivers/spi/spi-meson-spicc.c:78:#define SPICC_DMA_ENABLE		BIT(0)
drivers/spi/spi-meson-spicc.c:88:#define SPICC_TE	BIT(0) /* TX FIFO Empty Interrupt */
drivers/spi/spi-img-spfi.c:46:#define SPFI_CONTROL_SPFI_EN			BIT(0)
drivers/spi/spi-img-spfi.c:76:#define SPFI_INTERRUPT_SDTRIG			BIT(0)
drivers/spi/spi-zynq-qspi.c:56:#define ZYNQ_QSPI_CONFIG_MSTREN_MASK	BIT(0) /* Master Mode */
drivers/spi/spi-zynq-qspi.c:74:#define ZYNQ_QSPI_IXR_RX_OVERFLOW_MASK	BIT(0) /* QSPI RX FIFO Overflow */
drivers/spi/spi-zynq-qspi.c:94:#define ZYNQ_QSPI_ENABLE_ENABLE_MASK	BIT(0) /* QSPI Enable Bit Mask */
drivers/rapidio/devices/rio_mport_cdev.c:52:	DBG_INIT	= BIT(0), /* driver init */
drivers/rapidio/devices/tsi721.h:14:	DBG_INIT	= BIT(0), /* driver init */
drivers/rapidio/rio_cm.c:37:	DBG_INIT	= BIT(0), /* driver init */
drivers/mmc/host/atmel-mci.c:50:#define		ATMCI_CR_MCIEN			BIT(0)		/* MCI Enable */
drivers/mmc/host/atmel-mci.c:115:#define		ATMCI_CMDRDY			BIT(0)		/* Command Ready */
drivers/mmc/host/atmel-mci.c:150:#define		ATMCI_CFG_FIFOMODE_1DATA	BIT(0)		/* MCI Internal FIFO control mode */
drivers/mmc/host/atmel-mci.c:155:#define		ATMCI_WP_EN			BIT(0)		/* WP Enable */
drivers/mmc/host/sdhci-pxav3.c:69:#define SDIO3_CONF_CLK_INV	BIT(0)
drivers/mmc/host/renesas_sdhi_core.c:261:#define SH_MOBILE_SDHI_SCC_DTCNTL_TAPEN		BIT(0)
drivers/mmc/host/renesas_sdhi_core.c:266:#define SH_MOBILE_SDHI_SCC_CKSEL_DTSEL		BIT(0)
drivers/mmc/host/renesas_sdhi_core.c:268:#define SH_MOBILE_SDHI_SCC_RVSCNTL_RVSEN	BIT(0)
drivers/mmc/host/dw_mmc.h:350:#define SDMMC_CTRL_RESET		BIT(0)
drivers/mmc/host/dw_mmc.h:353:#define SDMMC_CLKEN_ENABLE		BIT(0)
drivers/mmc/host/dw_mmc.h:361:#define SDMMC_CTYPE_4BIT		BIT(0)
drivers/mmc/host/dw_mmc.h:381:#define SDMMC_INT_CD			BIT(0)
drivers/mmc/host/dw_mmc.h:425:#define SDMMC_IDMAC_INT_TI		BIT(0)
drivers/mmc/host/dw_mmc.h:429:#define SDMMC_IDMAC_SWRESET		BIT(0)
drivers/mmc/host/dw_mmc.h:437:#define SDMMC_CARD_RD_THR_EN		BIT(0)
drivers/mmc/host/dw_mmc.h:440:#define SDMMC_UHS_18V			BIT(0)
drivers/mmc/host/dw_mmc.h:444:#define SDMMC_ENABLE_PHASE		BIT(0)
drivers/mmc/host/meson-gx-mmc.c:65:#define   START_DESC_INIT BIT(0)
drivers/mmc/host/meson-gx-mmc.c:129:#define SD_EMMC_PRE_REQ_DONE BIT(0)
drivers/mmc/host/meson-gx-mmc.c:197:#define CMD_DATA_SRAM BIT(0)
drivers/mmc/host/meson-gx-mmc.c:199:#define CMD_RESP_SRAM BIT(0)
drivers/mmc/host/davinci_mmc.c:83:#define MMCST0_DATDNE         BIT(0)	/* data done */
drivers/mmc/host/davinci_mmc.c:126:#define SDIOST0_DAT1_HI       BIT(0)
drivers/mmc/host/davinci_mmc.c:129:#define SDIOIEN_IOINTEN       BIT(0)
drivers/mmc/host/davinci_mmc.c:132:#define SDIOIST_IOINT         BIT(0)
drivers/mmc/host/renesas_sdhi_internal_dmac.c:38:#define DTRAN_MODE_ADDR_MODE	BIT(0)	/* 1 = Increment address, 0 = Fixed */
drivers/mmc/host/renesas_sdhi_internal_dmac.c:41:#define DTRAN_CTRL_DM_START	BIT(0)
drivers/mmc/host/tmio_mmc.h:48:#define TMIO_STOP_STP		BIT(0)
drivers/mmc/host/tmio_mmc.h:52:#define TMIO_STAT_CMDRESPEND    BIT(0)
drivers/mmc/host/sdhci-tegra.c:92:#define NVQUIRK_FORCE_SDHCI_SPEC_200			BIT(0)
drivers/mmc/host/sunxi-mmc.c:82:#define SDXC_SOFT_RESET			BIT(0)
drivers/mmc/host/sunxi-mmc.c:157:#define SDXC_RXWL_FLAG			BIT(0)
drivers/mmc/host/sunxi-mmc.c:169:#define SDXC_SEND_IRQ_RESPONSE		BIT(0)
drivers/mmc/host/sunxi-mmc.c:177:#define SDXC_IDMAC_SOFT_RESET		BIT(0)
drivers/mmc/host/sunxi-mmc.c:183:#define SDXC_IDMAC_TRANSMIT_INTERRUPT		BIT(0)
drivers/mmc/host/mmci_qcom_dml.c:17:#define PRODUCER_CRCI_X_SEL		BIT(0)
drivers/mmc/host/jz4740_mmc.c:52:#define JZ_MMC_STRPCL_CLOCK_CONTROL (BIT(1) | BIT(0))
drivers/mmc/host/jz4740_mmc.c:53:#define JZ_MMC_STRPCL_CLOCK_STOP BIT(0)
drivers/mmc/host/jz4740_mmc.c:72:#define JZ_MMC_STATUS_TIMEOUT_READ BIT(0)
drivers/mmc/host/jz4740_mmc.c:74:#define JZ_MMC_STATUS_READ_ERROR_MASK (BIT(4) | BIT(0))
drivers/mmc/host/jz4740_mmc.c:86:#define JZ_MMC_CMDAT_RESPONSE_FORMAT (BIT(2) | BIT(1) | BIT(0))
drivers/mmc/host/jz4740_mmc.c:96:#define JZ_MMC_IRQ_DATA_TRAN_DONE BIT(0)
drivers/mmc/host/jz4740_mmc.c:99:#define JZ_MMC_DMAC_DMA_EN BIT(0)
drivers/mmc/host/cqhci.c:27:#define CQHCI_EXTERNAL_TIMEOUT	BIT(0)
drivers/mmc/host/sdhci-s3c.c:71:#define S3C_SDHCI_CTRL2_HWINITFIN		BIT(0)
drivers/mmc/host/sdhci-omap.c:31:#define CON_OD			BIT(0)
drivers/mmc/host/sdhci-omap.c:62:#define INT_CC_EN		BIT(0)
drivers/mmc/host/sdhci-omap.c:87:#define SDHCI_OMAP_REQUIRE_IODELAY	BIT(0)
drivers/mmc/host/uniphier-sd.c:42:#define   UNIPHIER_SD_DMA_MODE_ADDR_INC		BIT(0)	// 1: inc, 0: fixed
drivers/mmc/host/uniphier-sd.c:44:#define   UNIPHIER_SD_DMA_CTL_START	BIT(0)	// start DMA (auto cleared)
drivers/mmc/host/uniphier-sd.c:55:#define UNIPHIER_SD_CAP_EXTENDED_IP		BIT(0)
drivers/mmc/host/mmci.h:113:#define MCI_DPSM_ENABLE		BIT(0)
drivers/mmc/host/mmci.h:221:#define MMCI_STM32_IDMAEN	BIT(0)
drivers/mmc/host/dw_mmc-exynos.h:34:#define DATA_STROBE_EN			BIT(0)
drivers/mmc/host/dw_mmc-exynos.h:56:#define SDMMC_MPSCTRL_VALID			BIT(0)
drivers/mmc/host/sdhci-xenon-phy.c:104:#define XENON_DLL_BYPASS_EN			BIT(0)
drivers/mmc/host/sdhci-pci-gli.c:20:#define   SDHCI_GLI_9750_WT_EN      BIT(0)
drivers/mmc/host/cqhci.h:38:#define CQHCI_IS_HAC			BIT(0)
drivers/mmc/host/bcm2835.c:106:#define SDHCFG_REL_CMD_LINE	BIT(0)
drivers/mmc/host/moxart-mmc.c:93:#define RSP_CRC_FAIL		BIT(0)
drivers/mmc/host/moxart-mmc.c:116:#define BUS_WIDTH_1		BIT(0)
drivers/mmc/host/usdhi6rol0.c:72:#define USDHI6_SD_INFO1_RSP_END		BIT(0)
drivers/mmc/host/usdhi6rol0.c:81:#define USDHI6_SD_INFO2_CMD_ERR		BIT(0)
drivers/mmc/host/usdhi6rol0.c:114:#define USDHI6_SD_STOP_STP		BIT(0)
drivers/mmc/host/usdhi6rol0.c:117:#define USDHI6_SDIO_INFO1_IOIRQ		BIT(0)
drivers/mmc/host/usdhi6rol0.c:124:#define USDHI6_SOFT_RST_RESET		BIT(0)
drivers/mmc/host/sdhci-of-arasan.c:31:#define VENDOR_ENHANCED_STROBE		BIT(0)
drivers/mmc/host/sdhci-of-arasan.c:100:#define SDHCI_ARASAN_QUIRK_FORCE_CDTEST	BIT(0)
drivers/mmc/host/sdhci-msm.c:32:#define CORE_PWRCTL_BUS_OFF	BIT(0)
drivers/mmc/host/sdhci-msm.c:36:#define CORE_PWRCTL_BUS_SUCCESS BIT(0)
drivers/mmc/host/sdhci-msm.c:38:#define REQ_BUS_OFF		BIT(0)
drivers/mmc/host/sdhci-msm.c:52:#define CORE_CMD_DAT_TRACK_SEL	BIT(0)
drivers/mmc/host/sdhci-msm.c:54:#define CORE_DDR_CAL_EN		BIT(0)
drivers/mmc/host/sdhci-msm.c:88:#define CORE_CALIBRATION_DONE		BIT(0)
drivers/mmc/host/sdhci-msm.c:93:#define CORE_CDC_SWITCH_BYPASS_OFF	BIT(0)
drivers/mmc/host/sdhci-msm.c:96:#define CORE_CDC_T4_DLY_SEL		BIT(0)
drivers/mmc/host/sdhci-pci-core.c:657:#define INTEL_HS400_ES_BIT BIT(0)
drivers/mmc/host/mtk-sd.c:1884:	sdr_set_bits(host->base + PAD_CMD_TUNE, BIT(0));
drivers/mmc/host/sdhci-acpi.c:41:	SDHCI_ACPI_SD_CD		= BIT(0),
drivers/mmc/host/sdhci-acpi.c:88:#define INTEL_DSM_HS_CAPS_SDR25		BIT(0)
drivers/mmc/host/sdhci-of-at91.c:28:#define		SDMMC_CACR_CAPWREN	BIT(0)
drivers/mmc/host/toshsd.h:28:#define SD_PCICFG_CLKMODE_DIV_DISABLE	BIT(0)
drivers/mmc/host/toshsd.h:85:#define SD_CARDCLK_CLK_DIV_4	BIT(0)
drivers/mmc/host/toshsd.h:109:#define SD_STOPINT_ISSUE_CMD12		BIT(0)
drivers/mmc/host/toshsd.h:112:#define SD_CARD_RESP_END	BIT(0)
drivers/mmc/host/toshsd.h:137:#define SD_ERR0_RESP_CMD_ERR			BIT(0)
drivers/mmc/host/sdhci-st.c:32:#define ST_MMC_CCONFIG_ASYNC_WAKEUP	BIT(0)
drivers/mmc/host/sdhci-st.c:61:#define ST_MMC_CCONFIG_SDMA			BIT(0)
drivers/mmc/host/sdhci-st.c:74:#define ST_MMC_CCONFIG_SDR50	BIT(0)
drivers/mmc/host/sdhci-st.c:95:#define ST_TOP_MMC_DLY_CTRL_DLL_BYPASS_CMD	BIT(0)
drivers/mmc/host/sdhci-sprd.c:46:#define  SDHCI_SPRD_BIT_DLL_BAK		BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:52:#define REN_STRB	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:57:#define ITAPDLY_EN	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:58:#define OTAPDLY_EN	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:62:#define PDB_CMND	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:64:#define PDB_STRB	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:65:#define PDB_CLOCK	BIT(0)
drivers/mmc/host/sdhci-pci-arasan.c:71:#define ENHSTRB_MODE	BIT(0)
drivers/mmc/core/queue.h:83:#define MMC_CQE_DCMD_BUSY	BIT(0)
drivers/mmc/core/block.c:117:#define MMC_BLK_READ		BIT(0)
drivers/firmware/qcom_scm.c:28:#define SCM_HAS_CORE_CLK	BIT(0)
drivers/firmware/arm_scmi/sensors.c:48:#define SENSOR_TP_NOTIFY_ALL	BIT(0)
drivers/firmware/arm_scmi/sensors.c:67:#define SENSOR_READ_ASYNC	BIT(0)
drivers/firmware/arm_scmi/driver.c:153:#define SCMI_SHMEM_CHAN_STAT_CHANNEL_FREE	BIT(0)
drivers/firmware/arm_scmi/driver.c:156:#define SCMI_SHMEM_FLAG_INTR_ENABLED	BIT(0)
drivers/firmware/arm_scmi/perf.c:39:#define POWER_SCALE_IN_MILLIWATT(x)	((x) & BIT(0))
drivers/firmware/arm_scmi/perf.c:102:#define SUPPORTS_DOORBELL(x)		((x) & BIT(0))
drivers/firmware/arm_scmi/clock.c:26:#define	CLOCK_ENABLE	BIT(0)
drivers/firmware/arm_scmi/clock.c:58:#define CLOCK_SET_ASYNC		BIT(0)
drivers/firmware/arm_scmi/reset.c:21:#define RESET_NOTIFY_ENABLE	BIT(0)
drivers/firmware/arm_scmi/reset.c:34:#define AUTONOMOUS_RESET	BIT(0)
drivers/firmware/arm_scmi/reset.c:39:#define COLD_RESET_STATE	BIT(0)
drivers/firmware/arm_scmi/power.c:35:#define STATE_SET_ASYNC		BIT(0)
drivers/firmware/tegra/bpmp.c:23:#define MSG_ACK		BIT(0)
drivers/firmware/broadcom/bcm47xx_sprom.c:184: * Note that while SPROM revision 0 was never used, we still keep BIT(0)
drivers/gpu/host1x/hw/hw_host1x07_vm.h:15:#define HOST1X_CHANNEL_DMACTRL_DMASTOP			BIT(0)
drivers/gpu/host1x/hw/hw_host1x06_vm.h:15:#define HOST1X_CHANNEL_DMACTRL_DMASTOP			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:50:# define V3D_L2CACTL_L2CENA                            BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:68:# define V3D_INT_FRDONE                                BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:79:# define V3D_CTMODE      BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:102:# define V3D_BMACTIVE    BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:154:# define PV_CONTROL_EN				BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:164:# define PV_VCONTROL_VIDEN			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:206:# define PV_INT_HSYNC_START			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:240:# define SCALER_DISPCTRL_SCLEIRQ		BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:286:# define SCALER_DISPSTAT_IRQSCL			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:468:# define VC4_HDMI_SW_RESET_HDMI			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:473:# define VC4_HDMI_HOTPLUG_CONNECTED		BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:559:# define VC4_HDMI_FIFO_CTL_MASTER_SLAVE_N	BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:567:# define VC4_HDMI_SCHEDULER_CONTROL_MODE_HDMI	BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:698:# define VC4_HDMI_CPU_HOTPLUG			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:716:# define VC4_HD_M_ENABLE			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:741:# define VC4_HD_MAI_CTL_RESET			BIT(0)
drivers/gpu/drm/vc4/vc4_regs.h:793:# define VC4_HD_CSC_CTL_ENABLE			BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:89:# define DSI_TXPKT1C_CMD_EN		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:165:# define DSI_DISP0_ENABLE		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:178:# define DSI_DISP1_ENABLE		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:233:# define DSI1_INT_TXPKT1_END		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:268:# define DSI_PHYC_DLANE0_ENABLE		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:355:# define DSI0_CTRL_CTRL0		BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:356:# define DSI1_CTRL_EN			BIT(0)
drivers/gpu/drm/vc4/vc4_dsi.c:410:# define DSI1_STAT_TXPKT1_END		BIT(0)
drivers/gpu/drm/vc4/vc4_dpi.c:77:# define DPI_ENABLE			BIT(0)
drivers/gpu/drm/vc4/vc4_firmware_kms.c:136:#define  TIMINGS_FLAGS_H_SYNC_POS	BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:148:#define VC4_LOADSTORE_FULL_RES_DISABLE_COLOR           BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:158:#define VC4_LOADSTORE_FULL_RES_DISABLE_COLOR           BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:169:#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_COLOR   BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:222:#define VC4_SHADER_FLAG_FS_SINGLE_THREAD           BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:226:#define VC4_CONFIG_BITS_EARLY_Z                    BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:240:#define VC4_CONFIG_BITS_COVERAGE_PIPE_SELECT       BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:252:#define VC4_CONFIG_BITS_ENABLE_PRIM_FRONT          BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:274:#define VC4_BIN_CONFIG_MS_MODE_4X                  BIT(0)
drivers/gpu/drm/vc4/vc4_packet.h:299:#define VC4_RENDER_CONFIG_MS_MODE_4X               BIT(0)
drivers/gpu/drm/vc4/vc4_vec.c:101:#define VEC_CONFIG1_CUSTOM_FREQ		BIT(0)
drivers/gpu/drm/vc4/vc4_vec.c:136:#define VEC_CFG_TB_EN			BIT(0)
drivers/gpu/drm/vc4/vc4_vec.c:153:#define VEC_DAC_MISC_DAC_RST_N		BIT(0)
drivers/gpu/drm/vc4/vc4_txp.c:139:# define TXP_GO				BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:271:#define CFG_DPTX_VIF_CLK_EN		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:274:#define SOURCE_PHY_CLK_EN		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:279:#define SOURCE_PKT_DATA_CLK_EN		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:286:#define SOURCE_AIF_CLK_EN		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:291:#define SOURCE_CIPHER_CHAR_CLK_EN		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:294:#define SOURCE_CRYPTO_SYS_CLK_EN	BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:298:#define APB_XT_RESET			BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:301:#define PIF_INT_MASK_BIT		BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:345:#define DPTX_EVENT_ENABLE_HPD			BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:362:#define DP_FRAMER_SP_VSP			BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:373:#define	FULL_LT_STARTED				BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:382:#define DPTX_HPD_EVENT				BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:398:#define AUDIO_SW_RST				BIT(0)
drivers/gpu/drm/rockchip/cdn-dp-reg.h:434:	PTS1		= BIT(0),
drivers/gpu/drm/rockchip/rockchip_lvds.h:20:#define RK3288_LVDS_CH0_REG0_LANE0_EN		BIT(0)
drivers/gpu/drm/rockchip/rockchip_lvds.h:28:#define RK3288_LVDS_CH0_REG1_LANE0_BIAS		BIT(0)
drivers/gpu/drm/rockchip/rockchip_lvds.h:38:#define RK3288_LVDS_CH0_REG2_PLL_FBDIV8		BIT(0)
drivers/gpu/drm/rockchip/rockchip_lvds.h:49:#define RK3288_LVDS_CH0_REG4_LANE0_TTL_MODE	BIT(0)
drivers/gpu/drm/rockchip/rockchip_lvds.h:57:#define RK3288_LVDS_CH0_REG5_LANE0_TTL_DATA	BIT(0)
drivers/gpu/drm/rockchip/rockchip_drm_vop.h:174:#define VOP_FEATURE_OUTPUT_RGB10	BIT(0)
drivers/gpu/drm/rockchip/rockchip_drm_vop.h:228:#define ROCKCHIP_OUTPUT_DSI_DUAL	BIT(0)
drivers/gpu/drm/rockchip/rk3066_hdmi.h:191:	HDMI_EXT_VIDEO_SET_EN = BIT(0),
drivers/gpu/drm/rockchip/rk3066_hdmi.h:203:	HDMI_VIDEO_DISABLE = BIT(0),
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:35:#define PHY_UNSHUTDOWNZ			BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:42:#define LOCK				BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:48:#define PHY_TESTCLR			BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:70:#define REF_BIAS_CUR_SEL	BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:101:#define BANDGAP_ON		BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:109:#define TER_RESISTORS_ON	BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:139:#define DW_MIPI_NEEDS_PHY_CFG_CLK	BIT(0)
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c:147:#define RK3399_DSI0_LCDC_SEL		BIT(0)
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:376:		BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0));
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:378:		BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0));
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:379:	tc35876x_regw(i2c, PPI_STARTPPI, BIT(0));
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:380:	tc35876x_regw(i2c, DSI_STARTDSI, BIT(0));
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:402:	tc35876x_regw(i2c, VFUEN, BIT(0));
drivers/gpu/drm/gma500/tc35876x-dsi-lvds.c:424:	tc35876x_regw(i2c, LVCFG, BIT(0));
drivers/gpu/drm/gma500/mdfld_dsi_output.h:151:#define DSI_INTR_STATE_RXSOTERROR			BIT(0)
drivers/gpu/drm/gma500/mdfld_dsi_output.h:190:#define	DSI_FIFO_GEN_HS_DATA_FULL			BIT(0)
drivers/gpu/drm/gma500/mdfld_dsi_pkg_sender.c:122:	case BIT(0):
drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.h:36:#define GPCPLL_CFG_ENABLE	BIT(0)
drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgp100.c:381:	map->type |= BIT(0);
drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv50.c:316:	map->type |= BIT(0); /* Valid. */
drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgf100.c:313:	map->type |= BIT(0);
drivers/gpu/drm/nouveau/nvkm/falcon/msgqueue.c:315:#define CMD_FLAGS_STATUS BIT(0)
drivers/gpu/drm/i2c/tda998x_drv.c:128:# define FEAT_POWERDOWN_PREFILT   BIT(0)
drivers/gpu/drm/i2c/tda998x_drv.c:369:# define CEC_CAL_XOSC_CTRL1_ENA_CAL	BIT(0)
drivers/gpu/drm/i2c/tda998x_drv.c:381:# define CEC_RXSHPDINT_RXSENS     BIT(0)
drivers/gpu/drm/msm/edp/edp_ctrl.c:29:#define EDP_CLK_MASK_AHB		BIT(0)
drivers/gpu/drm/msm/hdmi/hdmi_phy_8996.c:554:		phy_ready = status & BIT(0);
drivers/gpu/drm/msm/hdmi/hdmi_phy_8996.c:579:		pll_locked = status & BIT(0);
drivers/gpu/drm/msm/hdmi/hdmi_phy_8996.c:680:	pll_locked = status & BIT(0);
drivers/gpu/drm/msm/msm_drv.h:80:	MSM_DISPLAY_CAP_VID_MODE	= BIT(0),
drivers/gpu/drm/msm/disp/mdp_kms.h:93:#define MDP_CAP_SMP		BIT(0)	/* Shared Memory Pool                 */
drivers/gpu/drm/msm/disp/mdp_kms.h:99:#define MDP_PIPE_CAP_HFLIP			BIT(0)
drivers/gpu/drm/msm/disp/mdp_kms.h:108:#define MDP_LM_CAP_DISPLAY			BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.h:19:#define DPU_SSPP_FLIP_LR		BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.c:155:		DPU_REG_WRITE(c, QSEED3_COEF_LUT_CTRL + offset, BIT(0));
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_util.c:214:	op_mode |= BIT(0);
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c:122:		flushbits =  BIT(0);
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:32:#define DPU_INTR_WB_0_DONE BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:80:#define DPU_INTR_PING_PONG_S0_AUTOREFRESH_DONE BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:120:#define DPU_INTR_HIST_VIG_0_DONE BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:152:#define DPU_INTR_VIDEO_INTO_STATIC BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:165:#define DPU_INTR_BACKLIGHT_UPDATED BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.h:14:#define DPU_ENCODER_FRAME_EVENT_DONE			BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c:212:		DPU_REG_WRITE(c, wd_ctl, BIT(0)); /* clear timer */
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c:215:		reg |= BIT(0);		/* enable WD timer */
drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c:70:	DPU_PLANE_QOS_VBLANK_CTRL = BIT(0),
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c:48:#define MDSS_MDP_OP_BWC_EN                 BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c:89:#define SSPP_QOS_CTRL_DANGER_SAFE_EN       BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c:129:#define VIG_CSC_10_EN          BIT(0)
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c:623:		cdp_cntl |= BIT(0);
drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.h:54:#define MDP5_CTL_BLEND_OP_FLAG_BORDER_OUT	BIT(0)
drivers/gpu/drm/msm/dsi/phy/dsi_phy.h:17:#define V3_0_0_10NM_OLD_TIMINGS_QUIRK	BIT(0)
drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c:19:	return (data & BIT(0));
drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c:111:					status, (status & BIT(0)),
drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c:197:#define SSC_CENTER		BIT(0)
drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c:356:				       ((status & BIT(0)) > 0),
drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c:200:			pll_locked = !!(val & BIT(0));
drivers/gpu/drm/tilcdc/tilcdc_external.c:95:	priv->external_encoder->possible_crtcs = BIT(0);
drivers/gpu/drm/tilcdc/tilcdc_regs.h:22:#define LCDC_FRAME_DONE                          BIT(0)
drivers/gpu/drm/tilcdc/tilcdc_regs.h:37:#define LCDC_DUAL_FRAME_BUFFER_ENABLE            BIT(0)
drivers/gpu/drm/tilcdc/tilcdc_regs.h:61:#define LCDC_RASTER_ENABLE                       BIT(0)
drivers/gpu/drm/tilcdc/tilcdc_regs.h:66:#define LCDC_V2_CORE_CLK_EN                      BIT(0)
drivers/gpu/drm/ingenic/ingenic-drm.c:144:#define JZ_LCD_STATE_DISABLED			BIT(0)
drivers/gpu/drm/vboxvideo/vboxvideo.h:210:#define VBOX_VBVA_CURSOR_CAPABILITY_RESERVED0   BIT(0)
drivers/gpu/drm/zte/zx_common_regs.h:26:#define CSC_WORK_ENABLE			BIT(0)
drivers/gpu/drm/zte/zx_vou.c:207:		.clocks_sel_bits = BIT(11) | BIT(0),
drivers/gpu/drm/zte/zx_vga_regs.h:24:#define VGA_TRANS_DONE			BIT(0)
drivers/gpu/drm/zte/zx_vga_regs.h:31:#define VGA_DETECT_SEL_NO_DEVICE	BIT(0)
drivers/gpu/drm/zte/zx_hdmi_regs.h:11:#define FUNC_HDMI_EN			BIT(0)
drivers/gpu/drm/zte/zx_hdmi_regs.h:17:#define L1_INTR_STAT_INTR1		BIT(0)
drivers/gpu/drm/zte/zx_hdmi_regs.h:55:#define AUD_IN_EN			BIT(0)
drivers/gpu/drm/zte/zx_vou_regs.h:71:#define CHN_ENABLE			BIT(0)
drivers/gpu/drm/zte/zx_vou_regs.h:88:#define MAIN_TC_EN			BIT(0)
drivers/gpu/drm/zte/zx_vou_regs.h:131:#define MAIN_INTERLACE_SEL		BIT(0)
drivers/gpu/drm/zte/zx_vou.h:23:	VOU_HDMI_AUD_SPDIF	= BIT(0),
drivers/gpu/drm/zte/zx_plane_regs.h:25:#define GL_SCALER_BYPASS_MODE		BIT(0)
drivers/gpu/drm/zte/zx_plane_regs.h:62:#define VL_SCALER_BYPASS_MODE		BIT(0)
drivers/gpu/drm/omapdrm/displays/panel-dsi-cm.c:1268:	dssdev->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/displays/encoder-opa362.c:89:	dssdev->of_ports = BIT(1) | BIT(0);
drivers/gpu/drm/omapdrm/displays/encoder-tpd12s015.c:168:	dssdev->of_ports = BIT(1) | BIT(0);
drivers/gpu/drm/omapdrm/displays/connector-analog-tv.c:58:	dssdev->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/displays/connector-hdmi.c:142:	dssdev->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/dss/hdmi4.c:676:	out->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/dss/omapdss.h:389:	OMAP_DSS_DEVICE_OP_DETECT = BIT(0),
drivers/gpu/drm/omapdrm/dss/dsi.c:5120:	out->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/dss/venc.c:757:	out->of_ports = BIT(0);
drivers/gpu/drm/omapdrm/dss/hdmi5.c:660:	out->of_ports = BIT(0);
drivers/gpu/drm/lima/lima_regs.h:16:#define   LIMA_PMU_POWER_GP0_MASK          BIT(0)
drivers/gpu/drm/lima/lima_regs.h:33:#define   LIMA_PMU_INT_CMD_MASK            BIT(0)
drivers/gpu/drm/lima/lima_regs.h:39:#define   LIMA_L2_CACHE_STATUS_COMMAND_BUSY  BIT(0)
drivers/gpu/drm/lima/lima_regs.h:42:#define   LIMA_L2_CACHE_COMMAND_CLEAR_ALL    BIT(0)
drivers/gpu/drm/lima/lima_regs.h:46:#define   LIMA_L2_CACHE_ENABLE_ACCESS        BIT(0)
drivers/gpu/drm/lima/lima_regs.h:61:#define   LIMA_GP_CMD_START_VS                 BIT(0)
drivers/gpu/drm/lima/lima_regs.h:72:#define   LIMA_GP_IRQ_VS_END_CMD_LST           BIT(0)
drivers/gpu/drm/lima/lima_regs.h:164:#define   LIMA_PP_STATUS_RENDERING_ACTIVE    BIT(0)
drivers/gpu/drm/lima/lima_regs.h:167:#define   LIMA_PP_CTRL_STOP_BUS              BIT(0)
drivers/gpu/drm/lima/lima_regs.h:176:#define   LIMA_PP_IRQ_END_OF_FRAME           BIT(0)
drivers/gpu/drm/lima/lima_regs.h:235:#define   LIMA_MMU_STATUS_PAGING_ENABLED      BIT(0)
drivers/gpu/drm/lima/lima_regs.h:255:#define   LIMA_MMU_INT_PAGE_FAULT             BIT(0)
drivers/gpu/drm/lima/lima_regs.h:259:#define LIMA_VM_FLAG_PRESENT          BIT(0)
drivers/gpu/drm/vmwgfx/vmwgfx_validation.h:38:#define VMW_RES_DIRTY_SET BIT(0)
drivers/gpu/drm/i915/display/intel_display_types.h:515:#define PLANE_HAS_FENCE BIT(0)
drivers/gpu/drm/i915/display/intel_dpio_phy.c:164:		.pwron_mask = BIT(0),
drivers/gpu/drm/i915/display/intel_dpio_phy.c:186:		.pwron_mask = BIT(0),
drivers/gpu/drm/i915/display/intel_dpio_phy.c:580:		return BIT(2) | BIT(0);
drivers/gpu/drm/i915/display/intel_dpio_phy.c:582:		return BIT(3) | BIT(2) | BIT(0);
drivers/gpu/drm/i915/gem/i915_gem_context.c:146:#define LOOKUP_USER_INDEX BIT(0)
drivers/gpu/drm/i915/gem/i915_gem_shrinker.h:19:#define I915_SHRINK_UNBOUND	BIT(0)
drivers/gpu/drm/i915/gem/i915_gem_clflush.h:17:#define I915_CLFLUSH_FORCE BIT(0)
drivers/gpu/drm/i915/gem/i915_gem_object.h:358:#define CLFLUSH_BEFORE	BIT(0)
drivers/gpu/drm/i915/gem/selftests/i915_gem_context.c:709:#define TEST_IDLE	BIT(0)
drivers/gpu/drm/i915/gem/i915_gem_object_types.h:32:#define I915_GEM_OBJECT_HAS_STRUCT_PAGE	BIT(0)
drivers/gpu/drm/i915/gem/i915_gem_object_types.h:127:#define I915_BO_CACHE_COHERENT_FOR_READ BIT(0)
drivers/gpu/drm/i915/i915_priolist_types.h:27:#define I915_PRIORITY_WAIT		((u8)BIT(0))
drivers/gpu/drm/i915/intel_device_info.c:316:	sseu->slice_mask = BIT(0);
drivers/gpu/drm/i915/intel_device_info.c:328:		sseu->subslice_mask[0] |= BIT(0);
drivers/gpu/drm/i915/intel_device_info.c:566:		sseu->slice_mask = BIT(0);
drivers/gpu/drm/i915/intel_device_info.c:567:		sseu->subslice_mask[0] = BIT(0);
drivers/gpu/drm/i915/intel_device_info.c:570:		sseu->slice_mask = BIT(0);
drivers/gpu/drm/i915/intel_device_info.c:571:		sseu->subslice_mask[0] = BIT(0) | BIT(1);
drivers/gpu/drm/i915/intel_device_info.c:574:		sseu->slice_mask = BIT(0) | BIT(1);
drivers/gpu/drm/i915/intel_device_info.c:575:		sseu->subslice_mask[0] = BIT(0) | BIT(1);
drivers/gpu/drm/i915/intel_device_info.c:576:		sseu->subslice_mask[1] = BIT(0) | BIT(1);
drivers/gpu/drm/i915/i915_request.h:220:#define I915_REQUEST_WAITBOOST BIT(0)
drivers/gpu/drm/i915/i915_request.h:311:#define I915_WAIT_INTERRUPTIBLE	BIT(0)
drivers/gpu/drm/i915/i915_debugfs.c:3576:#define DROP_UNBOUND	BIT(0)
drivers/gpu/drm/i915/i915_debugfs.c:3748:		sseu->slice_mask = BIT(0);
drivers/gpu/drm/i915/i915_params.h:33:#define ENABLE_GUC_SUBMISSION		BIT(0)
drivers/gpu/drm/i915/selftests/mock_gem_device.c:203:	mkwrite_device_info(i915)->engine_mask = BIT(0);
drivers/gpu/drm/i915/i915_reg.h:2430:#define   RESET_CTL_REQUEST_RESET  REG_BIT(0)
drivers/gpu/drm/i915/i915_reg.h:3933:#define   CCID_EN			BIT(0)
drivers/gpu/drm/i915/i915_reg.h:4720:#define  PWR_STATE_TARGET		REG_BIT(0)
drivers/gpu/drm/i915/i915_reg.h:4753:#define  PANEL_POWER_ON			REG_BIT(0)
drivers/gpu/drm/i915/i915_reg.h:8602:#define   FORCEWAKE_KERNEL			BIT(0)
drivers/gpu/drm/i915/i915_reg.h:8752:#define GEN9_RENDER_PG_ENABLE			REG_BIT(0)
drivers/gpu/drm/i915/i915_reg.h:9269:#define  HDCP_KEY_LOAD_DONE		BIT(0)
drivers/gpu/drm/i915/i915_reg.h:9320:#define  HDCP_CONF_CAPTURE_AN		BIT(0)
drivers/gpu/drm/i915/i915_reg.h:9321:#define  HDCP_CONF_AUTH_AND_ENC		(BIT(1) | BIT(0))
drivers/gpu/drm/i915/intel_uncore.h:118:#define UNCORE_HAS_FORCEWAKE		BIT(0)
drivers/gpu/drm/i915/i915_vma.h:154:#define I915_VMA_RELEASE_MAP BIT(0)
drivers/gpu/drm/i915/intel_wakeref.h:34:#define INTEL_WAKEREF_PUT_ASYNC BIT(0)
drivers/gpu/drm/i915/i915_drv.h:2296:#define I915_GEM_OBJECT_UNBIND_ACTIVE BIT(0)
drivers/gpu/drm/i915/i915_sysfs.c:65:		mask |= BIT(0);
drivers/gpu/drm/i915/i915_scheduler_types.h:59:#define I915_SCHED_HAS_SEMAPHORE_CHAIN	BIT(0)
drivers/gpu/drm/i915/i915_scheduler_types.h:70:#define I915_DEPENDENCY_ALLOC		BIT(0)
drivers/gpu/drm/i915/gt/intel_engine_types.h:425:#define EMIT_INVALIDATE	BIT(0)
drivers/gpu/drm/i915/gt/intel_engine_types.h:431:#define I915_DISPATCH_SECURE BIT(0)
drivers/gpu/drm/i915/gt/intel_engine_types.h:478:#define I915_ENGINE_USING_CMD_PARSER BIT(0)
drivers/gpu/drm/i915/gt/intel_lrc.c:3287:		regs[CTX_END] |= BIT(0);
drivers/gpu/drm/i915/gt/uc/intel_guc_fwif.h:57:#define GUC_STAGE_DESC_ATTR_ACTIVE	BIT(0)
drivers/gpu/drm/i915/gt/uc/intel_guc_reg.h:141:#define GUC_INTR_SW_INT_0		BIT(0)
drivers/gpu/drm/i915/gt/intel_ringbuffer.c:497:			mask &= ~BIT(0);
drivers/gpu/drm/i915/gt/selftest_timeline.c:45:	SHUFFLE = BIT(0),
drivers/gpu/drm/i915/gt/intel_reset.h:31:#define I915_ERROR_CAPTURE BIT(0)
drivers/gpu/drm/i915/gt/selftest_lrc.c:1508:#define BATCH BIT(0)
drivers/gpu/drm/i915/gt/selftest_lrc.c:1676:#define CHAIN BIT(0)
drivers/gpu/drm/i915/gt/selftest_lrc.c:1985:#define BOND_SCHEDULE BIT(0)
drivers/gpu/drm/i915/gt/selftest_hangcheck.c:684:#define TEST_ACTIVE	BIT(0)
drivers/gpu/drm/i915/gvt/handlers.c:1608:	if (v & BIT(0)) {
drivers/gpu/drm/i915/gvt/mmio.c:250:				    ~(BIT(0) | BIT(1));
drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c:435:		if ((BIT(0) | BIT(2)) & val)
drivers/gpu/drm/hisilicon/kirin/dw_dsi_reg.h:17:#define POWERUP                 BIT(0)
drivers/gpu/drm/hisilicon/kirin/dw_dsi_reg.h:23:#define PHY_UNSHUTDOWNZ         BIT(0)
drivers/gpu/drm/hisilicon/kirin/dw_dsi_reg.h:60:#define PHY_TXREQUESTCLKHS      BIT(0)
drivers/gpu/drm/hisilicon/kirin/kirin_ade_reg.h:19:#define AUTO_CLK_GATE_EN		BIT(0)
drivers/gpu/drm/hisilicon/kirin/kirin_ade_reg.h:78:#define FLAG_NVSYNC			BIT(0)
drivers/gpu/drm/hisilicon/kirin/kirin_ade_reg.h:90:#define LDI_EN				BIT(0)
drivers/gpu/drm/hisilicon/kirin/kirin_ade_reg.h:102:#define SOCKET_QOS_EN			BIT(0)
drivers/gpu/drm/armada/armada_510.c:89:	.settable = BIT(0) | BIT(1),
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:12:#define LR_SWAP				BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:23:#define I2S_UV_V			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:30:#define VS_EN				BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:36:#define CTS_CTRL_SOFT			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:38:#define INT_MDI				BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:55:#define STATUS_HTPLG			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:60:#define AUDIO_ZERO			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:77:#define MIX_CTRL_SRC_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:101:#define CFG1_EDG_SEL			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:134:#define NEW_GCP_CTRL			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:135:#define NEW_GCP_CTRL_MERGE		BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:198:#define HDMI_ON				BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_regs.h:219:#define DEEP_COLOR_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_cec.c:40:#define HDMI_HTPLG_INT_32K_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_cec.c:43:#define HDMI_HTPLG_INT_STA		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:16:#define RG_DSI_LDOCORE_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:29:#define RG_DSI_LNTx_LDOOUT_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:39:#define RG_DSI_LNT_INTR_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:50:#define RG_DSI_BG_CORE_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:65:#define RG_DSI_MPPLL_PLL_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:76:#define RG_DSI_MPPLL_SDM_FRA_EN		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:87:#define RG_DSI_MPPLL_SDM_PWR_ON		BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:92:#define SW_CTRL_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_mipi_tx.c:95:#define SW_LNTC_LPTX_PRE_OE		BIT(0)
drivers/gpu/drm/mediatek/mtk_disp_rdma.c:23:#define RDMA_REG_UPDATE_INT				BIT(0)
drivers/gpu/drm/mediatek/mtk_disp_rdma.c:25:#define RDMA_ENGINE_EN					BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_ddc.c:31:#define DDCM_SCL_STRECH			BIT(0)
drivers/gpu/drm/mediatek/mtk_hdmi_ddc.c:44:#define DDCM_TRI			BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:10:#define EN				BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:13:#define RST				BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:16:#define INT_VSYNC_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:21:#define INT_VSYNC_STA			BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:26:#define BG_ENABLE			BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:87:#define DDR_EN				BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:140:#define DPI_OEN_ON			BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:194:#define UV_SWAP				BIT(0)
drivers/gpu/drm/mediatek/mtk_dpi_regs.h:201:#define EMBSYNC_R_CR_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c:43:#define OD_RELAYMODE				BIT(0)
drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c:47:#define AAL_EN					BIT(0)
drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c:49:#define GAMMA_EN				BIT(0)
drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c:57:#define DITHER_NEW_BIT_MODE			BIT(0)
drivers/gpu/drm/mediatek/mtk_mt8173_hdmi_phy.c:54:#define RG_HDMITX_EN_TX_CKLDO		BIT(0)
drivers/gpu/drm/mediatek/mtk_mt8173_hdmi_phy.c:69:#define RG_HDMITX_SER_CLKDIG_INV	BIT(0)
drivers/gpu/drm/mediatek/mtk_mt8173_hdmi_phy.c:108:#define RGS_HDMITX_PLUG_TST		BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:32:#define LPRX_RD_RDY_INT_FLAG		BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:40:#define DSI_RESET			BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:90:#define RACK				BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:93:#define LC_HS_TX_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:98:#define LD0_HS_TX_EN			BIT(0)
drivers/gpu/drm/mediatek/mtk_dsi.c:125:#define VM_CMD_EN			BIT(0)
drivers/gpu/drm/exynos/regs-hdmi.h:603:#define PMU_HDMI_PHY_ENABLE_BIT		BIT(0)
drivers/gpu/drm/exynos/exynos_drm_dsi.c:235:#define DSIM_STATE_ENABLED		BIT(0)
drivers/gpu/drm/exynos/exynos_drm_drv.c:176:#define DRM_COMPONENT_DRIVER	BIT(0)	/* supports component framework */
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h:21:#define ATMEL_HLCDC_LAYER_EN			BIT(0)
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h:30:#define ATMEL_HLCDC_LAYER_DFETCH		BIT(0)
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h:44:#define ATMEL_HLCDC_LAYER_DMA_SIF		BIT(0)
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h:96:#define ATMEL_HLCDC_LAYER_CRKEY			BIT(0)
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.h:122:#define ATMEL_HLCDC_DMA_CHANNEL_DSCR_RESERVED	BIT(0)
drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_crtc.c:232:#define ATMEL_HLCDC_RGB444_OUTPUT	BIT(0)
drivers/gpu/drm/mcde/mcde_dsi.c:34:#define PRCM_DSI_SW_RESET_DSI0_SW_RESETN BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:8:#define DSI_MCTL_MAIN_DATA_CTL_LINK_EN BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:26:#define DSI_MCTL_MAIN_PHY_CTL_LANE2_EN BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:54:#define DSI_MCTL_DPHY_STATIC_SWAP_PINS_CLK BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:64:#define DSI_MCTL_MAIN_EN_PLL_START BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:75:#define DSI_MCTL_MAIN_STS_PLL_LOCK BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:106:#define DSI_CMD_MODE_STS_ERR_NO_TE BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:144:#define DSI_DIRECT_CMD_STS_CMD_TRANSMISSION BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:250:#define DSI_VID_MODE_STS_VSG_RUNNING BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:264:#define DSI_CMD_MODE_STS_CTL_ERR_NO_TE_EN BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:278:#define DSI_DIRECT_CMD_STS_CTL_CMD_TRANSMISSION_EN BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:302:#define DSI_VID_MODE_STS_CTL_VSG_RUNNING BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:329:#define DSI_CMD_MODE_STS_CLR_ERR_NO_TE_CLR BIT(0)
drivers/gpu/drm/mcde/mcde_dsi_regs.h:337:#define DSI_DIRECT_CMD_STS_CLR_CMD_TRANSMISSION_CLR BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:11:#define MCDE_PP_VCMPA BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:111:#define MCDE_OVLXCR_OVLEN BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:176:#define MCDE_OVLXCONF2_BP_CONSTANT_ALPHA BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:279:#define MCDE_CHNLXSTAT_CHNLRD BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:307:#define MCDE_CHNLXSYNCHSW_SW_TRIG BIT(0)
drivers/gpu/drm/mcde/mcde_display_regs.h:332:#define MCDE_CRX0_FLOEN BIT(0)
drivers/gpu/drm/mcde/mcde_drv.c:93:#define MCDE_CONF0_SYNCMUX0 BIT(0)
drivers/gpu/drm/aspeed/aspeed_gfx.h:58:#define CRT_CTRL_EN			BIT(0)
drivers/gpu/drm/aspeed/aspeed_gfx.h:75:#define CRT_CTRL_DAC_EN			BIT(0)
drivers/gpu/drm/stm/dw_mipi_dsi-stm.c:32:#define WCFGR_DSIM	BIT(0)		/* DSI Mode */
drivers/gpu/drm/stm/dw_mipi_dsi-stm.c:47:#define WRPCR_PLLEN	BIT(0)		/* PLL ENable */
drivers/gpu/drm/stm/ltdc.c:115:#define GCR_LTDCEN	BIT(0)		/* LTDC ENable */
drivers/gpu/drm/stm/ltdc.c:139:#define GC2R_EDCA	BIT(0)		/* External Display Control Ability  */
drivers/gpu/drm/stm/ltdc.c:146:#define SRCR_IMR	BIT(0)		/* IMmediate Reload */
drivers/gpu/drm/stm/ltdc.c:155:#define IER_LIE		BIT(0)		/* Line Interrupt Enable */
drivers/gpu/drm/stm/ltdc.c:162:#define ISR_LIF		BIT(0)		/* Line Interrupt Flag */
drivers/gpu/drm/stm/ltdc.c:167:#define LXCR_LEN	BIT(0)		/* Layer ENable */
drivers/gpu/drm/panel/panel-sitronix-st7789v.c:24:#define ST7789V_RAMCTRL_DM_RGB			BIT(0)
drivers/gpu/drm/panel/panel-sitronix-st7789v.c:55:#define ST7789V_VDVVRHEN_CMDEN			BIT(0)
drivers/gpu/drm/panel/panel-raspberrypi-touchscreen.c:125:# define DSI_LANEENABLE_CLOCK		BIT(0)
drivers/gpu/drm/panel/panel-sitronix-st7701.c:79:#define DSI_PWCTLR1_APOS		BIT(0) /* Source OP output bias, min */
drivers/gpu/drm/panel/panel-novatek-nt39016.c:48:#define NT39016_SYSTEM_RESET_N	BIT(0)
drivers/gpu/drm/panel/panel-arm-versatile.c:62:#define IB2_CTRL_LCD_BL_ON		BIT(0)
drivers/gpu/drm/panel/panel-arm-versatile.c:63:#define IB2_CTRL_LCD_MASK		(BIT(0)|BIT(1))
drivers/gpu/drm/panel/panel-tpo-td043mtea1.c:27:#define TPO_R03_NSTANDBY		BIT(0)
drivers/gpu/drm/panel/panel-tpo-td043mtea1.c:35:#define TPO_R04_NFLIP_H			BIT(0)
drivers/gpu/drm/panel/panel-tpo-tpg110.c:38:#define TPG110_CTRL2_PM			BIT(0)
drivers/gpu/drm/panel/panel-ilitek-ili9322.c:65:#define ILI9322_ENTRY_HDIR		BIT(0)
drivers/gpu/drm/panel/panel-ilitek-ili9322.c:88:#define ILI9322_POW_CTRL_STB		BIT(0) /* 0 = standby, 1 = normal */
drivers/gpu/drm/panel/panel-ilitek-ili9322.c:116:#define ILI9322_POL_DCLK		BIT(0) /* 1 default */
drivers/gpu/drm/panel/panel-ilitek-ili9322.c:137:#define ILI9322_IF_CTRL_LINE_INVERSION	BIT(0) /* Not set means frame inv */
drivers/gpu/drm/arm/display/komeda/komeda_dev.h:139:	KOMEDA_MODE_DISP0	= BIT(0),
drivers/gpu/drm/arm/display/komeda/komeda_format_caps.h:30:#define KOMEDA_FMT_RICH_LAYER		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:45:#define BLK_CTRL_EN		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:55:#define AD_AEN			BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:83:#define GLB_IRQ_STATUS_GCU	BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:113:#define GCU_IRQ_CVAL0		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:126:#define GCU_CONFIG_CVAL		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:129:#define PERIPH_MAX_LINE_SIZE	BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:201:#define CBU_INPUT_CTRL_EN	BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:229:#define CU_CTRL_COPROC		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:236:#define CU_STATUS_CPE		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:242:#define CU_INPUT_CTRL_EN	BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:256:#define DOU_STATUS_DRIFTTO	BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:277:#define L_EN			BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:315:#define AxCACHE_B		BIT(0)	/* Bufferable */
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:321:#define L_INFO_RF		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:340:#define SC_CTRL_SCL		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:385:#define BS_CTRL_EN		BIT(0)
drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h:419:#define IPS_CTRL_RGB		BIT(0)
drivers/gpu/drm/arm/malidp_hw.h:27:	DE_VIDEO1 = BIT(0),
drivers/gpu/drm/arm/malidp_hw.h:94:#define MALIDP_REGMAP_HAS_CLEARIRQ				BIT(0)
drivers/gpu/drm/arm/malidp_hw.h:133:#define MALIDP_DEVICE_LV_HAS_3_STRIDES	BIT(0)
drivers/gpu/drm/arm/malidp_regs.h:271:#define MALIDP_AD_EN                    BIT(0)
drivers/gpu/drm/bridge/tc358764.c:124:#define SYS_RST_I2CS		BIT(0) /* Reset I2C-Slave controller */
drivers/gpu/drm/bridge/tc358764.c:136:#define LANEENABLE_CLEN		BIT(0)
drivers/gpu/drm/bridge/tc358764.c:143:#define LV_CFG_LVEN		BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:59:#define LINK_EN				BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:81:#define PLL_START			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:92:#define DPHY_CMN_PSO			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:128:#define PLL_LOCKED			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:160:#define DSC_MODE_EN			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:163:#define DSC_SEND_PPS			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:180:#define ARB_ROUND_ROBIN_MODE		BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:190:#define CSM_RUNNING			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:223:#define SENDING_CMD			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:250:#define ERR_FIXED			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:345:#define VSG_RUNNING			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:365:#define TVG_RUN				BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:389:#define TVG_STS_RUNNING			BIT(0)
drivers/gpu/drm/bridge/cdns-dsi.c:399:#define PIXEL_BUF_OVERFLOW		BIT(0)
drivers/gpu/drm/bridge/sii9234.c:104:#define SINGLE_ATT			BIT(0)
drivers/gpu/drm/bridge/adv7511/adv7511.h:118:#define ADV7511_INT1_CEC_RX_READY1		BIT(0)
drivers/gpu/drm/bridge/adv7511/adv7511.h:120:#define ADV7511_ARC_CTRL_POWER_DOWN		BIT(0)
drivers/gpu/drm/bridge/adv7511/adv7511.h:122:#define ADV7511_CEC_CTRL_POWER_DOWN		BIT(0)
drivers/gpu/drm/bridge/adv7511/adv7511.h:170:#define ADV7511_PACKET_ENABLE_SPARE1		BIT(0)
drivers/gpu/drm/bridge/adv7511/adv7511.h:178:#define ADV7511_REG_POWER2_GATE_INPUT_CLK	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:42:#define BIT_SYS_CTRL1_OTPAMUTEOVR_SET		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:63:#define BIT_DCTL_TCLKNX_PHASE			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:74:#define BIT_PWD_SRST_SW_RST			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:94:#define BIT_VID_OVRRD_ENDOWNSAMPLE_OVRRD	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:129:#define BIT_CTRL1_GPIO_OEN_6			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:139:#define BIT_INTR_STATE_INTR_STATE		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:165:#define BIT_INTR_SCDT_CHANGE			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:176:#define BIT_HPD_CTRL_GPIO_OEN_0			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:187:#define BIT_CTRL_GPIO_OEN_2			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:210:#define BIT_TMDS_CTRL4_TX_EN_BY_SCDT		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:221:#define BIT_BIST_EN				BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:250:#define BIT_LM_DDC_DDC_GPU_REQUEST		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:261:#define BIT_DDC_MANUAL_IO_DSCL			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:288:#define BIT_DDC_STATUS_DDC_FIFO_WRITE_IN_USE	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:318:#define BIT_TEST_TXCTRL_TST_PLLCK		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:336:#define BIT_UTSRST_HRX_SRST			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:343:#define BIT_HRXCTRL3_HRX_STAY_RESET		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:373:#define BIT_TTXINTL_TTX_INTR0			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:384:#define BIT_TTXINTH_TTX_INTR8			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:411:#define BIT_TDM_INTR_SYNC_DATA			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:423:#define BIT_HTXCTRL_HTX_DRVRST1			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:440:#define BIT_FCGC_HSIC_ENABLE			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:470:#define BIT_TDMLLCTL_TTX_LL_SEL_MODE		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:479:#define BIT_TMDS_CLK_EN_CLK_EN			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:484:#define BIT_TMDS_CH_EN_CH12_EN			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:520:#define BIT_PKT_FILTER_0_DROP_GCP_PKT		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:529:#define BIT_PKT_FILTER_1_DROP_VSIF_PKT		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:539:#define BIT_TMDS_CSTAT_P3_CKDT			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:548:#define BIT_RX_HDMI_CTRL0_RX_HDMI_HDMI_MODE	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:555:#define BIT_RX_HDMI_CTRL2_VSI_MON_SEL_VSI	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:569:#define BIT_RX_HDMI_CLR_BUFFER_VSI_CLR_EN	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:598:#define BIT_TPI_CBUS_START_GET_DEVCAP_START	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:609:#define BIT_EDID_CTRL_EDID_MODE_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:634:#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_SEL	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:657:#define BIT_GENCTL_EMSC_EN			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:676:#define BIT_SPIBURSTSTAT_EMSC_NORMAL_MODE	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:687:#define BIT_EMSCINTR_SPI_DVLD		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:700:#define BIT_EMSCINTR1_EMSC_TRAINING_COMMA_ERR	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:704:#define BIT_EMSCINTRMASK1_EMSC_INTRMASK1_0	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:769:#define BIT_MHL_PLL_CTL0_ZONE_MASK_OE		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:816:#define BIT_MHL_COC_CTL3_COC_AECHO_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:831:#define BIT_MHL_DOC_CTL0_DOC_RXBIAS_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:840:#define BIT_MHL_DP_CTL6_DP_PRE_POST_SEL		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:871:#define BIT_HDCP2X_POLL_CS_HDCP2X_DIS_POLL_EN	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:888:#define BIT_HDCP2X_CTRL_0_HDCP2X_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:896:#define BIT_HDCP2X_CTRL_1_HDCP2X_REAUTH_SW	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:904:#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_RCVID_RD	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:938:#define BIT_M3_CTRL_MHL3_MASTER_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:953:#define BIT_M3_P0CTRL_MHL3_P0_PORT_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:962:#define BIT_M3_SCTRL_MHL3_SCRAMBLER_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1024:#define BIT_TPI_SC_TPI_OUTPUT_MODE_0_HDMI	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1038:#define BIT_TPI_COPP_DATA1_COPP_CONNTYPE_1	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1047:#define BIT_TPI_COPP_DATA2_COPP_PROTLEVEL	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1060:#define BIT_TPI_INTR_ST0_READ_BKSV_ERR_STAT	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1192:#define BIT_COC_PLL_LOCK_STATUS_CHANGE		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1293:#define BIT_MDT_RCV_CTRL_MDT_RFIFO_CLR_CUR	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1307:#define BIT_MDT_XMIT_CTRL_XFIFO_CLR_CUR		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1325:#define BIT_MDT_RFIFO_DATA_RDY			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1334:#define BIT_MDT_RCV_TIMEOUT			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1353:#define BIT_CBUS_STATUS_CBUS_CONNECTED		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1364:#define BIT_CBUS_CNX_CHG			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1418:#define BIT_MSC_COMMAND_START_PEER		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1454:#define BIT_CBUS3_CNVT_CBUS3CNVT_EN		BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1462:#define BIT_DISC_CTRL1_DISC_EN			BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1482:#define BIT_DISC_CTRL8_DELAY_CBUS_INTR_EN	BIT(0)
drivers/gpu/drm/bridge/sil-sii8620.h:1492:#define BIT_DISC_CTRL9_VBUS_OUTPUT_CAPABILITY_SRC BIT(0)
drivers/gpu/drm/bridge/analogix/analogix_dp_core.h:124:	DP_IRQ_TYPE_HP_CABLE_IN  = BIT(0),
drivers/gpu/drm/bridge/tc358767.c:71:#define VFUEN				BIT(0)   /* Video Frame Timing Upload */
drivers/gpu/drm/bridge/tc358767.c:109:#define DP_EN				BIT(0)   /* Enable DPTX function */
drivers/gpu/drm/bridge/tc358767.c:158:#define AUX_BUSY		BIT(0)
drivers/gpu/drm/bridge/tc358767.c:174:#define DP0_SRCCTRL_AUTOCORRECT		BIT(0)
drivers/gpu/drm/bridge/tc358767.c:197:#define PHY_M0_EN			BIT(0)   /* PHY Main Channel0 Enable */
drivers/gpu/drm/bridge/tc358767.c:205:#define PLLEN				BIT(0)
drivers/gpu/drm/bridge/ti-sn65dsi86.c:29:#define  DPPLL_CLK_SRC_DSICLK			BIT(0)
drivers/gpu/drm/bridge/ti-sn65dsi86.c:54:#define  HPD_DISABLE				BIT(0)
drivers/gpu/drm/bridge/ti-sn65dsi86.c:61:#define  AUX_CMD_SEND				BIT(0)
drivers/gpu/drm/bridge/ti-sn65dsi86.c:72:#define  ML_TX_NORMAL_MODE			BIT(0)
drivers/gpu/drm/bridge/sii902x.c:61:#define SII902X_SYS_CTRL_OUTPUT_MODE		BIT(0)
drivers/gpu/drm/bridge/sii902x.c:144:#define SII902X_HOTPLUG_EVENT			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:29:#define SP_SW_MAN_RST			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:34:#define SP_TMDS_DE_DET			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:39:#define SP_HDMI_DET			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:46:#define SP_VID_MUTE			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:50:#define SP_PWDN_CTRL			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:61:#define SP_AAC_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:82:#define SP_SW_INTR			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:85:#define SP_AUDIO_SAMPLE_CHG		BIT(0)	/* undocumented */
drivers/gpu/drm/bridge/analogix-anx78xx.h:87:#define SP_AUD_MODE_CHG			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:89:#define SP_AUDIO_RCV			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:95:#define SP_NEW_CP_PKT			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:114:#define SP_PD_RT			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:166:#define SP_DIGITAL_CKDT_EN		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:217:#define SP_SET_AVMUTE			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:236:#define SP_KSVLIST_VLD			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:238:#define SP_HDCP_FUNCTION_ENABLED	(BIT(0) | BIT(1) | BIT(2) | BIT(3))
drivers/gpu/drm/bridge/analogix-anx78xx.h:300:#define SP_AUD_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:315:#define SP_SPD_IF_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:337:#define SP_DRVIE_CURRENT_LEVEL1		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:349:#define SP_LT_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:362:#define SP_AUTO_POLLING_DISABLE		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:369:#define SP_PRBS31_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:380:#define SP_CH0_PD			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:397:#define SP_M_GEN_CLK_SEL		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:434:#define SP_AUX_EN			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:438:#define SP_INFO_FRAME_VSC_EN		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:488:#define SP_HW_RST			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:494:#define SP_I2C_REG_RST			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:501:#define SP_DEMUX			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:528:#define SP_CSPACE_R2Y			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:537:#define SP_DOWN_SAMPLE			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:541:#define SP_VID_VRES_TH			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:600:#define SP_ENABLE_BIT_CTRL		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:623:#define SP_AUDIO_LAYOUT			BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:648:#define SP_HDCP_AUTH_DONE		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:650:#define SP_HDCP_LINK_CHECK_FAIL		BIT(0)
drivers/gpu/drm/bridge/analogix-anx78xx.h:658:#define SP_HPD_PLUG			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-hdmi-ahb-audio.c:29:	HDMI_AHB_DMA_START_START = BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-hdmi-ahb-audio.c:30:	HDMI_AHB_DMA_STOP_STOP = BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-hdmi-ahb-audio.c:36:	HDMI_IH_MUTE_AHBDMAAUD_STAT0_BUFFEMPTY = BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-hdmi-ahb-audio.c:49:	HDMI_IH_AHBDMAAUD_STAT0_BUFFEMPTY = BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-hdmi-ahb-audio.c:60:	HDMI_AHB_DMA_CONF0_BURST_MODE = BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:39:#define POWERUP				BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:62:#define DATAEN_ACTIVE_LOW		BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:78:#define EOTP_TX_EN			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:84:#define ENABLE_CMD_MODE			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:128:#define TEAR_FX_EN			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:153:#define GEN_CMD_EMPTY			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:167:#define PHY_TXREQUESTCLKHS		BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:188:#define PHY_UNSHUTDOWNZ			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:199:#define PHY_LOCK			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c:204:#define PHY_TESTCLR			BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-hdmi.h:1103:#define HDMI_3D_TX_PHY_MSM_CTRL_SCOPE_CK_SEL		BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-hdmi.h:1115:#define HDMI_3D_TX_PHY_PTRPT_ENBL_REFCLK_ENB		BIT(0)
drivers/gpu/drm/bridge/synopsys/dw-hdmi-cec.c:26:	CEC_CTRL_START		= BIT(0),
drivers/gpu/drm/bridge/synopsys/dw-hdmi-cec.c:33:	CEC_STAT_DONE		= BIT(0),
drivers/gpu/drm/drm_mipi_dbi.c:37:#define DCS_POWER_MODE_RESERVED_MASK		(BIT(0) | BIT(1) | BIT(7))
drivers/gpu/drm/drm_mipi_dbi.c:859:					*dst++ = (src[7] << 1) | BIT(0);
drivers/gpu/drm/drm_mipi_dbi.c:869:					*dst++ = (src[6] << 1) | BIT(0);
drivers/gpu/drm/etnaviv/etnaviv_iommu_v2.c:19:#define MMUv2_PTE_PRESENT		BIT(0)
drivers/gpu/drm/rcar-du/rcar_du_drv.c:41:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:47:			.possible_crtcs = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:51:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:63:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:69:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:84:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:91:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:99:			.possible_crtcs = BIT(0) | BIT(1),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:111:	.channels_mask = BIT(2) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:126:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:138:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:144:			.possible_crtcs = BIT(0) | BIT(1),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:148:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:157:	.lvds_clk_mask =  BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:164:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:171:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:175:			.possible_crtcs = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:187:	.channels_mask = BIT(2) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:194:			.possible_crtcs = BIT(2) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:198:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:215:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:222:			.possible_crtcs = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:226:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:238:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:242:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:257:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:264:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:280:	.channels_mask = BIT(3) | BIT(2) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:299:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:313:	.channels_mask = BIT(2) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:328:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:342:	.channels_mask = BIT(3) | BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:357:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:371:	.channels_mask = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:375:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:379:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:390:	.channels_mask = BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:397:			.possible_crtcs = BIT(0) | BIT(1),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:401:			.possible_crtcs = BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_drv.c:410:	.lvds_clk_mask =  BIT(1) | BIT(0),
drivers/gpu/drm/rcar-du/rcar_du_group.c:47:	if (rgrp->channels_mask & BIT(0))
drivers/gpu/drm/rcar-du/rcar_du_drv.h:27:#define RCAR_DU_FEATURE_CRTC_IRQ_CLOCK	BIT(0)	/* Per-CRTC IRQ and clock */
drivers/gpu/drm/rcar-du/rcar_du_drv.h:32:#define RCAR_DU_QUIRK_ALIGN_128B	BIT(0)	/* Align pitches to 128 bytes */
drivers/gpu/drm/rcar-du/rcar_lvds.c:39:#define RCAR_LVDS_QUIRK_LANES		BIT(0)	/* LVDS lanes 1 and 3 inverted */
drivers/gpu/drm/sun4i/sun8i_vi_scaler.h:54:#define SUN8I_SCALER_VSU_CTRL_EN		BIT(0)
drivers/gpu/drm/sun4i/sun8i_ui_layer.h:38:#define SUN8I_MIXER_CHAN_UI_LAYER_ATTR_EN		BIT(0)
drivers/gpu/drm/sun4i/sun4i_backend.h:34:#define SUN4I_BACKEND_MODCTL_DEBE_EN			BIT(0)
drivers/gpu/drm/sun4i/sun4i_backend.h:61:#define SUN4I_BACKEND_REGBUFFCTL_LOADCTL		BIT(0)
drivers/gpu/drm/sun4i/sun4i_backend.h:75:#define SUN4I_BACKEND_ATTCTL_REG0_LAY_GLBALPHA_EN	BIT(0)
drivers/gpu/drm/sun4i/sun4i_backend.h:128:#define SUN4I_BACKEND_IYUVCTL_EN			BIT(0)
drivers/gpu/drm/sun4i/sun4i_backend.h:146:#define SUN4I_BACKEND_OCCTL_ENABLE			BIT(0)
drivers/gpu/drm/sun4i/sun8i_ui_scaler.h:35:#define SUN8I_SCALER_GSU_CTRL_EN		BIT(0)
drivers/gpu/drm/sun4i/sun4i_tcon.h:21:#define SUN4I_TCON_GCTL_IOMAP_MASK			BIT(0)
drivers/gpu/drm/sun4i/sun4i_tcon.h:88:#define SUN4I_TCON0_CPU_IF_TRI_EN			BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:23:#define SUN4I_HDMI_IRQ_STA_FIFO_UF		BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:26:#define SUN4I_HDMI_HPD_HIGH			BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:43:#define SUN4I_HDMI_VID_TIMING_POL_HSYNC		BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:74:#define SUN4I_HDMI_PAD_CTRL1_INVERT_B		BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:113:#define SUN4I_HDMI_DDC_CTRL_RESET		BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:129:#define SUN4I_HDMI_DDC_INT_STATUS_TRANSFER_COMPLETE		BIT(0)
drivers/gpu/drm/sun4i/sun4i_hdmi.h:166:#define SUN6I_HDMI_DDC_CTRL_ENABLE		BIT(0)
drivers/gpu/drm/sun4i/sun8i_csc.h:22:#define SUN8I_CSC_CTRL_EN		BIT(0)
drivers/gpu/drm/sun4i/sun8i_mixer.h:24:#define SUN8I_MIXER_GLOBAL_CTL_RT_EN		BIT(0)
drivers/gpu/drm/sun4i/sun8i_mixer.h:26:#define SUN8I_MIXER_GLOBAL_DBUFF_ENABLE		BIT(0)
drivers/gpu/drm/sun4i/sun8i_dw_hdmi.h:18:#define SUN8I_HDMI_PHY_DBG_CTRL_PX_LOCK		BIT(0)
drivers/gpu/drm/sun4i/sun8i_dw_hdmi.h:62:#define SUN8I_HDMI_PHY_ANA_CFG1_ENBI		BIT(0)
drivers/gpu/drm/sun4i/sun8i_dw_hdmi.h:95:#define SUN8I_HDMI_PHY_ANA_CFG3_SCLEN		BIT(0)
drivers/gpu/drm/sun4i/sun8i_dw_hdmi.h:139:#define SUN8I_HDMI_PHY_PLL_CFG3_SOUT_DIV2	BIT(0)
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:36:#define SUN6I_DSI_CTL_EN			BIT(0)
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:43:#define SUN6I_DSI_BASIC_CTL_VIDEO_BURST		BIT(0)
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:49:#define SUN6I_DSI_BASIC_CTL0_INST_ST		BIT(0)
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:55:#define SUN6I_DSI_BASIC_CTL1_VIDEO_MODE		BIT(0)
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:208:	[0] = (BIT(0) | BIT(1) | BIT(2) | BIT(4) | BIT(5) | BIT(7) | BIT(10) |
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:211:	[1] = (BIT(0) | BIT(1) | BIT(3) | BIT(4) | BIT(6) | BIT(8) | BIT(10) |
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:214:	[2] = (BIT(0) | BIT(2) | BIT(3) | BIT(5) | BIT(6) | BIT(9) | BIT(11) |
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c:1044:	dsi->encoder.possible_crtcs = BIT(0);
drivers/gpu/drm/sun4i/sun8i_vi_layer.h:32:#define SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN		BIT(0)
drivers/gpu/drm/sun4i/sun4i_frontend.h:13:#define SUN4I_FRONTEND_EN_EN				BIT(0)
drivers/gpu/drm/sun4i/sun4i_frontend.h:19:#define SUN4I_FRONTEND_FRM_CTRL_REG_RDY			BIT(0)
drivers/gpu/drm/sun4i/sun4i_tv.c:30:#define SUN4I_TVE_EN_ENABLE			BIT(0)
drivers/gpu/drm/sun4i/sun4i_tv.c:107:#define SUN4I_TVE_12C_COMP_YUV_EN		BIT(0)
drivers/gpu/drm/imx/imx-tve.c:69:#define TVE_EN			BIT(0)
drivers/gpu/drm/imx/imx-tve.c:84:#define TVE_CD_EN		BIT(0)
drivers/gpu/drm/imx/imx-tve.c:90:#define TVE_CD_LM_IEN		BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:65:# define V3D_HUB_INT_TFUF                              BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:68:# define V3D_GCA_CACHE_CTRL_FLUSH                      BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:71:# define V3D_GCA_SAFE_SHUTDOWN_EN                      BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:84:# define V3D_TOP_GR_BRIDGE_SW_INIT_0_V3D_CLK_108_SW_INIT BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:87:# define V3D_TOP_GR_BRIDGE_SW_INIT_1_V3D_CLK_108_SW_INIT BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:96:# define V3D_TFU_CS_BUSY                               BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:111:# define V3D_TFU_ICFG_IOC                              BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:144:# define V3D_MMUC_CONTROL_ENABLE                       BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:164:# define V3D_MMU_CTL_ENABLE                            BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:230:# define V3D_MISCCFG_OVRTMUOUT                         BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:235:# define V3D_L2CACTL_L2CENA                            BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:258:# define V3D_L2TCACTL_L2TFLS                           BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:277:# define V3D_INT_FRDONE                                BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:324:# define V3D_CLE_QCFG_MCDIS                            BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:333:# define V3D_PTB_BXCF_CLIPDISA                         BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:376:# define V3D_GMP_STATUS_VIO                            BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:382:# define V3D_GMP_CFG_PROT_ENABLE                       BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:397:# define V3D_CSD_STATUS_HAVE_QUEUED_DISPATCH           BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:477:# define V3D_ERR_FDBGS_EZTEST_IP_QSTALL                BIT(0)
drivers/gpu/drm/v3d/v3d_regs.h:495:# define V3D_ERR_VPAEABB                               BIT(0)
drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.h:51:#define DCU_SYN_POL_INV_HS_LOW		BIT(0)
drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.h:62:#define DCU_INT_STATUS_VSYNC		BIT(0)
drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.h:86:#define DCU_INT_MASK_VSYNC		BIT(0)
drivers/gpu/drm/sti/sti_mixer.c:45:#define GAM_CTL_BACK_MASK  BIT(0)
drivers/gpu/drm/sti/sti_hda.c:48:#define CFG_AWG_ASYNC_EN                BIT(0)
drivers/gpu/drm/sti/sti_hdmi.c:96:#define HDMI_CFG_DEVICE_EN              BIT(0)
drivers/gpu/drm/sti/sti_hdmi.c:107:#define HDMI_INT_GLOBAL                 BIT(0)
drivers/gpu/drm/sti/sti_hdmi.c:134:#define HDMI_AUD_CFG_8CH		BIT(0)
drivers/gpu/drm/sti/sti_hdmi.c:148:#define HDMI_SAMPLE_FLAT_SP0 BIT(0)
drivers/gpu/drm/sti/sti_hdmi_tx3g4c28phy.c:16:#define HDMI_SRZ_CFG_EN                          BIT(0)
drivers/gpu/drm/sti/sti_hdmi_tx3g4c28phy.c:32:#define PLL_CFG_EN                               BIT(0)
drivers/gpu/drm/sti/sti_hqvdp.c:73:#define SW_RESET_CTRL_FULL      BIT(0)
drivers/gpu/drm/sti/sti_hqvdp.c:77:#define STARTUP_CTRL1_RST_DONE  BIT(0)
drivers/gpu/drm/sti/sti_vtg.c:63:#define VTG_IRQ_BOTTOM      BIT(0)
drivers/gpu/drm/sti/sti_vid.c:35:#define VID_CTL_PSI_ENABLE      (BIT(2) | BIT(1) | BIT(0))
drivers/gpu/drm/sti/sti_dvo.c:32:#define DVO_AWG_CTRL_EN           BIT(0)
drivers/gpu/drm/sti/sti_dvo.c:35:#define DVO_DOF_EN_LOWBYTE        BIT(0)
drivers/gpu/drm/sti/sti_gdp.c:72:#define GAM_GDP_PPT_IGNORE      (BIT(1) | BIT(0))
drivers/gpu/drm/sti/sti_tvout.c:62:#define TVO_IN_FMT_SIGNED                BIT(0)
drivers/gpu/drm/sti/sti_tvout.c:102:#define ENCODER_CRTC_MASK                (BIT(0) | BIT(1))
drivers/gpu/drm/pl111/pl111_versatile.c:134:#define SYS_CLCD_MODE_MASK		(BIT(0)|BIT(1))
drivers/gpu/drm/pl111/pl111_versatile.c:136:#define SYS_CLCD_MODE_5551		BIT(0)
drivers/gpu/drm/pl111/pl111_versatile.c:138:#define SYS_CLCD_MODE_565_B_LSB		(BIT(0)|BIT(1))
drivers/gpu/drm/tve200/tve200_drm.h:43:#define TVE200_INT_Y_FIFO_UNDERRUN	BIT(0)
drivers/gpu/drm/tve200/tve200_drm.h:96:#define TVE200_TVEEN			BIT(0) /* Enable TVE block */
drivers/gpu/drm/tve200/tve200_drm.h:102:#define TVE200_CTRL_4_RESET		BIT(0) /* triggers reset of TVE200 */
drivers/gpu/drm/panfrost/panfrost_regs.h:16:#define   GROUPS_L2_COHERENT		BIT(0)	/* Cores groups are l2 coherent */
drivers/gpu/drm/panfrost/panfrost_regs.h:26:#define   GPU_IRQ_FAULT			BIT(0)
drivers/gpu/drm/panfrost/panfrost_regs.h:91:#define   COHERENCY_ACE_LITE		BIT(0)
drivers/gpu/drm/panfrost/panfrost_regs.h:196:#define TC_CLOCK_GATE_OVERRIDE		BIT(0)
drivers/gpu/drm/panfrost/panfrost_regs.h:199:#define JM_TIMESTAMP_OVERRIDE		BIT(0)
drivers/gpu/drm/meson/meson_viu.h:37:#define OSD_INTERLACE_ODD	BIT(0)
drivers/gpu/drm/meson/meson_viu.h:42:#define OSD_BLK0_ENABLE		BIT(0)
drivers/gpu/drm/meson/meson_registers.h:141:#define		VIU_SW_RESET_OSD1               BIT(0)
drivers/gpu/drm/meson/meson_registers.h:148:#define		VIU_OSD1_OSD_BLK_ENABLE         BIT(0)
drivers/gpu/drm/meson/meson_registers.h:243:#define VIU_OSD_DDR_PRIORITY_URGENT      BIT(0)
drivers/gpu/drm/meson/meson_registers.h:738:#define		VENC_UPSAMPLE_CTRL_F0_2_CLK_RATIO        BIT(0)
drivers/gpu/drm/meson/meson_registers.h:977:#define		ENCI_VIDEO_EN_ENABLE            BIT(0)
drivers/gpu/drm/meson/meson_registers.h:1007:#define		ENCI_VFIFO2VD_CTL_ENABLE        BIT(0)
drivers/gpu/drm/meson/meson_registers.h:1071:#define		VENC_VDAC_DAC0_FILT_CTRL0_EN    BIT(0)
drivers/gpu/drm/meson/meson_registers.h:1477:#define		VPU_HDMI_ENCI_DATA_TO_HDMI      BIT(0)
drivers/gpu/drm/meson/meson_dw_hdmi.c:924:	encoder->possible_crtcs = BIT(0);
drivers/gpu/drm/meson/meson_viu.c:102:	writel_bits_relaxed(BIT(0), csc_on ? BIT(0) : 0,
drivers/gpu/drm/meson/meson_viu.c:152:		writel_bits_relaxed(BIT(0), csc_on ? BIT(0) : 0,
drivers/gpu/drm/meson/meson_venc_cvbs.c:288:	encoder->possible_crtcs = BIT(0);
drivers/gpu/drm/meson/meson_vclk.c:65:#define VCLK2_DIV1_EN		BIT(0)
drivers/gpu/drm/meson/meson_vclk.c:79:#define VCLK_DIV1_EN		BIT(0)
drivers/gpu/drm/meson/meson_vclk.c:85:#define CTS_ENCI_EN		BIT(0)
drivers/gpu/drm/meson/meson_overlay.c:33:#define VD_ENABLE			BIT(0)
drivers/gpu/drm/meson/meson_overlay.c:57:#define VD_VERT_FMT_EN			BIT(0)
drivers/gpu/drm/meson/meson_dw_hdmi.h:97:#define HDMITX_TOP_INTR_CORE		BIT(0)
drivers/base/power/power.h:26:#define WAKE_IRQ_DEDICATED_ALLOCATED	BIT(0)
drivers/base/firmware_loader/firmware.h:34:	FW_OPT_UEVENT =         BIT(0),
drivers/video/fbdev/tridentfb.c:184:#define DDC_SDA_TGUI		BIT(0)
drivers/video/fbdev/tridentfb.c:223:#define DDC_SDA_IN	BIT(0)
drivers/video/fbdev/kyro/STG4000InitDevice.c:255:	CLEAR_BIT(0);
drivers/video/fbdev/kyro/STG4000InitDevice.c:260:	CLEAR_BIT(0);
drivers/video/fbdev/kyro/STG4000InitDevice.c:317:	tmp = ((STG_READ_REG(Thread0Enable)) | SET_BIT(0));
drivers/video/fbdev/kyro/STG4000InitDevice.c:321:	tmp = ((STG_READ_REG(Thread1Enable)) | SET_BIT(0));
drivers/video/fbdev/kyro/STG4000VTG.c:43:	tmp = (STG_READ_REG(DACSyncCtrl)) | SET_BIT(0) | SET_BIT(2);
drivers/video/fbdev/kyro/STG4000VTG.c:54:	CLEAR_BIT(0);
drivers/video/fbdev/kyro/STG4000Ramdac.c:132:	CLEAR_BIT(0);
drivers/video/fbdev/kyro/STG4000Ramdac.c:152:	tmp = (STG_READ_REG(DACStreamCtrl)) & ~SET_BIT(0);
drivers/video/fbdev/kyro/STG4000Ramdac.c:161:	tmp = (STG_READ_REG(DACStreamCtrl)) | SET_BIT(0);
drivers/video/fbdev/omap2/omapfb/displays/panel-tpo-td043mtea1.c:26:#define TPO_R03_NSTANDBY	BIT(0)
drivers/video/fbdev/omap2/omapfb/displays/panel-tpo-td043mtea1.c:34:#define TPO_R04_NFLIP_H		BIT(0)
drivers/video/fbdev/da8xx-fb.c:41:#define LCD_FRAME_DONE			BIT(0)
drivers/video/fbdev/da8xx-fb.c:53:#define LCD_DUAL_FRAME_BUFFER_ENABLE	BIT(0)
drivers/video/fbdev/da8xx-fb.c:73:#define LCD_RASTER_ENABLE		BIT(0)
drivers/video/fbdev/da8xx-fb.c:78:#define LCD_V2_CORE_CLK_EN		BIT(0)
drivers/video/fbdev/da8xx-fb.c:872:		if (stat & BIT(0)) {
drivers/video/backlight/pm8941-wled.c:24:#define  PM8941_WLED_REG_SYNC_LED1		BIT(0)
drivers/video/backlight/lp8788_bl.c:20:#define LP8788_BL_EN			BIT(0)
drivers/video/backlight/pandora_bl.c:27:#define PWM0_CLK_ENABLE		BIT(0)
drivers/scsi/fnic/fnic.h:68:#define FNIC_IO_INITIALIZED             BIT(0)
drivers/scsi/fnic/fnic.h:115:#define __FNIC_FLAGS_FWRESET		BIT(0) /* fwreset in progress */
drivers/scsi/qedi/qedi_nvm_iscsi_cfg.h:101:#define NVM_ISCSI_CFG_GEN_CHAP_ENABLED                 BIT(0)
drivers/scsi/qedi/qedi_nvm_iscsi_cfg.h:139:#define NVM_ISCSI_CFG_INITIATOR_IP_VERSION_PRIORITY_V6     BIT(0)
drivers/scsi/qedi/qedi_nvm_iscsi_cfg.h:147:#define NVM_ISCSI_CFG_TARGET_ENABLED            BIT(0)
drivers/scsi/qedi/qedi_nvm_iscsi_cfg.h:176:#define NVM_ISCSI_CFG_BLK_CTRL_FLAG_IS_NOT_EMPTY    BIT(0)
drivers/scsi/hisi_sas/hisi_sas_v2_hw.c:1334:		if (!(reg_val & BIT(0))) {
drivers/scsi/hisi_sas/hisi_sas_v2_hw.c:3000:	{ .msk = BIT(0), .msg = "IOST_AXI_W_ERR" },
drivers/scsi/hisi_sas/hisi_sas_v3_hw.c:1949:	{ .msk = BIT(0), .msg = "IOST_AXI_W_ERR" },
drivers/scsi/pcmcia/nsp_cs.c:111:#define NSP_DEBUG_QUEUECOMMAND		BIT(0)
drivers/scsi/pcmcia/nsp_cs.c:463:	if ((data->ScsiClockDiv & (BIT(0)|BIT(1))) == CLOCK_20M) {
drivers/scsi/pcmcia/nsp_cs.c:666:		if (tmp & BIT(0)) {
drivers/scsi/pcmcia/nsp_cs.c:764:			res &= ~(BIT(1)|BIT(0)); /* align 4 */
drivers/scsi/pcmcia/nsp_cs.c:772:			res &= ~(BIT(1)|BIT(0)); /* align 4 */
drivers/scsi/pcmcia/nsp_cs.c:863:			res &= ~(BIT(1)|BIT(0)); /* align 4 */
drivers/scsi/pcmcia/nsp_cs.c:871:			res &= ~(BIT(1)|BIT(0)); /* align 4 */
drivers/scsi/pcmcia/nsp_cs.h:40:#  define IRQCONTROL_RESELECT_CLEAR     BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:52:#  define IRQSTATUS_SCSI  BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:58:#  define IF_IFSEL    BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:84:#  define POWER_ON BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:87:#  define SCSI_PHASE_CHANGE_EI BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:93:#  define LATCHED_MSG      BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:105:#  define SCSI_SEL         BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:117:#  define ARBIT_GO         BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:121:/*#  define ARBIT_GO        BIT(0)*/
drivers/scsi/pcmcia/nsp_cs.h:130:#  define CLEAR_COMMAND_POINTER BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:137:#  define POINTER_CLEAR      BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:149:#  define MODE_MEM8   BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:171:#  define TPL_ROM_WRITE_EN BIT(0)
drivers/scsi/pcmcia/nsp_cs.h:186:#define S_MESSAGE	BIT(0)    /* Message line from SCSI bus      */
drivers/scsi/nsp32.h:83:# define IRQSTATUS_LATCHED_MSG      BIT(0)
drivers/scsi/nsp32.h:114:# define CB_MMIO_MODE        BIT(0)
drivers/scsi/nsp32.h:145:# define SREQSMPLRATE_RATE0 BIT(0)
drivers/scsi/nsp32.h:153:# define BUSCTL_SEL         BIT(0)
drivers/scsi/nsp32.h:163:# define ACK_COUNTER_CLR       BIT(0)
drivers/scsi/nsp32.h:177:# define BUSMON_MSG BIT(0)
drivers/scsi/nsp32.h:189:# define PARITY_CHECK_ENABLE BIT(0)
drivers/scsi/nsp32.h:192://# define PARITY_CHECK_ENABLE BIT(0)
drivers/scsi/nsp32.h:200:# define CLEAR_CDB_FIFO_POINTER BIT(0)
drivers/scsi/nsp32.h:211:# define ARBIT_GO    BIT(0)
drivers/scsi/nsp32.h:215://# define ARBIT_GO             BIT(0)
drivers/scsi/nsp32.h:231:# define SCAM_MSG    BIT(0)
drivers/scsi/nsp32.h:239:# define SD0	BIT(0)
drivers/scsi/nsp32.h:263:# define COMMAND_PHASE     BIT(0)
drivers/scsi/nsp32.h:282:# define MSGOUT_COUNT_MASK (BIT(0)|BIT(1))
drivers/scsi/nsp32.h:299:# define CLOCK_2  BIT(0)	/* MCLK/2 */
drivers/scsi/nsp32.h:304:# define BPWR  BIT(0)
drivers/scsi/nsp32.h:310:# define LED_OFF BIT(0)
drivers/scsi/nsp32.h:313:# define IRQSELECT_RESELECT_IRQ      BIT(0)
drivers/scsi/nsp32.h:326:# define OLD_MSG  BIT(0)
drivers/scsi/nsp32.h:335:# define ROM_WRITE_ENB BIT(0)
drivers/scsi/nsp32.h:354:# define SCSI_DIRECTION_DETECTOR_SELECT BIT(0)
drivers/scsi/nsp32.h:365:# define BM_CYCLE0		 BIT(0)
drivers/scsi/nsp32.h:376:# define SREQ_EDGH_SELECT BIT(0)
drivers/scsi/nsp32.h:379:# define REQCNT_UP  BIT(0)
drivers/scsi/nsp32.h:392:# define SCL BIT(0)
drivers/scsi/nsp32.h:473:#define NSP32_TRANSFER_BUSMASTER	BIT(0)
drivers/scsi/nsp32.h:484:#define DISCPRIV_OK		BIT(0)		/* DISCPRIV Enable mode */
drivers/scsi/nsp32.h:519:#define SDTR_INITIATOR	  BIT(0)    /* sending SDTR from initiator        */
drivers/scsi/ufs/ufs-qcom.h:126:#define UFS_QCOM_DBG_PRINT_REGS_EN	BIT(0)
drivers/scsi/ufs/ufs-hisi.h:92:#define UFS_HISI_CAP_RESERVED		BIT(0)
drivers/scsi/aha1542.h:17:#define INVDCMD	BIT(0)		/* Invalid H A Command */
drivers/scsi/aha1542.h:25:#define MBIF	BIT(0)		/* MBI Full */
drivers/scsi/FlashPoint.c:201:#define  TAR_ALLOW_DISC    BIT(0)
drivers/scsi/FlashPoint.c:203:#define  EE_SYNC_MASK      (BIT(0)+BIT(1))
drivers/scsi/FlashPoint.c:204:#define  EE_SYNC_5MB       BIT(0)
drivers/scsi/FlashPoint.c:206:#define  EE_SYNC_20MB      (BIT(0)+BIT(1))
drivers/scsi/FlashPoint.c:410:#define SCCB_MGR_ACTIVE    BIT(0)
drivers/scsi/FlashPoint.c:417:#define  STOP_CLK          BIT(0)	/*Turn off BusMaster Clock */
drivers/scsi/FlashPoint.c:430:#define  INT_CMD_COMPL     BIT(0)	/* DMA command complete   */
drivers/scsi/FlashPoint.c:460:#define  SEE_DI            BIT(0)
drivers/scsi/FlashPoint.c:471:#define  SCSI_TERM_ENA_L   BIT(0)	/*Enable/Disable external terminators */
drivers/scsi/FlashPoint.c:481:#define  SCATTER_EN        BIT(0)
drivers/scsi/FlashPoint.c:497:#define  BM_FORCE_OFF      BIT(0)	/*Bus Master is forced to get off */
drivers/scsi/FlashPoint.c:498:#define  PCI_TGT_ABORT     BIT(0)	/*PCI bus master transaction aborted */
drivers/scsi/FlashPoint.c:524:#define  TIMEOUT		 BIT(0)
drivers/scsi/FlashPoint.c:548:#define  SCSI_IOBIT        BIT(0)
drivers/scsi/FlashPoint.c:550:#define  S_SCSI_PHZ        (BIT(2)+BIT(1)+BIT(0))
drivers/scsi/FlashPoint.c:552:#define  S_MSGI_PH         (BIT(2)+BIT(1)+BIT(0))
drivers/scsi/FlashPoint.c:553:#define  S_DATAI_PH        (              BIT(0))
drivers/scsi/FlashPoint.c:563:#define  ENA_SCAM_SEL      BIT(0)
drivers/scsi/FlashPoint.c:574:#define  START_TO          BIT(0)
drivers/scsi/FlashPoint.c:583:#define  FIFO_CLR          BIT(0)
drivers/scsi/FlashPoint.c:593:#define  SCSI_PAR_ERR      BIT(0)
drivers/scsi/FlashPoint.c:652:#define  CLK_40MHZ         (BIT(1) + BIT(0))
drivers/scsi/FlashPoint.c:667:#define  HOST_MODE8        BIT(0)
drivers/scsi/FlashPoint.c:712:#define  S_IDREG  (BIT(2)+BIT(1)+BIT(0))
drivers/scsi/FlashPoint.c:715:#define  D_AR1    BIT(0)
drivers/scsi/FlashPoint.c:716:#define  D_BUCKET (BIT(2) + BIT(1) + BIT(0))
drivers/scsi/FlashPoint.c:5895:	curr_data &= ~(BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0));	/*Release data bits */
drivers/scsi/nsp32.c:290:#define NSP32_DEBUG_QUEUECOMMAND	BIT(0)
drivers/scsi/fdomain.h:18:#define		BSTAT_BSY	BIT(0)	 /* Busy */
drivers/scsi/fdomain.h:27:#define		BCTL_RST	BIT(0)	 /* Bus Reset */
drivers/scsi/fdomain.h:36:#define		ASTAT_IRQ	BIT(0)	 /* Interrupt active */
drivers/scsi/fdomain.h:51:#define		FSTAT_ONOTEMPTY	BIT(0)	 /* Output FIFO not empty */
drivers/scsi/fdomain.h:70:#define		ACTL_RESET	BIT(0)	 /* Reset FIFO, parity, reset int. */
drivers/scsi/fdomain.h:80:#define		ACTL2_RAMOVRLY	BIT(0)	 /* Enable RAM overlay */
drivers/scsi/fdomain.h:86:#define		ASTAT3_ACTDEASS	BIT(0)	 /* Active deassert enabled */
drivers/scsi/fdomain.h:92:#define		CFG1_BUS	BIT(0)	 /* 0 = ISA */
drivers/scsi/fdomain.h:97:#define		CFG2_ROMDIS	BIT(0)	 /* ROM disabled */
drivers/scsi/ibmvscsi_tgt/ibmvscsi_tgt.h:166:#define CMD_FAST_FAIL	BIT(0)
drivers/scsi/snic/snic.h:70:#define SNIC_IO_INITIALIZED		BIT(0)
drivers/usb/phy/phy-mxs-usb.c:90:#define ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT	BIT(0)
drivers/usb/phy/phy-mxs-usb.c:96:#define ANADIG_USB1_LOOPBACK_UTMI_TESTSTART	BIT(0)
drivers/usb/phy/phy-mxs-usb.c:123:#define MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:101:#define BMU_INTR		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:109:#define EPTISR(x)		(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:110:#define EP0ISR			BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:201:#define QMU_TX_CS_EN(x)		(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:202:#define QMU_CS16B_EN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:205:#define QMU_TX_ZLP(x)		(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:209:#define QMU_RX_ZLP(x)		(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:223:#define QMU_Q_START		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:227:#define QMU_TX_DONE_INT(x)	(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:236:#define TXQ_EMPTY_INT		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:240:#define QMU_TX_CS_ERR(x)	(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:244:#define QMU_RX_CS_ERR(x)	(BIT(0) << (x))
drivers/usb/mtu3/mtu3_hw_regs.h:256:#define VBUS_FRC_EN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:280:#define EP_RST(is_in, epnum)	(((is_in) ? BIT(16) : BIT(0)) << (epnum))
drivers/usb/mtu3/mtu3_hw_regs.h:281:#define EP0_RST			BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:285:#define SSUSB_DEV_SPEED_CHG_INTR	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:306:#define U1_GO_U2_EN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:309:#define USB3_EN			BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:334:#define SS_INACTIVE_INTR	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:337:#define SOFTCON_CLR_AUTO_EN	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:362:#define SW_U1_REQUEST_ENABLE	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:393:#define SUSPENDM_ENABLE		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:397:#define DC_SESSION		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:408:#define TEST_SE0_NAK_MODE	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:419:#define SUSPEND_INTR		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:431:#define LPM_U3_ACK_EN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:464:#define SSUSB_IP_SW_RST			BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:467:#define SSUSB_IP_HOST_PDN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:470:#define SSUSB_IP_DEV_PDN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:473:#define SSUSB_IP_PCIE_PDN		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:481:#define SSUSB_SYSPLL_STABLE		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:484:#define SSUSB_U2_MAC_SYS_RST_B_STS	BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:508:#define SSUSB_U3_PORT_DIS		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:517:#define SSUSB_U2_PORT_DIS		BIT(0)
drivers/usb/mtu3/mtu3_hw_regs.h:521:#define SSUSB_DEV_SW_RST		BIT(0)
drivers/usb/mtu3/mtu3.h:57:#define MTU3_EP_ENABLED		BIT(0)
drivers/usb/mtu3/mtu3_qmu.c:29:#define GPD_FLAGS_HWO	BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:38:	#define U2P_R0_HOST_DEVICE				BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:46:	#define U2P_R1_PHY_READY				BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:61:	#define USB_R1_U3H_BIGENDIAN_GS				BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:77:	#define USB_R3_P30_SSC_ENABLE				BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:83:	#define USB_R4_P21_PORT_RESET_0				BIT(0)
drivers/usb/dwc3/dwc3-meson-g12a.c:89:	#define USB_R5_ID_DIG_SYNC				BIT(0)
drivers/usb/dwc3/dwc3-st.c:38:#define AUX_CLK_EN		BIT(0)
drivers/usb/dwc3/dwc3-st.c:67:#define USB3_DEVICE_NOT_HOST		BIT(0)
drivers/usb/dwc3/core.h:246:#define DWC3_GCTL_DSBLCLKGTNG		BIT(0)
drivers/usb/dwc3/core.h:381:#define DWC3_DCFG_FULLSPEED	BIT(0)
drivers/usb/dwc3/core.h:445:#define DWC3_DEVTEN_DISCONNEVTEN	BIT(0)
drivers/usb/dwc3/core.h:473:#define DWC3_DSTS_FULLSPEED		BIT(0)
drivers/usb/dwc3/core.h:495:#define DWC3_DGCMDPAR_FORCE_LINKPM_ACCEPT	BIT(0)
drivers/usb/dwc3/core.h:500:#define DWC3_DGCMDPAR_LOOPBACK_ENA		BIT(0)
drivers/usb/dwc3/core.h:546:#define DWC3_OCFG_SRPCAP		BIT(0)
drivers/usb/dwc3/core.h:556:#define DWC3_OCTL_HSTSETHNPEN		BIT(0)
drivers/usb/dwc3/core.h:579:#define DWC3_OEVT_ERROR			BIT(0)
drivers/usb/dwc3/core.h:606:#define DWC3_OSTS_CONIDSTS		BIT(0)
drivers/usb/dwc3/core.h:631:#define DWC3_EVENT_PENDING	BIT(0)
drivers/usb/dwc3/core.h:638:#define DWC3_EP_FLAG_STALLED	BIT(0)
drivers/usb/dwc3/core.h:687:#define DWC3_EP_ENABLED		BIT(0)
drivers/usb/dwc3/core.h:775:#define DWC3_TRB_CTRL_HWO		BIT(0)
drivers/usb/dwc3/core.h:1275:#define DEPEVT_STATUS_BUSERR	BIT(0)
drivers/usb/dwc3/core.h:1378:#define DWC3_HAS_PERIPHERAL		BIT(0)
drivers/usb/dwc3/dwc3-omap.c:76:#define USBOTGSS_IRQ_EOI_LINE_NUMBER		BIT(0)
drivers/usb/dwc3/dwc3-omap.c:79:#define USBOTGSS_IRQO_COREIRQ_ST		BIT(0)
drivers/usb/dwc3/dwc3-omap.c:91:#define USBOTGSS_IRQMISC_IDPULLUP_FALL		BIT(0)
drivers/usb/dwc3/dwc3-omap.c:97:#define USBOTGSS_UTMI_OTG_STATUS_IDPULLUP	BIT(0)
drivers/usb/dwc3/dwc3-qcom.c:34:#define PIPE_UTMI_CLK_SEL			BIT(0)
drivers/usb/dwc3/dwc3-keystone.c:30:#define USBSS_IRQ_EVENT_ST	BIT(0)
drivers/usb/dwc3/dwc3-keystone.c:31:#define USBSS_IRQ_COREIRQ_EN	BIT(0)
drivers/usb/dwc3/dwc3-keystone.c:32:#define USBSS_IRQ_COREIRQ_CLR	BIT(0)
drivers/usb/misc/usb251xb.c:462:		hub->conf_data1 |= BIT(0);
drivers/usb/misc/usb251xb.c:464:		hub->conf_data1 &= ~BIT(0);
drivers/usb/misc/usb251xb.c:501:		hub->conf_data3 |= BIT(0);
drivers/usb/musb/musb_core.c:1631:		musb->int_tx &= ~BIT(0);
drivers/usb/musb/musb_core.h:150:#define MUSB_INDEXED_EP		BIT(0)
drivers/usb/musb/davinci.h:24:#define USBPHY_PHYPDWN		BIT(0)
drivers/usb/dwc2/hw.h:58:#define GOTGCTL_SESREQSCS		BIT(0)
drivers/usb/dwc2/hw.h:82:#define GAHBCFG_GLBL_INTR_EN		BIT(0)
drivers/usb/dwc2/hw.h:132:#define GRSTCTL_CSFTRST			BIT(0)
drivers/usb/dwc2/hw.h:168:#define GINTSTS_CURMODE_HOST		BIT(0)
drivers/usb/dwc2/hw.h:352:#define GLPMCFG_LPMCAP			BIT(0)
drivers/usb/dwc2/hw.h:380:#define GPWRDN_PMUINTSEL		BIT(0)
drivers/usb/dwc2/hw.h:418:#define GINTMSK2_WKUP_ALERT_INT_MSK	BIT(0)
drivers/usb/dwc2/hw.h:421:#define GINTSTS2_WKUP_ALERT_INT		BIT(0)
drivers/usb/dwc2/hw.h:473:#define DCTL_RMTWKUPSIG			BIT(0)
drivers/usb/dwc2/hw.h:487:#define DSTS_SUSPSTS			BIT(0)
drivers/usb/dwc2/hw.h:500:#define DIEPMSK_XFERCOMPLMSK		BIT(0)
drivers/usb/dwc2/hw.h:510:#define DOEPMSK_XFERCOMPLMSK		BIT(0)
drivers/usb/dwc2/hw.h:599:#define DXEPINT_XFERCOMPL		BIT(0)
drivers/usb/dwc2/hw.h:668:#define PCGCTL_STOPPCLK			BIT(0)
drivers/usb/dwc2/hw.h:672:#define PCGCCTL1_GATEEN                 BIT(0)
drivers/usb/dwc2/hw.h:749:#define HPRT0_CONNSTS			BIT(0)
drivers/usb/dwc2/hw.h:798:#define HCINTMSK_XFERCOMPL		BIT(0)
drivers/usb/host/xhci-mtk.c:26:#define CTRL0_IP_SW_RST	BIT(0)
drivers/usb/host/xhci-mtk.c:29:#define CTRL1_IP_HOST_PDN	BIT(0)
drivers/usb/host/xhci-mtk.c:32:#define CTRL2_IP_DEV_PDN	BIT(0)
drivers/usb/host/xhci-mtk.c:40:#define STS1_SYSPLL_STABLE	BIT(0)
drivers/usb/host/xhci-mtk.c:49:#define CTRL_U3_PORT_DIS	BIT(0)
drivers/usb/host/xhci-mtk.c:54:#define CTRL_U2_PORT_DIS	BIT(0)
drivers/usb/host/xhci-dbgcap.h:40:#define DBC_CTRL_DBC_RUN		BIT(0)
drivers/usb/host/xhci-dbgcap.h:59:#define DBC_PORTSC_CONN_STATUS		BIT(0)
drivers/usb/host/xhci.h:1022:#define VDEV_PORT_ERROR			BIT(0) /* Port error, link inactive */
drivers/usb/host/ehci-orion.c:29:#define   USB_CMD_RUN		BIT(0)
drivers/usb/host/xhci.c:5335:		xhci->hcc_params &= ~BIT(0);
drivers/usb/host/xhci-tegra.c:35:#define  XUSB_IO_SPACE_EN			BIT(0)
drivers/usb/host/xhci-tegra.c:67:#define  IPFS_EN_FPCI				BIT(0)
drivers/usb/host/xhci-rcar.c:76:#define RCAR_XHCI_FIRMWARE_V2   BIT(0) /* FIRMWARE V2 */
drivers/usb/chipidea/udc.h:23:#define TD_TERMINATE          BIT(0)
drivers/usb/chipidea/ci_hdrc_msm.c:34:#define HS_PHY_POR_ASSERT		BIT(0)
drivers/usb/chipidea/udc.c:1213:			hw_test_and_clear(ci, OP_ENDPTSETUPSTAT, BIT(0)))
drivers/usb/chipidea/bits.h:37:#define TESTMODE_FORCE        BIT(0)
drivers/usb/chipidea/bits.h:40:#define USBCMD_RS             BIT(0)
drivers/usb/chipidea/bits.h:46:#define USBi_UI               BIT(0)
drivers/usb/chipidea/bits.h:66:#define PORTSC_CCS            BIT(0)
drivers/usb/chipidea/bits.h:138:#define ENDPTCTRL_RXS         BIT(0)
drivers/usb/serial/cp210x.c:426:#define CP210X_SERIAL_AUTO_TRANSMIT	BIT(0)
drivers/usb/serial/cp210x.c:447:#define CP210X_PIN_MODE_GPIO		BIT(0)
drivers/usb/serial/cp210x.c:488:#define CP2105_GPIO0_TXLED_MODE		BIT(0)
drivers/usb/serial/cp210x.c:493:#define CP2104_GPIO0_TXLED_MODE		BIT(0)
drivers/usb/serial/cp210x.c:1552:		priv->gpio_altfunc |= BIT(0);
drivers/usb/serial/cp210x.c:1590:		priv->gpio_altfunc |= BIT(0);
drivers/usb/serial/f81232.c:59:#define F81232_CLK_18_46_MHZ		BIT(0)
drivers/usb/serial/f81232.c:61:#define F81232_CLK_14_77_MHZ		(BIT(1) | BIT(0))
drivers/usb/serial/pl2303.c:31:#define PL2303_QUIRK_UART_STATE_IDX0		BIT(0)
drivers/usb/serial/f81534.c:94:#define F81534_BUS_BUSY			(BIT(0) | BIT(1))
drivers/usb/serial/f81534.c:106:#define F81534_PORT_CONF_RS485		BIT(0)
drivers/usb/serial/f81534.c:107:#define F81534_PORT_CONF_RS485_INVERT	(BIT(0) | BIT(1))
drivers/usb/serial/f81534.c:131:#define F81534_UART_EN			BIT(0)
drivers/usb/serial/f81534.c:184:	 { { { 0x2ae8, BIT(6) }, { 0x2ae8, BIT(0) }, { 0x2ae8, BIT(3) } } },
drivers/usb/serial/f81534.c:185:	 { { { 0x2a90, BIT(0) }, { 0x2ae8, BIT(2) }, { 0x2a80, BIT(6) } } },
drivers/usb/serial/mxuport.c:149:#define MX_UPORT_2_PORT			BIT(0)
drivers/usb/class/cdc-acm.h:134:#define NO_UNION_NORMAL			BIT(0)
drivers/usb/early/xhci-dbc.h:37:#define CTRL_DBC_RUN		BIT(0)
drivers/usb/early/xhci-dbc.h:46:#define PORTSC_CONN_STATUS	BIT(0)
drivers/usb/early/xhci-dbc.h:191:#define XDBC_FLAGS_INITIALIZED	BIT(0)
drivers/usb/typec/tcpm/tcpm.c:164:#define TCPM_CC_EVENT		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:20:#define FUSB_REG_SWITCHES0_CC1_PD_EN		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:28:#define FUSB_REG_SWITCHES1_TXCC1_EN		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:37:#define FUSB_REG_MEASURE_XXXX5			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:45:#define FUSB_REG_CONTROL0_TX_START		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:52:#define FUSB_REG_CONTROL1_ENSOP1		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:60:#define FUSB_REG_CONTROL2_TOGGLE		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:71:#define FUSB_REG_CONTROL3_AUTO_RETRY		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:80:#define FUSB_REG_MASK_BC_LVL			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:82:#define FUSB_REG_POWER_PWR			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:89:#define FUSB_REG_RESET_SW_RESET			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:98:#define FUSB_REG_MASKA_HARDRESET		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:100:#define FUSB_REG_MASKB_GCRCSENT			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:106:#define FUSB_REG_STATUS0A_RX_HARD_RESET		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:119:#define FUSB_REG_STATUS1A_RXSOP			BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:128:#define FUSB_REG_INTERRUPTA_HARDRESET		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:130:#define FUSB_REG_INTERRUPTB_GCRCSENT		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:144:#define FUSB_REG_STATUS0_BC_LVL0		BIT(0)
drivers/usb/typec/tcpm/fusb302_reg.h:160:#define FUSB_REG_INTERRUPT_BC_LVL		BIT(0)
drivers/usb/typec/tcpm/wcove.c:62:#define USBC_CONTROL2_UNATT_SNK		BIT(0)
drivers/usb/typec/tcpm/wcove.c:66:#define USBC_CONTROL3_DET_DIS		BIT(0)
drivers/usb/typec/tcpm/wcove.c:70:#define USBC_CC_CTRL_PU_EN		BIT(0)
drivers/usb/typec/tcpm/wcove.c:95:#define UCSC_CC_STATUS_SNK_RP		BIT(0)
drivers/usb/typec/tcpm/wcove.c:106:#define USBC_IRQ1_SHORT			BIT(0)
drivers/usb/typec/tcpm/wcove.c:122:#define USBC_PDCFG2_SOP			BIT(0)
drivers/usb/typec/tcpm/wcove.c:131:#define USBC_RXSTATUS_RXCLEAR		BIT(0)
drivers/usb/typec/tcpm/wcove.c:136:#define USBC_TXCMD_BUF_RDY		BIT(0)
drivers/usb/typec/tcpm/tcpci.h:30:#define TCPC_ALERT_CC_STATUS		BIT(0)
drivers/usb/typec/tcpm/tcpci.h:38:#define TCPC_TCPC_CTRL_ORIENTATION	BIT(0)
drivers/usb/typec/tcpm/tcpci.h:59:#define TCPC_POWER_CTRL_VCONN_ENABLE	BIT(0)
drivers/usb/typec/tcpm/tcpci.h:96:#define TCPC_MSG_HDR_INFO_PWR_ROLE	BIT(0)
drivers/usb/typec/tcpm/tcpci.h:102:#define TCPC_RX_DETECT_SOP		BIT(0)
drivers/usb/typec/tps6598x.c:37:#define TPS_STATUS_PLUG_PRESENT		BIT(0)
drivers/usb/typec/ucsi/ucsi_ccg.c:32:#define  DEV_INT				BIT(0)
drivers/usb/typec/ucsi/ucsi_ccg.c:56:#define CCGX_RAB_UCSI_CONTROL_START		BIT(0)
drivers/usb/typec/ucsi/ucsi_ccg.c:62:#define  PDPORT_1		BIT(0)
drivers/usb/typec/ucsi/ucsi.h:58:#define UCSI_UOR_ROLE_DFP			BIT(0)
drivers/usb/typec/ucsi/ucsi.h:211:#define UCSI_ENABLE_NTFY_CMD_COMPLETE		BIT(0)
drivers/usb/typec/ucsi/ucsi.h:226:#define UCSI_ERROR_UNREGONIZED_CMD		BIT(0)
drivers/usb/typec/ucsi/ucsi.h:237:#define UCSI_CAP_ATTR_DISABLE_STATE		BIT(0)
drivers/usb/typec/ucsi/ucsi.h:246:#define UCSI_CAP_SET_UOM			BIT(0)
drivers/usb/typec/ucsi/ucsi.h:264:#define UCSI_CONCAP_OPMODE_DFP			BIT(0)
drivers/usb/typec/ucsi/ucsi.h:324:#define UCSI_CONSTAT_PARTNER_FLAG_USB		BIT(0)
drivers/usb/gadget/udc/net2280.c:2883:				status |= BIT(0);
drivers/usb/gadget/udc/net2280.h:43:#define PLX_LEGACY		BIT(0)
drivers/usb/gadget/udc/gr_udc.h:58:#define GR_EPCTRL_EV		BIT(0)
drivers/usb/gadget/udc/gr_udc.h:64:#define GR_DMACTRL_DA		BIT(0)
drivers/usb/gadget/udc/gr_udc.h:74:#define GR_EPSTAT_BS		BIT(0)
drivers/usb/gadget/udc/gr_udc.h:89:#define GR_CONTROL_SU		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:89:#define DMA_CON_PRD_EN		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:106:#define USB_COM_CON_PIPE_CLR		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:116:#define USB20_CON_B2_TSTMOD_EN		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:135:#define USB_STA_VBUS_STA	BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:139:#define DRD_CON_VBOUT		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:152:#define USB_INT_1_VBUS_CNG	BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:187:#define PX_STA_BUFSTS		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:198:#define P0_INT_BFRDY		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:241:#define PN_CON_CLR		BIT(0)
drivers/usb/gadget/udc/renesas_usb3.c:245:#define PN_INT_BFRDY	BIT(0)
drivers/usb/cdns3/gadget.h:124:#define USB_CONF_CFGRST		BIT(0)
drivers/usb/cdns3/gadget.h:195:#define USB_STS_CFGSTS_MASK	BIT(0)
drivers/usb/cdns3/gadget.h:377:#define USB_CMD_SET_ADDR	BIT(0)
drivers/usb/cdns3/gadget.h:429:#define USB_IEN_CONIEN		BIT(0)
drivers/usb/cdns3/gadget.h:482:#define USB_ISTS_CONI		BIT(0)
drivers/usb/cdns3/gadget.h:544:#define EP_CFG_ENABLE		BIT(0)
drivers/usb/cdns3/gadget.h:576:#define EP_CMD_EPRST		BIT(0)
drivers/usb/cdns3/gadget.h:609:#define EP_STS_SETUP		BIT(0)
drivers/usb/cdns3/gadget.h:666:#define EP_STS_EN_SETUPEN	BIT(0)
drivers/usb/cdns3/gadget.h:692:#define DB_VALUE_EP0_OUT	BIT(0)
drivers/usb/cdns3/gadget.h:697:#define EP_IEN_EP_OUT0		BIT(0)
drivers/usb/cdns3/gadget.h:702:#define EP_ISTS_EP_OUT0		BIT(0)
drivers/usb/cdns3/gadget.h:707:#define PUSB_PWR_PSO_EN		BIT(0)
drivers/usb/cdns3/gadget.h:1018:#define TRB_CYCLE		BIT(0)
drivers/usb/cdns3/gadget.h:1131:#define EP_ENABLED		BIT(0)
drivers/usb/cdns3/gadget.h:1205:#define REQUEST_PENDING			BIT(0)
drivers/usb/cdns3/drd.h:80:#define OTGCMD_DEV_BUS_REQ		BIT(0)
drivers/usb/cdns3/drd.h:102:#define OTGIEN_ID_CHANGE_INT		BIT(0)
drivers/usb/cdns3/drd.h:113:#define OTGSTS_ID_VALUE			BIT(0)
drivers/usb/cdns3/drd.h:152:#define OVERRIDE_IDPULLUP		BIT(0)
drivers/usb/cdns3/ep0.c:843:				       BIT(0) | BIT(16));
drivers/usb/cdns3/ep0.c:845:				       BIT(0) | BIT(16));
drivers/powercap/intel_rapl_common.c:82:#define	DOMAIN_STATE_INACTIVE           BIT(0)
drivers/powercap/intel_rapl_common.c:106:#define PACKAGE_PLN_INT_SAVED   BIT(0)
drivers/memory/mtk-smi.c:42:#define F_MMU_EN		BIT(0)
drivers/memory/jz4780-nemc.c:25:#define NEMC_SMCR_SMT		BIT(0)
drivers/memory/brcmstb_dpfe.c:103:#define DCPU_RET_ERR_HEADER	(DCPU_RET_ERROR_BIT | BIT(0))
drivers/memory/omap-gpmc.c:81:#define GPMC_STATUS_EMPTYWRITEBUFFERSTATUS	BIT(0)
drivers/memory/tegra/tegra124-emc.c:100:#define EMC_SELF_REF_CMD_ENABLED		BIT(0)
drivers/memory/tegra/tegra124-emc.c:144:#define EMC_ZQ_CAL_CMD				BIT(0)
drivers/memory/tegra/tegra124-emc.c:154:#define EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE	BIT(0)
drivers/memory/tegra/tegra20-emc.c:73:#define EMC_CLKCHANGE_REQ_ENABLE		BIT(0)
drivers/memory/tegra/tegra20-emc.c:77:#define EMC_TIMING_UPDATE			BIT(0)
drivers/memory/tegra/mc.c:49:#define MC_EMEM_ADR_CFG_EMEM_NUMDEV BIT(0)
drivers/memory/tegra/mc.c:52:#define MC_TIMING_UPDATE		BIT(0)
drivers/memory/tegra/mc.c:589:			if (value & BIT(0))
drivers/hwtracing/intel_th/pti.h:15:#define PTI_EN		BIT(0)
drivers/hwtracing/intel_th/pti.h:26:#define LPP_DEST_PTI	BIT(0)
drivers/hwtracing/intel_th/intel_th.h:346:	SCRPD_MEM_IS_PRIM_DEST		= BIT(0),
drivers/hwtracing/intel_th/gth.h:63:#define TSUCTRL_CTCRESYNC	BIT(0)
drivers/hwtracing/intel_th/gth.h:77:#define CTS_CTL_SEQUENCER_ENABLE	BIT(0)
drivers/hwtracing/intel_th/msu.h:31:#define MSUSTS_MSU_INT	BIT(0)
drivers/hwtracing/intel_th/msu.h:36:#define MSC_EN		BIT(0)
drivers/hwtracing/intel_th/msu.h:43:#define MICDE		BIT(0)
drivers/hwtracing/intel_th/msu.h:71:#define MSC_SW_TAG_LASTBLK	BIT(0)
drivers/hwtracing/intel_th/msu.h:75:#define MSC_HW_TAG_TRIGGER	BIT(0)
drivers/hwtracing/coresight/coresight-etm.h:83:#define ETMCR_PWD_DWN		BIT(0)
drivers/hwtracing/coresight/coresight-etm.h:97:#define ETMTECR1_ADDR_COMP_1	BIT(0)
drivers/hwtracing/coresight/coresight-etm.h:104:#define ETM_MODE_EXCLUDE	BIT(0)
drivers/hwtracing/coresight/coresight-etm4x.c:750:	config->vinst_ctrl |= BIT(0);
drivers/hwtracing/coresight/coresight-cpu-debug.c:41:#define EDPCSR_THUMB			BIT(0)
drivers/hwtracing/coresight/coresight-cpu-debug.c:47:#define EDPRCR_CORENPDRQ		BIT(0)
drivers/hwtracing/coresight/coresight-cpu-debug.c:51:#define EDPRSR_PU			BIT(0)
drivers/hwtracing/coresight/coresight-etb10.c:53:#define ETB_STATUS_RAM_FULL	BIT(0)
drivers/hwtracing/coresight/coresight-etb10.c:55:#define ETB_CTL_CAPT_EN		BIT(0)
drivers/hwtracing/coresight/coresight-etb10.c:57:#define ETB_FFCR_EN_FTC		BIT(0)
drivers/hwtracing/coresight/coresight-tmc.h:46:#define TMC_CTL_CAPT_EN		BIT(0)
drivers/hwtracing/coresight/coresight-tmc.h:49:#define TMC_STS_FULL		BIT(0)
drivers/hwtracing/coresight/coresight-tmc.h:70:#define TMC_AXICTL_PROT_CTL_B0	BIT(0)
drivers/hwtracing/coresight/coresight-tmc.h:80:#define TMC_FFCR_EN_FMT		BIT(0)
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:208:	config->vinst_ctrl |= BIT(0);
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:368:	if ((mode & BIT(0)) && (drvdata->q_support & BIT(0)))
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:547:	config->eventctrl1 &= ~(BIT(0) | BIT(1) | BIT(2) | BIT(3));
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:555:		config->eventctrl1 |= val & (BIT(0) | BIT(1));
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:559:		config->eventctrl1 |= val & (BIT(0) | BIT(1) | BIT(2));
drivers/hwtracing/coresight/coresight-etm4x-sysfs.c:882:		config->addr_acc[idx] &= ~(BIT(0) | BIT(1));
drivers/hwtracing/coresight/coresight-etm4x.h:148:#define ETM_MODE_EXCLUDE		BIT(0)
drivers/dma/mv_xor.c:161:	writel(BIT(0), XOR_ACTIVATION(chan));
drivers/dma/mv_xor.h:51:#define XOR_INT_END_OF_DESC	BIT(0)
drivers/dma/dw-axi-dmac/dw-axi-dmac.h:227:#define CH_CTL_L_SRC_MAST		BIT(0)
drivers/dma/dw-axi-dmac/dw-axi-dmac.h:294:	DWAXIDMAC_IRQ_BLOCK_TRF		= BIT(0),
drivers/dma/sh/rcar-dmac.c:1843:		dmac->channels_mask &= ~BIT(0);
drivers/dma/ti/edma.c:160:#define SAM		BIT(0)
drivers/dma/ti/edma.c:691:	edma_write(ecc, EDMA_CCERRCLR, BIT(16) | BIT(1) | BIT(0));
drivers/dma/ti/omap-dma.c:171:	CICR_TOUT_IE		= BIT(0),	/* OMAP1 only */
drivers/dma/pxa_dma.c:42:#define PXA_DCSR_BUSERR		BIT(0)	/* Bus Error Interrupt (read / write) */
drivers/dma/pxa_dma.c:56:#define DDADR_STOP	BIT(0)	/* Stop (read / write) */
drivers/dma/sirf-dma.c:68:#define SIRFSOC_DMA_INT_FINI_INT_ATLAS7         BIT(0)
drivers/dma/zx_dma.c:58:#define ZX_CH_ENABLE			BIT(0)
drivers/dma/moxart-dma.c:41:#define APB_DMA_ENABLE				BIT(0)
drivers/dma/at_xdmac.c:52:#define		AT_XDMAC_CIE_BIE	BIT(0)	/* End of Block Interrupt Enable Bit */
drivers/dma/at_xdmac.c:60:#define		AT_XDMAC_CID_BID	BIT(0)	/* End of Block Interrupt Disable Bit */
drivers/dma/at_xdmac.c:68:#define		AT_XDMAC_CIM_BIM	BIT(0)	/* End of Block Interrupt Mask Bit */
drivers/dma/at_xdmac.c:76:#define		AT_XDMAC_CIS_BIS	BIT(0)	/* End of Block Interrupt Status Bit */
drivers/dma/imx-sdma.c:385:#define IMX_DMA_SG_LOOP		BIT(0)
drivers/dma/img-mdc-dma.c:76:#define MDC_CONTROL_AND_STATUS_EN		BIT(0)
drivers/dma/owl-dma.c:106:#define OWL_DMA_INTCTL_BLOCK			BIT(0)
drivers/dma/owl-dma.c:113:#define OWL_DMA_INTSTAT_BLOCK			BIT(0)
drivers/dma/xgene-dma.c:181:#define XGENE_DMA_FLAG_64B_DESC		BIT(0)
drivers/dma/sprd-dma.c:79:#define SPRD_DMA_FRAG_INT_EN		BIT(0)
drivers/dma/sprd-dma.c:86:#define SPRD_DMA_CHN_EN			BIT(0)
drivers/dma/sprd-dma.c:92:#define SPRD_DMA_REQ_EN			BIT(0)
drivers/dma/sprd-dma.c:95:#define SPRD_DMA_PAUSE_EN		BIT(0)
drivers/dma/sun6i-dma.c:29:#define DMA_IRQ_HALF			BIT(0)
drivers/dma/sun6i-dma.c:57:#define DMA_CHAN_ENABLE_START		BIT(0)
drivers/dma/mediatek/mtk-cqdma.c:55:#define MTK_CQDMA_EN_BIT		BIT(0)
drivers/dma/mediatek/mtk-cqdma.c:56:#define MTK_CQDMA_INT_FLAG_BIT		BIT(0)
drivers/dma/mediatek/mtk-cqdma.c:57:#define MTK_CQDMA_INT_EN_BIT		BIT(0)
drivers/dma/mediatek/mtk-cqdma.c:58:#define MTK_CQDMA_FLUSH_BIT		BIT(0)
drivers/dma/mediatek/mtk-cqdma.c:60:#define MTK_CQDMA_WARM_RST_BIT		BIT(0)
drivers/dma/mediatek/mtk-hsdma.c:68:#define MTK_HSDMA_GLO_TX_DMA		BIT(0)
drivers/dma/mediatek/mtk-hsdma.c:81:#define MTK_HSDMA_RST_TX		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:31:#define VFF_EN_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:32:#define VFF_STOP_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:33:#define VFF_FLUSH_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:34:#define VFF_4G_EN_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:36:#define VFF_RX_INT_EN_B		(BIT(0) | BIT(1))
drivers/dma/mediatek/mtk-uart-apdma.c:38:#define VFF_TX_INT_EN_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:39:#define VFF_WARM_RST_B		BIT(0)
drivers/dma/mediatek/mtk-uart-apdma.c:40:#define VFF_RX_INT_CLR_B	(BIT(0) | BIT(1))
drivers/dma/qcom/bam_dma.c:202:#define BAM_SW_RST			BIT(0)
drivers/dma/qcom/bam_dma.c:330:#define P_PRCSD_DESC_EN		BIT(0)
drivers/dma/pl330.c:36:#define PL330_QUIRK_BROKEN_NO_FLUSHP BIT(0)
drivers/dma/dma-axi-dmac.c:70:#define AXI_DMAC_CTRL_ENABLE		BIT(0)
drivers/dma/dma-axi-dmac.c:73:#define AXI_DMAC_IRQ_SOT		BIT(0)
drivers/dma/dma-axi-dmac.c:76:#define AXI_DMAC_FLAG_CYCLIC		BIT(0)
drivers/dma/s3c24xx-dma.c:46:#define S3C24XX_DISRCC_INC_FIXED	BIT(0)
drivers/dma/s3c24xx-dma.c:53:#define S3C24XX_DIDSTC_INC_FIXED	BIT(0)
drivers/dma/s3c24xx-dma.c:86:#define S3C24XX_DMASKTRIG_SWTRIG	BIT(0)
drivers/dma/s3c24xx-dma.c:91:#define S3C24XX_DMAREQSEL_HW		BIT(0)
drivers/dma/bcm2835-dma.c:40:#define BCM2835_DMA_BULK_MASK  BIT(0)
drivers/dma/bcm2835-dma.c:131:#define BCM2835_DMA_ACTIVE	BIT(0)  /* activate the DMA */
drivers/dma/bcm2835-dma.c:150:#define BCM2835_DMA_INT_EN	BIT(0)
drivers/dma/bcm2835-dma.c:171:#define BCM2835_DMA_DEBUG_LAST_NOT_SET_ERR	BIT(0)
drivers/dma/bcm2835-dma.c:215:#define BCM2838_DMA40_ACTIVE		BIT(0)
drivers/dma/bcm2835-dma.c:236:#define BCM2838_DMA40_INTEN		BIT(0)
drivers/dma/bcm2835-dma.c:247:#define BCM2838_DMA40_DEBUG_WRITE_ERR		BIT(0)
drivers/dma/bcm-sba-raid.c:68:#define SBA_INT_MASK					BIT(0)
drivers/dma/bcm-sba-raid.c:70:#define SBA_RESP_MASK					BIT(0)
drivers/dma/hsu/hsu.h:46:#define HSU_CH_CR_CHA		BIT(0)
drivers/dma/hsu/pci.c:69:	ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
drivers/dma/tegra210-adma.c:21:#define ADMA_CH_STATUS_XFER_EN				BIT(0)
drivers/dma/tegra210-adma.c:25:#define ADMA_CH_INT_STATUS_XFER_DONE			BIT(0)
drivers/dma/dw-edma/dw-edma-v0-core.c:17:	DW_EDMA_V0_CB					= BIT(0),
drivers/dma/dw-edma/dw-edma-v0-core.c:246:		SET_RW(dw, chan->dir, engine_en, BIT(0));
drivers/dma/dw-edma/dw-edma-v0-core.c:304:	if (chan->id & BIT(0)) {
drivers/dma/xilinx/zynqmp_dma.c:63:#define ZYNQMP_DMA_INV_APB		BIT(0)
drivers/dma/xilinx/zynqmp_dma.c:97:#define ZYNQMP_DMA_ENABLE		BIT(0)
drivers/dma/xilinx/xilinx_dma.c:69:#define XILINX_DMA_DMACR_RUNSTOP		BIT(0)
drivers/dma/xilinx/xilinx_dma.c:90:#define XILINX_DMA_DMASR_HALTED		BIT(0)
drivers/dma/xilinx/xilinx_dma.c:119:#define XILINX_VDMA_ENABLE_VERTICAL_FLIP	BIT(0)
drivers/dma/st_fdma.c:802:	fdev->dreq_mask = BIT(0) | BIT(31);
drivers/dma/dma-jz4780.c:48:#define JZ_DMA_DMAC_DMAE	BIT(0)
drivers/dma/dma-jz4780.c:56:#define JZ_DMA_DCS_CTE		BIT(0)
drivers/dma/dma-jz4780.c:62:#define JZ_DMA_DCM_LINK		BIT(0)
drivers/dma/dma-jz4780.c:91:#define JZ_SOC_DATA_ALLOW_LEGACY_DT	BIT(0)
drivers/dma/stm32-mdma.c:52:#define STM32_MDMA_CISR_TEIF		BIT(0)
drivers/dma/stm32-mdma.c:60:#define STM32_MDMA_CIFCR_CTEIF		BIT(0)
drivers/dma/stm32-mdma.c:90:#define STM32_MDMA_CCR_EN		BIT(0)
drivers/dma/stm32-dma.c:40:#define STM32_DMA_FEI			BIT(0) /* FIFO Error Interrupt */
drivers/dma/stm32-dma.c:73:#define STM32_DMA_SCR_EN		BIT(0) /* Stream Enable */
drivers/dma/fsl-qdma.c:75:#define FSL_QDMA_CQIER_TEIE		BIT(0)
drivers/dma/fsl-qdma.c:84:#define FSL_QDMA_BCQSR_XOFF		BIT(0)
drivers/dma/altera-msgdma.c:113:#define MSGDMA_CSR_STAT_BUSY			BIT(0)
drivers/dma/altera-msgdma.c:130:#define MSGDMA_CSR_CTL_STOP			BIT(0)
drivers/dma/mmp_pdma.c:40:#define DCSR_BUSERR	BIT(0)	/* Bus Error Interrupt (read / write) */
drivers/dma/mmp_pdma.c:55:#define DDADR_STOP	BIT(0)	/* Stop (read / write) */
drivers/dma/fsl-edma-common.h:33:#define EDMA_TCD_ATTR_DSIZE_16BIT	BIT(0)
drivers/dma/fsl-edma-common.h:35:#define EDMA_TCD_ATTR_DSIZE_64BIT	(BIT(0) | BIT(1))
drivers/dma/fsl-edma-common.h:36:#define EDMA_TCD_ATTR_DSIZE_32BYTE	(BIT(3) | BIT(0))
drivers/dma/fsl-edma-common.h:46:#define EDMA_TCD_CSR_START		BIT(0)
drivers/dma/ep93xx_dma.c:32:#define M2P_CONTROL_STALLINT		BIT(0)
drivers/dma/ep93xx_dma.c:39:#define M2P_INTERRUPT_STALL		BIT(0)
drivers/irqchip/irq-sun4i.c:56:	writel(BIT(0), irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(0));
drivers/irqchip/irq-sun4i.c:198:			  BIT(0)))
drivers/irqchip/irq-csky-mpintc.c:255:		writel_relaxed(BIT(0), INTCG_base + INTCG_ICTLR);
drivers/irqchip/irq-csky-mpintc.c:266:		writel_relaxed(BIT(0), per_cpu(intcl_reg, cpu) + INTCL_PICTLR);
drivers/irqchip/irq-st.c:26:#define ST_A9_IRQ_EN_CTI_0		BIT(0)
drivers/irqchip/irq-sunxi-nmi.c:28:#define SUNXI_NMI_IRQ_BIT	BIT(0)
drivers/irqchip/irq-armada-370-xp.c:124:#define ARMADA_370_XP_INT_IRQ_FIQ_MASK(cpuid)	((BIT(0) | BIT(8)) << cpuid)
drivers/power/supply/cpcap-charger.c:56:#define CPCAP_REG_CRM_ICHRG0		BIT(0)
drivers/power/supply/cpcap-charger.c:112:#define CPCAP_BIT_VBUS_SWITCH		BIT(0)	/* VBUS boost to 5V */
drivers/power/supply/lp8727_charger.c:31:#define LP8727_CP_EN		BIT(0)
drivers/power/supply/sc2731_charger.c:37:#define SC2731_CHARGER_PD		BIT(0)
drivers/power/supply/bq27xxx_battery.c:65:#define BQ27XXX_FLAG_DSC	BIT(0)
drivers/power/supply/bq27xxx_battery.c:76:#define BQ27000_FLAG_EDVF	BIT(0) /* Final End-of-Discharge-Voltage flag */
drivers/power/supply/sbs-manager.c:34:#define SBSM_BIT_AC_PRESENT      BIT(0)
drivers/power/supply/qcom_smbb.c:53:#define BUCK_REG_MODE		BIT(0)
drivers/power/supply/qcom_smbb.c:54:#define BUCK_REG_MODE_VBAT	BIT(0)
drivers/power/supply/qcom_smbb.c:65:#define BTC_CTRL_HOT_EXT_N	BIT(0)
drivers/power/supply/qcom_smbb.c:69:#define OTG_CTL_EN		BIT(0)
drivers/power/supply/qcom_smbb.c:71:#define ENUM_TIMER_STOP		BIT(0)
drivers/power/supply/qcom_smbb.c:83:#define STATUS_USBIN_VALID	BIT(0) /* USB connection is valid */
drivers/power/supply/sc27xx_fuel_gauge.c:46:#define SC27XX_WRITE_SELCLB_EN		BIT(0)
drivers/power/supply/sc27xx_fuel_gauge.c:52:#define SC27XX_FGU_LOW_OVERLOAD_INT	BIT(0)
drivers/power/supply/cpcap-battery.c:53:#define CPCAP_REG_BPEOL_BIT_EOLSEL	BIT(0)	/* BPDET = 0, EOL = 1 */
drivers/power/supply/twl4030_charger.c:47:#define TWL4030_BCIAUTOAC	BIT(0)
drivers/power/supply/twl4030_charger.c:68:#define TWL4030_WOVF		BIT(0) /* Watchdog overflow */
drivers/power/supply/twl4030_charger.c:77:#define TWL4030_VBATLVL		BIT(0) /* VBAT level */
drivers/power/supply/max14656_charger_detector.c:41:#define CHG_TYPE_INT_MASK	BIT(0)
drivers/power/supply/max14656_charger_detector.c:50:#define CONTROL2_ADC_EN		BIT(0)
drivers/power/supply/tps65090-charger.c:23:#define TPS65090_CHARGER_ENABLE	BIT(0)
drivers/power/supply/bq2415x_charger.c:46:#define BQ2415X_RESET_CURRENT		(BIT(0)|BIT(3)|BIT(7))
drivers/power/supply/bq2415x_charger.c:55:#define BQ2415X_MASK_FAULT		(BIT(0)|BIT(1)|BIT(2))
drivers/power/supply/bq2415x_charger.c:79:#define BQ2415X_MASK_REVISION		(BIT(0)|BIT(1)|BIT(2))
drivers/power/supply/bq2415x_charger.c:87:#define BQ2415X_MASK_VI_TERM		(BIT(0)|BIT(1)|BIT(2))
drivers/power/supply/max77650-charger.c:16:#define MAX77650_CHARGER_ENABLED		BIT(0)
drivers/power/supply/max77650-charger.c:18:#define MAX77650_CHARGER_CHG_EN_MASK		BIT(0)
drivers/power/supply/ucs1002_power.c:47:#  define F_OVER_ILIM			BIT(0)
drivers/power/supply/ucs1002_power.c:79:#  define F_LATCH_SET			BIT(0)
drivers/power/supply/bq24190_charger.c:31:#define BQ24190_REG_ISC_IINLIM_MASK		(BIT(2) | BIT(1) | BIT(0))
drivers/power/supply/bq24190_charger.c:48:#define BQ24190_REG_POC_BOOST_LIM_MASK		BIT(0)
drivers/power/supply/bq24190_charger.c:55:#define BQ24190_REG_CCC_FORCE_20PCT_MASK	BIT(0)
drivers/power/supply/bq24190_charger.c:65:						 BIT(0))
drivers/power/supply/bq24190_charger.c:76:#define BQ24190_REG_CVC_VRECHG_MASK		BIT(0)
drivers/power/supply/bq24190_charger.c:90:#define BQ24190_REG_CTTC_JEITA_ISET_MASK	BIT(0)
drivers/power/supply/bq24190_charger.c:98:#define BQ24190_REG_ICTRC_TREG_MASK		(BIT(1) | BIT(0))
drivers/power/supply/bq24190_charger.c:110:#define BQ24190_REG_MOC_INT_MASK_MASK		(BIT(1) | BIT(0))
drivers/power/supply/bq24190_charger.c:124:#define BQ24190_REG_SS_VSYS_STAT_MASK		BIT(0)
drivers/power/supply/bq24190_charger.c:136:#define BQ24190_REG_F_NTC_FAULT_MASK		(BIT(2) | BIT(1) | BIT(0))
drivers/power/supply/bq24190_charger.c:147:#define BQ24190_REG_VPRS_DEV_REG_MASK		(BIT(1) | BIT(0))
drivers/power/supply/act8945a_charger.c:49:#define APCH_STATUS_CHGDAT		BIT(0)
drivers/power/supply/act8945a_charger.c:58:#define APCH_CTRL_CHGEOCOUT		BIT(0)
drivers/power/supply/smb347-charger.c:94:#define IRQSTAT_C_TERMINATION_STAT		BIT(0)
drivers/power/supply/smb347-charger.c:101:#define IRQSTAT_E_USBIN_UV_STAT			BIT(0)
drivers/power/supply/smb347-charger.c:112:#define STAT_C_CHG_ENABLED			BIT(0)
drivers/power/supply/ltc2941-battery-gauge.c:64:#define LTC294X_REG_CONTROL_SHUTDOWN_MASK	(BIT(0))
drivers/power/supply/lp8788-charger.c:40:#define LP8788_CHG_EOC_MODE_M		BIT(0)
drivers/power/supply/axp288_charger.c:25:#define PS_STAT_VBUS_TRIGGER		BIT(0)
drivers/power/supply/sbs-battery.c:152:#define SBS_FLAGS_TI_BQ20Z75		BIT(0)
drivers/power/avs/rockchip-io-domain.c:35:#define PX30_IO_VSEL_VCCIO6_SRC		BIT(0)
drivers/power/reset/at91-reset.c:25:#define AT91_RSTC_PROCRST	BIT(0)		/* Processor Reset */
drivers/power/reset/at91-reset.c:31:#define AT91_RSTC_URSTS		BIT(0)		/* User Reset Status */
drivers/power/reset/at91-reset.c:37:#define AT91_RSTC_URSTEN	BIT(0)		/* User Reset Enable */
drivers/power/reset/at91-poweroff.c:24:#define AT91_SHDW_SHDW		BIT(0)			/* Shut Down command */
drivers/power/reset/at91-poweroff.c:36:#define AT91_SHDW_WAKEUP0	BIT(0)			/* Wake-up 0 Status */
drivers/power/reset/st-poweroff.c:34:	.mask_rst = BIT(0),
drivers/power/reset/st-poweroff.c:36:	.mask_rst_msk = BIT(0)
drivers/power/reset/sc27xx-poweroff.c:15:#define SC27XX_PWR_OFF_EN	BIT(0)
drivers/power/reset/at91-sama5d2_shdwc.c:35:#define AT91_SHDW_SHDW		BIT(0)			/* Shut Down command */
drivers/power/reset/brcmstb-reboot.c:87:	.rst_src_en_mask = BIT(0),
drivers/power/reset/brcmstb-reboot.c:88:	.sw_mstr_rst_mask = BIT(0),
drivers/power/reset/gemini-poweroff.c:23:#define GEMINI_CTRL_SHUTDOWN	BIT(0)
drivers/power/reset/ocelot-reset.c:27:#define SOFT_CHIP_RST BIT(0)
drivers/nvmem/nvmem.h:33:#define FLAG_COMPAT		BIT(0)
drivers/nvmem/sc27xx-efuse.c:30:#define SC27XX_EFUSE_PG_START		BIT(0)
drivers/nvmem/sc27xx-efuse.c:35:#define SC27XX_EFUSE_PGM_BUSY		BIT(0)
drivers/nvmem/rockchip-efuse.c:25:#define RK3288_CSB		BIT(0)
drivers/nvmem/rockchip-efuse.c:31:#define RK3328_INT_FINISH	BIT(0)
drivers/nvmem/rockchip-efuse.c:32:#define RK3328_AUTO_ENB		BIT(0)
drivers/nvmem/rockchip-efuse.c:44:#define RK3399_CSB		BIT(0)
drivers/bluetooth/btmrvl_sdio.h:55:#define HIM_ENABLE				(BIT(0) | BIT(1))
drivers/bluetooth/btmrvl_sdio.h:57:#define UP_LD_HOST_INT_STATUS			BIT(0)
drivers/bluetooth/btmrvl_sdio.h:60:#define DN_LD_CARD_RDY				BIT(0)
drivers/bluetooth/btmtkuart.c:45:#define BTMTKUART_FLAG_STANDALONE_HW	 BIT(0)
drivers/bluetooth/btmtksdio.c:62:#define C_INT_EN_SET		BIT(0)
drivers/bluetooth/btmtksdio.c:69:#define SDIO_RE_INIT_EN		BIT(0)
drivers/bluetooth/btmtksdio.c:78:#define FW_OWN_BACK_INT		BIT(0)
drivers/bluetooth/btmrvl_sdio.c:707:		if (len & BIT(0)) {
drivers/bluetooth/btmrvl_sdio.c:717:			len &= ~BIT(0);
drivers/mfd/exynos-lpass.c:37:#define  LPASS_DMA_SW_RESET		BIT(0)
drivers/mfd/exynos-lpass.c:50:#define  LPASS_INTR_SFR			BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:59:#define PRCM_ARM_CHGCLKREQ_PRCM_ARM_CHGCLKREQ	BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:73:#define PRCM_A9PL_FORCE_CLKEN_PRCM_A9PL_FORCE_CLKEN BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:91:#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_COREPD_AWAKE	BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:137:#define PRCM_PLLDSI_ENABLE_PRCM_PLLDSI_ENABLE BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:139:#define PRCM_PLLDSI_LOCKP_PRCM_PLLDSI_LOCKP10	BIT(0)
drivers/mfd/dbx500-prcmu-regs.h:185:#define PRCM_SEM_PRCM_SEM BIT(0)
drivers/mfd/qcom-pm8xxx.c:255:	if (!(master & BIT(0)))
drivers/mfd/tps80031.c:133:	[TPS80031_PREQ1]		= PUPD_DATA(1, BIT(0),	BIT(1)),
drivers/mfd/tps80031.c:137:	[TPS80031_PREQ3]		= PUPD_DATA(2, BIT(0),	BIT(1)),
drivers/mfd/tps80031.c:141:	[TPS80031_SIM]			= PUPD_DATA(3, BIT(0),	BIT(1)),
drivers/mfd/tps80031.c:144:	[TPS80031_DVSI2C_SCL]		= PUPD_DATA(4, 0,	BIT(0)),
drivers/mfd/lpc_ich.c:70:#define BCR_WPD			BIT(0)
drivers/mfd/intel_soc_pmic_bxtwc.c:100:	REGMAP_IRQ_REG(BXTWC_PWRBTN_LVL1_IRQ, 0, BIT(0)),
drivers/mfd/t7l66xb.c:61:#define SCR_DEV_CTL_USB		BIT(0)	/* USB enable		*/
drivers/mfd/max77650.c:18:#define MAX77650_INT_GPI_F_MSK		BIT(0)
drivers/mfd/max77650.c:28:#define MAX77650_INT_THM_MSK		BIT(0)
drivers/mfd/intel-lpss.c:56:#define LPSS_PRIV_SSP_REG_DIS_DMA_FIN	BIT(0)
drivers/mfd/rk808.c:236:	{ RK818_H5V_EN_REG,	  BIT(0),	    RK818_H5V_EN },
drivers/mfd/db8500-prcmu.c:200:#define HOTMON_CONFIG_LOW			BIT(0)
drivers/mfd/db8500-prcmu.c:216:#define PRCMU_I2C_READ(slave) (((slave) << 1) | BIT(0) | BIT(6))
drivers/mfd/db8500-prcmu.c:233:#define WAKEUP_BIT_RTC BIT(0)
drivers/mfd/db8500-prcmu.c:789:	while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0))
drivers/mfd/db8500-prcmu.c:798:	writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET);
drivers/mfd/db8500-prcmu.c:832:		while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0))
drivers/mfd/db8500-prcmu.c:837:		writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET);
drivers/mfd/db8500-prcmu.c:1083:		((mb1_transfer.ack.ape_voltage_status & BIT(0)) != 0))
drivers/mfd/db8500-prcmu.c:1113:		((mb1_transfer.ack.ape_voltage_status & BIT(0)) != 0))
drivers/mfd/db8500-prcmu.c:2398:	while (readl(PRCM_MBOX_CPU_VAL) & MBOX_BIT(0))
drivers/mfd/db8500-prcmu.c:2402:	writel(MBOX_BIT(0), PRCM_MBOX_CPU_SET);
drivers/mfd/db8500-prcmu.c:2447:	writel(MBOX_BIT(0), PRCM_ARM_IT1_CLR);
drivers/mfd/tc6393xb.c:54:#define SCR_CCR_CK32K	BIT(0)
drivers/mfd/tc6393xb.c:66:#define SCR_FER_USBEN		BIT(0)	/* USB host enable */
drivers/mfd/rc5t583-irq.c:282:				rtc_int_sts |= BIT(0);
drivers/mfd/twl4030-power.c:44:#define PWR_DEVOFF		BIT(0)
drivers/mfd/twl4030-power.c:53:#define STARTON_PWON		BIT(0)	/* Start on PWRON button */
drivers/i3c/master/dw-i3c-master.c:95:#define RESET_CTRL_SOFT			BIT(0)
drivers/i3c/master/dw-i3c-master.c:114:#define INTR_TX_THLD_STAT		BIT(0)
drivers/i3c/master/i3c-master-cdns.c:107:#define MST_INT_CMDR_OVF		BIT(0)
drivers/i3c/master/i3c-master-cdns.c:124:#define MST_STATUS0_CMDR_EMP		BIT(0)
drivers/i3c/master/i3c-master-cdns.c:180:#define SLV_INT_SDR_WR_COMP		BIT(0)
drivers/i3c/master/i3c-master-cdns.c:201:#define SLV_STATUS1_SDR_TX_EMPTY	BIT(0)
drivers/i3c/master/i3c-master-cdns.c:218:#define CMD0_FIFO_RNW			BIT(0)
drivers/i3c/master/i3c-master-cdns.c:230:#define IMD_CMD0_RNW			BIT(0)
drivers/i3c/master/i3c-master-cdns.c:313:#define SIR_MAP_DEV_ACK			BIT(0)
drivers/i3c/master/i3c-master-cdns.c:334:#define ASF_SRAM_CORR_ERR		BIT(0)
drivers/i3c/master/i3c-master-cdns.c:354:#define ASF_TRANS_TOUT_FAULT_FSCL_HIGH	BIT(0)
drivers/i3c/master/i3c-master-cdns.c:918:	activedevs &= ~BIT(0);
drivers/i3c/master/i3c-master-cdns.c:1133:	olddevs |= BIT(0);
drivers/acpi/acpi_apd.c:29:#define ACPI_APD_SYSFS	BIT(0)
drivers/acpi/pmic/intel_pmic_bxtwc.c:19:#define VR_MODE_AUTO            BIT(0)
drivers/acpi/pmic/intel_pmic_bxtwc.c:22:#define VR_MODE_ECO             (BIT(0)|BIT(1))
drivers/acpi/pmic/intel_pmic_bxtwc.c:176:		.bit = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:34:#define S_IO_I2C_EN	(BIT(0) | BIT(1))
drivers/acpi/pmic/tps68470_pmic.c:46:		.bitmask = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:52:		.bitmask = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:58:		.bitmask = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:64:		.bitmask = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:70:		.bitmask = BIT(0),
drivers/acpi/pmic/tps68470_pmic.c:126:		.bitmask = BIT(0) | BIT(1),
drivers/acpi/pmic/tps68470_pmic.c:178:		.bitmask = BIT(0),
drivers/acpi/processor_idle.c:1111:#define ACPI_LPI_STATE_FLAGS_ENABLED			BIT(0)
drivers/acpi/acpi_lpss.c:45:#define LPSS_RESETS_RESET_FUNC		BIT(0)
drivers/acpi/acpi_lpss.c:65:#define LPSS_CLK			BIT(0)
drivers/acpi/acpi_lpss.c:120:#define LPSS_QUIRK_ALWAYS_POWER_ON	BIT(0)
drivers/acpi/acpi_tad.c:34:#define ACPI_TAD_AC_WAKE	BIT(0)
drivers/acpi/acpi_extlog.c:26:#define FLAG_OS_OPTIN		BIT(0)
drivers/edac/amd64_edac.h:169:#define DCSB_CS_ENABLE			BIT(0)
drivers/edac/amd64_edac.h:197:#define dct_high_range_enabled(pvt)	((pvt)->dct_sel_lo & BIT(0))
drivers/edac/amd64_edac.h:251:#define NBCAP_DCT_DUAL			BIT(0)
drivers/edac/amd64_edac.h:528:		return (tmp >> 1) & BIT(0);
drivers/edac/amd64_edac.h:530:	return (pvt)->dhar & BIT(0);
drivers/edac/altera_edac.h:201:#define ALTR_OCR_ECC_EN                 BIT(0)
drivers/edac/altera_edac.h:210:#define ALTR_L2_ECC_EN                  BIT(0)
drivers/edac/altera_edac.h:216:#define ALTR_A10_ECC_EN                 BIT(0)
drivers/edac/altera_edac.h:221:#define ALTR_A10_ECC_INITCOMPLETEA      BIT(0)
drivers/edac/altera_edac.h:227:#define ALTR_A10_ECC_SERRINTEN          BIT(0)
drivers/edac/altera_edac.h:230:#define ALTR_A10_ECC_INTMODE            BIT(0)
drivers/edac/altera_edac.h:233:#define ALTR_A10_ECC_SERRPENA           BIT(0)
drivers/edac/altera_edac.h:243:#define ALTR_A10_ECC_TSERRA             BIT(0)
drivers/edac/altera_edac.h:255:#define A10_SYSMGR_ECC_INTSTAT_L2         BIT(0)
drivers/edac/altera_edac.h:264:#define ALTR_A10_L2_ECC_EN_CTL          BIT(0)
drivers/edac/altera_edac.h:268:#define ALTR_A10_L2_ECC_SERR_PEND       BIT(0)
drivers/edac/altera_edac.h:269:#define ALTR_A10_L2_ECC_MERR_PEND       BIT(0)
drivers/edac/altera_edac.h:280:#define ALTR_A10_OCRAM_ECC_EN_CTL       (BIT(1) | BIT(0))
drivers/edac/altera_edac.h:283:#define ALTR_A10_COMMON_ECC_EN_CTL      BIT(0)
drivers/edac/altera_edac.h:293:#define ALTR_S10_ECC_EN                   BIT(0)
drivers/edac/altera_edac.h:298:#define ALTR_S10_ECC_SERRINTEN            BIT(0)
drivers/edac/altera_edac.h:301:#define ALTR_S10_ECC_INTMODE              BIT(0)
drivers/edac/altera_edac.h:304:#define ALTR_S10_ECC_SERRPENA             BIT(0)
drivers/edac/altera_edac.h:310:#define ALTR_S10_ECC_TSERRA               BIT(0)
drivers/edac/amd64_edac.c:273:		if (scrubval & BIT(0)) {
drivers/edac/amd64_edac.c:791:#define CS_EVEN_PRIMARY		BIT(0)
drivers/edac/amd64_edac.c:2002:	dct_offset_en		= (u8) ((dct_cont_base_reg >> 3) & BIT(0));
drivers/edac/amd64_edac.c:2024:	if (!(dct_cont_base_reg & BIT(0)) &&
drivers/edac/amd64_edac.c:2045:	leg_mmio_hole = (u8) (dct_cont_base_reg >> 1 & BIT(0));
drivers/edac/ti_edac.c:67:#define EMIF_SYS_ERR			BIT(0)
drivers/edac/thunderx_edac.c:75:#define L2C_CTL_DISIDXALIAS	BIT(0)
drivers/edac/thunderx_edac.c:111:#define LMC_INT_NXM_WR_MASK	BIT(0)
drivers/edac/thunderx_edac.c:152:#define LMC_INT_INTR_NXM_WR_ENA		BIT(0)
drivers/edac/thunderx_edac.c:160:#define LMC_CONTROL_RDIMM	BIT(0)
drivers/edac/thunderx_edac.c:682:	ret = pcim_iomap_regions(pdev, BIT(0), "thunderx_lmc");
drivers/edac/thunderx_edac.c:897:#define OCX_COM_LINK_REPLAY_SBE			BIT(0)
drivers/edac/thunderx_edac.c:974:#define OCX_LNE_CFG_RX_STAT_ENA			BIT(0)
drivers/edac/thunderx_edac.c:983:#define OCX_LANE_SERDES_LOCK_LOSS		BIT(0)
drivers/edac/thunderx_edac.c:1359:	ret = pcim_iomap_regions(pdev, BIT(0), "thunderx_ocx");
drivers/edac/thunderx_edac.c:1639:#define L2C_CBC_INT_RSDSBE	 BIT(0)
drivers/edac/thunderx_edac.c:1709:#define L2C_MCI_INT_VBFSBE	 BIT(0)
drivers/edac/thunderx_edac.c:1965:	ret = pcim_iomap_regions(pdev, BIT(0), "thunderx_l2c");
drivers/edac/r82600_edac.c:145:	if (info->eapr & BIT(0))
drivers/edac/r82600_edac.c:148:				 ((u32) BIT(0) & (u32) BIT(1)),
drivers/edac/r82600_edac.c:149:				 ((u32) BIT(0) & (u32) BIT(1)));
drivers/edac/r82600_edac.c:154:				 ((u32) BIT(0) & (u32) BIT(1)),
drivers/edac/r82600_edac.c:155:				 ((u32) BIT(0) & (u32) BIT(1)));
drivers/edac/r82600_edac.c:177:	if (info->eapr & BIT(0)) {	/* CE? */
drivers/edac/r82600_edac.c:283:	sdram_refresh_rate = dramcr & (BIT(0) | BIT(1));
drivers/edac/synopsys_edac.c:102:#define DDR_ECC_INTR_SUPPORT		BIT(0)
drivers/edac/synopsys_edac.c:938:						BIT(0)) << index);
drivers/edac/synopsys_edac.c:946:						BIT(0)) << index);
drivers/edac/synopsys_edac.c:954:						BIT(0)) << index);
drivers/edac/synopsys_edac.c:962:						& BIT(0)) << index);
drivers/edac/synopsys_edac.c:968:		rank = (hif_addr >> priv->rank_shift[0]) & BIT(0);
drivers/edac/cpc925_edac.c:61:	APIMASK_DART	= CPC925_BIT(0), /* DART Exception */
drivers/edac/cpc925_edac.c:87:	APIEXCP_DART	= CPC925_BIT(0), /* DART Exception */
drivers/edac/cpc925_edac.c:165:	MCCR_ECC_EN	= CPC925_BIT(0), /* ECC high and low check */
drivers/edac/cpc925_edac.c:214:	ERRCTRL_SERR_NF	= CPC925_BIT(0), /* system error */
drivers/edac/cpc925_edac.c:259:	BRGCTRL_DETSERR = CPC925_BIT(0), /* SERR on Secondary Bus */
drivers/edac/xgene_edac.c:36:#define  PMD0_MERR_MASK			BIT(0)
drivers/edac/xgene_edac.c:41:#define  MCU_CORR_ERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:100:#define  MCU_GECR_DEMANDUCINTREN_MASK	BIT(0)
drivers/edac/xgene_edac.c:112:#define  MCU_ESRR_CERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:123:#define  CSW_CSWCR_DUALMCB_MASK		BIT(0)
drivers/edac/xgene_edac.c:129:#define  MCBADDRMR_ADDRESS_MODE_MASK	BIT(0)
drivers/edac/xgene_edac.c:459:#define  MEMERR_CPU_ICFESR_CERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:466:#define  MEMERR_CPU_LSUESR_CERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:476:#define  MEMERR_CPU_MMUESR_CERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:492:#define  MEMERR_L2C_L2ESR_ERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:498:#define  MEMERR_L2C_L2RTOSR_ERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:999:#define  L3C_ESR_CERRINTR_MASK		BIT(0)
drivers/edac/xgene_edac.c:1004:#define  L3C_CERREN			BIT(0)
drivers/edac/xgene_edac.c:1275:#define  IOBAXIS0_ILLEGAL_ACCESS_MASK	BIT(0)
drivers/edac/xgene_edac.c:1279:#define  REQTYPE_RD(src)		(((src) & BIT(0)))
drivers/edac/xgene_edac.c:1293:#define  IOBPA_RDATA_CORRUPT_MASK	BIT(0)
drivers/edac/xgene_edac.c:1310:#define  WRERR_RESP_MASK		BIT(0)
drivers/edac/xgene_edac.c:1313:#define  REQTYPE_F2_RD(src)		((src) & BIT(0))
drivers/edac/xgene_edac.c:1320:#define  RD_ACCESS_ERR_MASK		BIT(0)
drivers/edac/xgene_edac.c:1329:#define  SEC_ERR_MASK			BIT(0)
drivers/edac/xgene_edac.c:1345:#define STICKYERR_MASK			BIT(0)
drivers/edac/ie31200_edac.c:119:#define IE31200_ERRSTS_CE		BIT(0)
drivers/edac/ie31200_edac.c:140:#define IE31200_ECCERRLOG_CE			BIT(0)
drivers/edac/i82443bxgx_edac.c:82:#define I82443BXGX_EAP_OFFSET_SBE  BIT(0)	/* Err at EAP was single-bit (W1TC) */
drivers/edac/i82443bxgx_edac.c:87:#define I82443BXGX_ERRCMD_OFFSET_SERR_ON_SBE BIT(0)	/* 1 = enable */
drivers/edac/i82443bxgx_edac.c:94:#define I82443BXGX_ERRSTS_OFFSET_SEF   BIT(0)	/* 1 = SBE occurred */
drivers/edac/i82443bxgx_edac.c:264:	switch ((dramc >> I82443BXGX_DRAMC_OFFSET_DT) & (BIT(0) | BIT(1))) {
drivers/edac/i82443bxgx_edac.c:287:		(BIT(0) | BIT(1)));
drivers/edac/amd76x_edac.c:203:		if (!(mba & BIT(0)))
drivers/edac/qcom_edac.c:57:#define SB_ECC_ERROR                    BIT(0)
drivers/edac/aspeed_edac.c:35:#define ASPEED_MCR_INTR_CTRL_ENABLE  (BIT(0) | BIT(1))
drivers/edac/bluefield_edac.c:29:#define MLXBF_ECC_ERR__SECC BIT(0)
drivers/edac/bluefield_edac.c:40:#define MLXBF_SYNDROM__DERR BIT(0)
drivers/edac/armada_xp_edac.c:53:#define SDRAM_ERR_ADDR_TYPE_MASK      BIT(0)
drivers/edac/armada_xp_edac.c:66:#define SDRAM_ERR_CAUSE_SBE_MASK      BIT(0)
drivers/soundwire/cadence_master.c:49:#define CDNS_MCP_CONTROL_BLOCK_WAKEUP		BIT(0)
drivers/soundwire/cadence_master.c:59:#define CDNS_MCP_CONFIG_UPDATE_BIT		BIT(0)
drivers/soundwire/cadence_master.c:91:#define CDNS_MCP_INT_TXF			BIT(0)
drivers/soundwire/cadence_master.c:100:#define CDNS_MCP_SLAVE_INTSTAT_NPRESENT		BIT(0)
drivers/soundwire/cadence_master.c:136:#define CDNS_MCP_RESP_ACK			BIT(0)
drivers/soundwire/intel.c:45:#define SDW_SHIM_LCTL_SPA		BIT(0)
drivers/soundwire/intel.c:69:#define SDW_SHIM_IOCTL_MIF		BIT(0)
drivers/soundwire/intel.c:79:#define SDW_SHIM_CTMCTL_DACTQE		BIT(0)
drivers/soundwire/intel.c:83:#define SDW_SHIM_WAKEEN_ENABLE		BIT(0)
drivers/soundwire/intel.c:84:#define SDW_SHIM_WAKESTS_STATUS		BIT(0)
drivers/tee/optee/optee_smc.h:206:#define OPTEE_SMC_NSEC_CAP_UNIPROCESSOR		BIT(0)
drivers/tee/optee/optee_smc.h:208:#define OPTEE_SMC_SEC_CAP_HAVE_RESERVED_SHM	BIT(0)
drivers/staging/rtl8192u/r8192U_dm.c:2292:	if (tmp1byte & BIT(6) || tmp1byte & BIT(0)) {
drivers/staging/rtl8192u/r8192U.h:59:#define COMP_TRACE              BIT(0)  /* Function call tracing. */
drivers/staging/rtl8192u/r8192U_hw.h:85:#define MAC_FILTER_MASK (BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(5) | \
drivers/staging/rtl8192u/r8192U_hw.h:105:#define	RCR_AAP			BIT(0)			// Accept all unicast packet
drivers/staging/rtl8192u/r8192U_hw.h:123:#define	SCR_TxUseDK		BIT(0)			//Force Tx Use Default Key
drivers/staging/rtl8192u/r8192U_hw.h:162:#define MSR_LINK_MASK      (BIT(0)|BIT(1))
drivers/staging/rtl8192u/r8192U_hw.h:172:#define RRSR_1M						BIT(0)
drivers/staging/rtl8192u/r8192U_hw.h:240:#define EPROM_R_BIT  BIT(0)
drivers/staging/iio/addac/adt7316.c:1744:		if (stat1 & BIT(0))
drivers/staging/iio/accel/adis16203.c:103:#define ADIS16203_MSC_CTRL_DATA_RDY_DIO1        BIT(0)
drivers/staging/iio/accel/adis16240.c:147:#define ADIS16240_MSC_CTRL_DATA_RDY_DIO2	BIT(0)
drivers/staging/iio/cdc/ad7746.c:44:#define AD7746_STATUS_RDYCAP		BIT(0)
drivers/staging/iio/cdc/ad7746.c:50:#define AD7746_CAPSETUP_CACHOP		BIT(0)
drivers/staging/iio/cdc/ad7746.c:60:#define AD7746_VTSETUP_VTCHOP		BIT(0)
drivers/staging/iio/adc/ad7192.c:55:#define AD7192_STAT_CH1		BIT(0) /* Channel 1 */
drivers/staging/iio/adc/ad7192.c:101:#define AD7192_CH_AIN1P_AIN2M	BIT(0) /* AIN1(+) - AIN2(-) */
drivers/staging/iio/adc/ad7192.c:140:#define AD7192_GPOCON_P0DAT	BIT(0) /* P0 state */
drivers/staging/iio/adc/ad7280a.c:73:#define AD7280A_CTRL_HB_PWRDN_SW			BIT(0)
drivers/staging/iio/adc/ad7280a.c:85:#define AD7280A_CTRL_LB_DAISY_CHAIN_RB_EN		BIT(0)
drivers/staging/iio/adc/ad7280a.h:27:#define AD7280A_ALERT_REMOVE_AUX5		BIT(0)
drivers/staging/fsl-dpaa2/ethsw/dpsw.h:468:#define DPSW_FDB_ENTRY_TYPE_DYNAMIC  BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:7:#define DE_STATE1_DE_ABORT                               BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:43:#define SYSTEM_CTRL_PANEL_TRISTATE                    BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:76:#define MISC_CTRL_EMBEDDED_LOCALMEM_OFF               BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:110:#define GPIO_MUX_0                                    BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:249:#define RAW_INT_VGA_VSYNC                             BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:271:#define INT_STATUS_VGA_VSYNC                          BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:293:#define INT_MASK_VGA_VSYNC                            BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:330:#define CURRENT_GATE_DMA                              BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:353:#define MODE0_GATE_DMA                                BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:376:#define MODE1_GATE_DMA                                BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:468:#define GPIO_DATA_0                                     BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:502:#define GPIO_DATA_DIRECTION_0                           BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:525:#define GPIO_INTERRUPT_SETUP_ENABLE_25                  BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1250:#define I2C_CTRL_EN                                     BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1256:#define I2C_STATUS_BSY                                  BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1263:#define I2C_SLAVE_ADDRESS_RW                            BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1306:#define ZV0_CAPTURE_CTRL_CAP                            BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1381:#define ZV1_CAPTURE_CTRL_CAP                            BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1441:#define DMA_ABORT_INTERRUPT_INT_0                       BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1449:#define GPIO_DATA_SM750LE_0                             BIT(0)
drivers/staging/sm750fb/ddk750_reg.h:1453:#define GPIO_DATA_DIRECTION_SM750LE_0                   BIT(0)
drivers/staging/sm750fb/sm750_accel.h:180:#define DE_STATUS_2D                                    BIT(0)
drivers/staging/media/omap4iss/iss_ipipeif.h:21:#define IPIPEIF_OUTPUT_MEMORY			BIT(0)
drivers/staging/media/omap4iss/iss_ipipe.h:20:#define IPIPE_OUTPUT_VP				BIT(0)
drivers/staging/media/omap4iss/iss_csi2.h:115:#define CSI2_OUTPUT_IPIPEIF	BIT(0)
drivers/staging/media/omap4iss/iss_resizer.h:21:#define RESIZER_OUTPUT_MEMORY			BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:21:#define ISS_HL_SYSCONFIG_SOFTRESET			BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:52:#define ISS_CLKCTRL_SIMCOP				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:62:#define ISS_CLKSTAT_SIMCOP				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:102:#define CSI2_SYSSTATUS_RESET_DONE			BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:115:#define CSI2_IRQ_CONTEXT0				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:189:#define CSI2_COMPLEXIO_IRQ_ERRSOTHS1			BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:211:#define CSI2_CTX_CTRL1_CTX_EN				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:250:#define CSI2_CTX_IRQ_FS					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:313:#define ISIF_SYNCEN_SYEN				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:395:#define IPIPEIF_CFG2_INTSW				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:401:#define IPIPE_SRC_EN_EN					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:405:#define IPIPE_SRC_MODE_OST				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:448:#define IPIPE_GCK_MMR_REG				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:454:#define IPIPE_GCK_PIX_G0				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:633:#define IPIPE_YUV_PHS_POS				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:751:#define RSZ_SRC_EN_SRC_EN				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:754:#define RSZ_SRC_MODE_OST				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:759:#define RSZ_SRC_FMT0_SEL				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:772:#define RSZ_GCK_MMR_MMR					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:775:#define RSZ_GCK_SDR_CORE				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:790:#define RSZ_SEQ_HRVA					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:794:#define RZA_MODE_ONE_SHOT				BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:858:#define RSZ_EN_EN					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:861:#define RSZ_420_YEN					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:878:#define RSZ_V_TYP_Y					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:890:#define RSZ_H_TYP_Y					BIT(0)
drivers/staging/media/omap4iss/iss_regs.h:897:#define RSZ_DWN_EN_DWN_EN				BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:93:#define     VEPU_REG_AXI_CTRL_BIRST_DISABLE		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:188:#define     VEPU_REG_SIZE_TABLE_PRESENT			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:199:#define     VEPU_REG_CONSTRAINED_INTRA_PREDICTION	BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:237:#define     VEPU_REG_SPLIT_MV_MODE_EN			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:254:#define     VEPU_REG_MVC_INTER_VIEW_FLAG		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:263:#define     VEPU_REG_ENCODE_ENABLE			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:303:#define     VEPU_REG_INTERRUPT_BIT			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:320:#define     VDPU_REG_CONFIG_TILED_MODE_MSB(x)		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:321:#define     VDPU_REG_CONFIG_DEC_OUT_TILED_E		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:338:#define     VDPU_REG_CONFIG_DEC_IN_ENDIAN		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:349:#define     VDPU_REG_INTERRUPT_DEC_IRQ			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:385:#define     VDPU_REG_INTERRUPT_DEC_E			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:409:#define     VDPU_REG_ADDR_REF_TOPC_E			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:485:#define     VDPU_REG_DEC_CTRL2_FIELDPIC_FLAG_E		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:551:#define     VDPU_REG_VP8_GREF_SIGN_BIAS			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:552:#define     VDPU_REG_VP8_AREF_SIGN_BIAS			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_regs.h:559:#define     VDPU_REG_FWD_PIC1_SEGMENT_E			BIT(0)
drivers/staging/media/hantro/hantro.h:48:#define HANTRO_JPEG_ENCODER	BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:24:#define     G1_REG_INTERRUPT_DEC_E			BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:79:#define     G1_REG_DEC_CTRL1_PIC_REFER_FLAG		BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:86:#define     G1_REG_DEC_CTRL2_FIELDPIC_FLAG_E		BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:105:#define     G1_REG_DEC_CTRL2_FRAME_PRED_DCT		BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:115:#define     G1_REG_DEC_CTRL2_CB_DC_VLCTABLE3		BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:213:#define     G1_REG_FWD_PIC1_SEGMENT_E			BIT(0)
drivers/staging/media/hantro/hantro_g1_regs.h:233:#define     G1_REG_ADDR_REF_TOPC_E			BIT(0)
drivers/staging/media/hantro/hantro_g1_mpeg2_dec.c:23:#define G1_REG_DEC_E(v)			((v) ? BIT(0) : 0)
drivers/staging/media/hantro/hantro_g1_mpeg2_dec.c:62:#define G1_REG_FRAME_PRED_DCT(v)	((v) ? BIT(0) : 0)
drivers/staging/media/hantro/rk3399_vpu_hw_mpeg2_dec.c:23:#define VDPU_REG_DEC_E(v)		((v) ? BIT(0) : 0)
drivers/staging/media/hantro/rk3399_vpu_hw_mpeg2_dec.c:44:#define VDPU_REG_DEC_IN_ENDIAN(v)	((v) ? BIT(0) : 0)
drivers/staging/media/hantro/rk3399_vpu_hw_mpeg2_dec.c:72:#define VDPU_REG_FRAME_PRED_DCT(v)	((v) ? BIT(0) : 0)
drivers/staging/media/hantro/rk3399_vpu_hw_vp8_dec.c:32:#define     VDPU_REG_CONFIG_DEC_IN_ENDIAN		BIT(0)
drivers/staging/media/hantro/rk3399_vpu_hw_vp8_dec.c:61:#define     VDPU_REG_VP8_GREF_SIGN_BIAS			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_hw_vp8_dec.c:62:#define     VDPU_REG_VP8_AREF_SIGN_BIAS			BIT(0)
drivers/staging/media/hantro/rk3399_vpu_hw_vp8_dec.c:69:#define     VDPU_REG_FWD_PIC1_SEGMENT_E			BIT(0)
drivers/staging/media/hantro/hantro_h1_regs.h:16:#define     H1_REG_INTERRUPT_BIT			BIT(0)
drivers/staging/media/hantro/hantro_h1_regs.h:25:#define     H1_REG_AXI_CTRL_INPUT_SWAP8			BIT(0)
drivers/staging/media/hantro/hantro_h1_regs.h:46:#define     H1_REG_ENC_CTRL_EN_BIT			BIT(0)
drivers/staging/media/hantro/hantro_h1_regs.h:59:#define    H1_REG_ENC_CTRL0_CONSTR_INTRA_PRED		BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:55:#define AL5_MCU_RESET_SOFT              BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:58:#define AL5_MCU_RESET_MODE_SLEEP        BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:61:#define AL5_MCU_STA_SLEEP               BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:73:#define AL5_ITC_CPU_IRQ_STA_TRIGGERED   BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:331:#define AL_OPT_WPP			BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:456:#define AL_OPT_USE_QP_TABLE		BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:468:#define AL_OPT_SCENE_CHANGE		BIT(0)
drivers/staging/media/allegro-dvt/allegro-core.c:884:	regmap_write(dev->regmap, AL5_MCU_INTERRUPT, BIT(0));
drivers/staging/media/allegro-dvt/allegro-core.c:1870:	return regmap_write(dev->regmap, AL5_ITC_CPU_IRQ_MSK, BIT(0));
drivers/staging/media/allegro-dvt/allegro-core.c:1900:	err = regmap_write(dev->regmap, AL5_MCU_WAKEUP, BIT(0));
drivers/staging/media/ipu3/ipu3-abi.h:46:#define IMGU_PM_CTRL_START			BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:66:#define IMGU_STATE_HALT_STS			BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:79:#define IMGU_CTRL_RST				BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:122:#define IMGU_GP_STRMON_STAT_SP1_PORT_SP12DMA		BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:129:#define IMGU_GP_STRMON_STAT_SP2_PORT_SP22DMA		BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:134:#define IMGU_GP_STRMON_STAT_ISP_PORT_ISP2DMA		BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:140:#define IMGU_GP_STRMON_STAT_MOD_PORT_SP12DMA		BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:170:#define IMGU_IRQCTRL_IRQ_SP1			BIT(0)
drivers/staging/media/ipu3/ipu3-abi.h:270:#define IMGU_ABI_PORT_CONFIG_TYPE_INPUT_HOST	BIT(0)
drivers/staging/media/imx/imx6-mipi-csi2.c:76:#define PHY_TESTCLR		BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:52:#define MIPI_CSIS_CMN_CTRL_ENABLE		BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:64:#define MIPI_CSIS_CLK_CTRL_WCLK_SRC		BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:81:#define MIPI_CSIS_INTMSK_ERR_UNKNOWN	BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:101:#define MIPI_CSIS_INTSRC_ERR_UNKNOWN	BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:109:#define MIPI_CSIS_DPHYSTATUS_STOPSTATE_CLK	BIT(0)
drivers/staging/media/imx/imx7-mipi-csis.c:120:#define MIPI_CSIS_DPHYCTRL_ENABLE_CLK		BIT(0)
drivers/staging/media/imx/imx7-media-csi.c:69:#define BIT_PIXEL_BIT		BIT(0)
drivers/staging/media/imx/imx7-media-csi.c:86:#define BIT_ECC_AUTO_EN		BIT(0)
drivers/staging/media/imx/imx7-media-csi.c:109:#define BIT_DRDY		BIT(0)
drivers/staging/media/imx/imx7-media-csi.c:129:#define BIT_NTSC_EN			BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus_regs.h:99:	((v) ? BIT(0) : 0)
drivers/staging/media/sunxi/cedrus/cedrus_regs.h:195:#define VE_DEC_MPEG_STATUS_SUCCESS		BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus_regs.h:247:#define VE_H264_PPS_TRANSFORM_8X8_MODE		BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus_regs.h:266:#define VE_H264_CTRL_SLICE_DECODE_INT		BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus.h:29:#define CEDRUS_CAPABILITY_UNTILED	BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus.h:31:#define CEDRUS_QUIRK_NO_DMA_OFFSET	BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus_video.c:27:#define CEDRUS_DECODE_SRC	BIT(0)
drivers/staging/media/sunxi/cedrus/cedrus_h264.c:206:			sram_array[i] |= BIT(0);
drivers/staging/media/meson/vdec/esparser.c:29:	#define ES_PARSER_START		BIT(0)
drivers/staging/rtl8723bs/core/rtw_ap.c:147:		if (pstapriv->tim_bitmap & BIT(0))/* for bc/mc frames */
drivers/staging/rtl8723bs/core/rtw_ap.c:148:			*dst_ie++ = BIT(0);/* bitmap ctrl */
drivers/staging/rtl8723bs/core/rtw_ap.c:1129:				psecuritypriv->wpa_psk |= BIT(0);
drivers/staging/rtl8723bs/core/rtw_cmd.c:1718:			if (pstapriv->tim_bitmap & BIT(0))
drivers/staging/rtl8723bs/core/rtw_cmd.c:1721:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/staging/rtl8723bs/core/rtw_cmd.c:1722:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/staging/rtl8723bs/core/rtw_ieee80211.c:1251:		else if (MCS_rate[0] & BIT(0))
drivers/staging/rtl8723bs/core/rtw_ieee80211.c:1269:			else if (MCS_rate[1] & BIT(0))
drivers/staging/rtl8723bs/core/rtw_ieee80211.c:1286:			else if (MCS_rate[0] & BIT(0))
drivers/staging/rtl8723bs/core/rtw_xmit.c:2448:			if (!(pstapriv->tim_bitmap & BIT(0)))
drivers/staging/rtl8723bs/core/rtw_xmit.c:2451:			pstapriv->tim_bitmap |= BIT(0);/*  */
drivers/staging/rtl8723bs/core/rtw_xmit.c:2452:			pstapriv->sta_dz_bitmap |= BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2494:				wmmps_ac = psta->uapsd_bk&BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2498:				wmmps_ac = psta->uapsd_vi&BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2502:				wmmps_ac = psta->uapsd_vo&BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2507:				wmmps_ac = psta->uapsd_be&BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2711:			update_mask = BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2765:			if (pstapriv->tim_bitmap & BIT(0)) {
drivers/staging/rtl8723bs/core/rtw_xmit.c:2771:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2772:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/staging/rtl8723bs/core/rtw_xmit.c:2855:			/* update_mask = BIT(0); */
drivers/staging/rtl8723bs/core/rtw_recv.c:1120:			wmmps_ac = psta->uapsd_bk&BIT(0);
drivers/staging/rtl8723bs/core/rtw_recv.c:1124:			wmmps_ac = psta->uapsd_vi&BIT(0);
drivers/staging/rtl8723bs/core/rtw_recv.c:1128:			wmmps_ac = psta->uapsd_vo&BIT(0);
drivers/staging/rtl8723bs/core/rtw_recv.c:1133:			wmmps_ac = psta->uapsd_be&BIT(0);
drivers/staging/rtl8723bs/core/rtw_wlan_util.c:912:				/* acm_mask |= (ACM? BIT(0):0); */
drivers/staging/rtl8723bs/core/rtw_efuse.c:137:	if (!(word_en & BIT(0)))
drivers/staging/rtl8723bs/core/rtw_efuse.c:413:	if (!(word_en&BIT(0))) {
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1339:	} else if ((psecuritypriv->wpa_psk & BIT(0)) && elems.wpa_ie) {
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1348:			pstat->wpa_psk |= BIT(0);
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1467:						if (pstat->qos_info&BIT(0))
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1468:							pstat->uapsd_vo = BIT(0)|BIT(1);
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1473:							pstat->uapsd_vi = BIT(0)|BIT(1);
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1478:							pstat->uapsd_bk = BIT(0)|BIT(1);
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:1483:							pstat->uapsd_be = BIT(0)|BIT(1);
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:4003:				le_tmp = cpu_to_le16(BA_para_set & ~BIT(0));
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:4005:				le_tmp = cpu_to_le16(BA_para_set | BIT(0));
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:4534:	if (val16 & BIT(0)) {
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:6021:		pmlmeinfo->state &= ~(BIT(0)|BIT(1));/*  clear state */
drivers/staging/rtl8723bs/core/rtw_mlme_ext.c:6685:	if ((pstapriv->tim_bitmap&BIT(0)) && (psta_bmc->sleepq_len > 0)) {
drivers/staging/rtl8723bs/include/hal_com_reg.h:676:#define RATE_1M					BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1062:#define ISO_MD2PP				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1076:#define FEN_BBRSTB				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1094:#define PFM_LDALL				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1122:#define ANAD16V_EN				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1135:#define RF_EN					BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1141:#define LDV12_EN				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1163:#define MCUFWDL_EN				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1176:#define XCLK_VLD				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1208:#define EFS_HCI_SEL				(BIT(0)|BIT(1))
drivers/staging/rtl8723bs/include/hal_com_reg.h:1238:#define HCI_TXDMA_EN			BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1274:#define RXDMA_ARBBW_EN		BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1284:#define HQSEL_VOQ				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1368:/* define RXPKT_RELEASE_POLL			BIT(0) */
drivers/staging/rtl8723bs/include/hal_com_reg.h:1421:#define DIS_ATIM					BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1431:#define AcmHw_HwEn				BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1456:#define TSFRST					BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1467:#define AAP						BIT(0)
drivers/staging/rtl8723bs/include/hal_com_reg.h:1496:#define SCR_TxUseDK				BIT(0)			/* Force Tx Use Default Key */
drivers/staging/rtl8723bs/include/rtw_debug.h:24:#define _module_rtl871x_xmit_c_		BIT(0)
drivers/staging/rtl8723bs/include/ieee80211.h:49:#define WLAN_STA_AUTH BIT(0)
drivers/staging/rtl8723bs/include/ieee80211.h:92:#define WPA_CIPHER_NONE		BIT(0)
drivers/staging/rtl8723bs/include/ieee80211.h:159:	WIRELESS_11B = BIT(0), /*  tx: cck only , rx: cck only, hw: cck */
drivers/staging/rtl8723bs/include/ieee80211.h:304:#define RTW_ERP_INFO_NON_ERP_PRESENT BIT(0)
drivers/staging/rtl8723bs/include/drv_types.h:73:#define SPEC_DEV_ID_NONE BIT(0)
drivers/staging/rtl8723bs/include/wifi.h:606:#define cap_ESS BIT(0)
drivers/staging/rtl8723bs/include/wifi.h:816:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_OFF_MASK	((u8) BIT(0) | BIT(1))
drivers/staging/rtl8723bs/include/wifi.h:817:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_ABOVE		((u8) BIT(0))
drivers/staging/rtl8723bs/include/wifi.h:818:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_BELOW		((u8) BIT(0) | BIT(1))
drivers/staging/rtl8723bs/include/wifi.h:971:#define	P2P_INVITATION_FLAGS_PERSISTENT			BIT(0)
drivers/staging/rtl8723bs/include/wifi.h:981:#define	P2P_DEVCAP_SERVICE_DISCOVERY		BIT(0)
drivers/staging/rtl8723bs/include/wifi.h:989:#define	P2P_GRPCAP_GO							BIT(0)
drivers/staging/rtl8723bs/include/hal_com_h2c.h:126:#define FW_WOWLAN_FUN_EN			BIT(0)
drivers/staging/rtl8723bs/include/hal_com_h2c.h:135:#define FW_WOWLAN_GPIO_WAKEUP_EN		BIT(0)
drivers/staging/rtl8723bs/include/hal_com_h2c.h:138:#define FW_REMOTE_WAKE_CTRL_EN			BIT(0)
drivers/staging/rtl8723bs/include/hal_com_h2c.h:141:#define FW_WOWLAN_KEEP_ALIVE_EN			BIT(0)
drivers/staging/rtl8723bs/include/hal_com_h2c.h:145:#define FW_REMOTE_WAKE_CTRL_EN			BIT(0)
drivers/staging/rtl8723bs/include/hal_com.h:182:#define TX_SELE_HQ			BIT(0)		/*  High Queue */
drivers/staging/rtl8723bs/include/rtw_pwrctrl.h:27:#define XMIT_ALIVE	BIT(0)
drivers/staging/rtl8723bs/include/rtw_pwrctrl.h:60:#define PS_DPS				BIT(0)
drivers/staging/rtl8723bs/include/rtw_pwrctrl.h:113:#define	RT_RF_OFF_LEVL_ASPM			BIT(0)	/*  PCI ASPM */
drivers/staging/rtl8723bs/include/rtw_io.h:41:#define _IO_DONE_		BIT(0)
drivers/staging/rtl8723bs/include/rtw_io.h:73:#define _INTF_ASYNC_	BIT(0)	/* support async io */
drivers/staging/rtl8723bs/include/HalPwrSeqCmd.h:59:#define	PWR_INTF_SDIO_MSK		BIT(0)
drivers/staging/rtl8723bs/include/HalPwrSeqCmd.h:62:#define	PWR_INTF_ALL_MSK		(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/staging/rtl8723bs/include/HalPwrSeqCmd.h:67:#define	PWR_FAB_TSMC_MSK		BIT(0)
drivers/staging/rtl8723bs/include/HalPwrSeqCmd.h:69:#define	PWR_FAB_ALL_MSK			(BIT(0)|BIT(1)|BIT(2)|BIT(3))
drivers/staging/rtl8723bs/include/HalPwrSeqCmd.h:74:#define	PWR_CUT_TESTCHIP_MSK	BIT(0)
drivers/staging/rtl8723bs/include/sta_info.h:178:	u8 uapsd_bk;/* BIT(0): Delivery enabled, BIT(1): Trigger enabled */
drivers/staging/rtl8723bs/hal/sdio_halinit.c:189:	value8 &= ~BIT(0); /*  BIT_SW_DPDT_SEL_DATA, DPDT_SEL default configuration */
drivers/staging/rtl8723bs/hal/sdio_halinit.c:780:		reg_val &= ~(BIT(0) | BIT(1));
drivers/staging/rtl8723bs/hal/sdio_halinit.c:1054:	u1bTmp &= ~BIT(0);
drivers/staging/rtl8723bs/hal/sdio_halinit.c:1057:	u1bTmp |= BIT(0);
drivers/staging/rtl8723bs/hal/sdio_halinit.c:1097:					val8 |= BIT(0);
drivers/staging/rtl8723bs/hal/Hal8723BReg.h:432:#define	AcmHw_HwEn_8723B		BIT(0)
drivers/staging/rtl8723bs/hal/odm.h:595:	ODM_BOARD_MINICARD   = BIT(0), /*  0 = non-mini card, 1 = mini card. */
drivers/staging/rtl8723bs/hal/odm.h:607:	ODM_PACKAGE_QFN68        = BIT(0),
drivers/staging/rtl8723bs/hal/odm.h:614:	TYPE_GPA1 = BIT(1)|BIT(0)
drivers/staging/rtl8723bs/hal/odm.h:619:	TYPE_APA1 = BIT(1)|BIT(0)
drivers/staging/rtl8723bs/hal/odm.h:624:	TYPE_GLNA1 = BIT(2)|BIT(0),
drivers/staging/rtl8723bs/hal/odm.h:626:	TYPE_GLNA3 = BIT(3)|BIT(2)|BIT(1)|BIT(0)
drivers/staging/rtl8723bs/hal/odm.h:631:	TYPE_ALNA1 = BIT(2)|BIT(0),
drivers/staging/rtl8723bs/hal/odm.h:633:	TYPE_ALNA3 = BIT(3)|BIT(2)|BIT(1)|BIT(0)
drivers/staging/rtl8723bs/hal/rtl8723b_cmd.c:1131:			u1H2CPwrModeParm[H2C_PWRMODE_LEN-1] = BIT(0) | ((pmlmeext->DrvBcnEarly<<1)&0x0E) |((pmlmeext->DrvBcnTimeOut<<4)&0xf0) ;
drivers/staging/rtl8723bs/hal/rtl8723b_cmd.c:1940:		v8 |= BIT(0); /*  ENSWBCN */
drivers/staging/rtl8723bs/hal/rtl8723b_cmd.c:2015:		v8 &= ~BIT(0); /*  ~ENSWBCN */
drivers/staging/rtl8723bs/hal/rtl8723b_cmd.c:2255:	val8 |= BIT(0); /*  ENSWBCN */
drivers/staging/rtl8723bs/hal/rtl8723b_cmd.c:2324:	val8 &= ~BIT(0); /*  ~ENSWBCN */
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:200:	io_rst &= ~BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:210:	io_rst |= BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:790:		if (tempval & BIT(0)) { /*  SDIO local register is suspend */
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:794:			tempval &= ~BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:1401:	if (!(word_en & BIT(0))) {
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:1409:			badworden &= (~BIT(0));
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:2005:	pHalData->RegReg542 |= BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:2022:	pHalData->RegReg542 &= ~BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:2654:			pHalData->EEPROMBluetoothAntNum = tempval & BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:3387:			rtw_write8(padapter, REG_DUAL_TSF_RST, BIT(0));
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:3506:	rtw_write8(padapter, REG_DUAL_TSF_RST, BIT(0));
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:4181:			val8 |= BIT(0);
drivers/staging/rtl8723bs/hal/rtl8723b_hal_init.c:4265:			*val = (BIT(0) & val8) ? true : false;
drivers/staging/rtl8723bs/os_dep/ioctl_linux.c:3183:							DBG_871X("extra_arg = 1  - disable DIG- BIT(0)\n");
drivers/staging/rtl8723bs/os_dep/ioctl_linux.c:3905:		nonerp_set : BIT(0)
drivers/staging/rtl8723bs/os_dep/ioctl_cfg80211.c:3160:		if (pwdev_priv->invit_info.flags & BIT(0)
drivers/staging/ralink-gdma/ralink-gdma.c:37:#define GDMA_REG_CTRL0_SW_MODE          BIT(0)
drivers/staging/ralink-gdma/ralink-gdma.c:49:#define GDMA_REG_CTRL1_MASK		BIT(0)
drivers/staging/ralink-gdma/ralink-gdma.c:59:#define GDMA_REG_GCT_ARBIT_RR		BIT(0)
drivers/staging/wlan-ng/p80211mgmt.h:200:#define WLAN_GET_MGMT_CAP_INFO_ESS(n)		((n) & BIT(0))
drivers/staging/wlan-ng/hfa384x.h:82:#define		HFA384x_WEPFLAGS_PRIVINVOKED		((u16)BIT(0))
drivers/staging/wlan-ng/hfa384x.h:503:#define		HFA384x_TXSTATUS_RETRYERR		((u16)BIT(0))
drivers/staging/wlan-ng/hfa384x.h:565:#define		HFA384x_RXSTATUS_FCSERR			((u16)BIT(0))
drivers/staging/wlan-ng/hfa384x.h:676:#define HFA384x_CHINFORESULT_BSSACTIVE	BIT(0)
drivers/staging/wlan-ng/prism2mgmt.c:92:		return BIT(0);
drivers/staging/ks7010/ks7010_sdio.c:70:#define INT_READ_SIZE          BIT(0)
drivers/staging/ks7010/eap_packet.h:55:#define WPA_KEY_INFO_TYPE_HMAC_MD5_RC4 BIT(0)
drivers/staging/ks7010/ks_wlan.h:63:#define SME_MODE_SET	    BIT(0)
drivers/staging/kpc2000/kpc2000_i2c.c:117:#define FEATURE_SMBUS_PEC       BIT(0)
drivers/staging/kpc2000/kpc_dma/kpc_dma_driver.h:69:#define ENG_CTL_IRQ_ENABLE              BIT(0)
drivers/staging/kpc2000/kpc_dma/kpc_dma_driver.h:130:#define DMA_DESC_CTL_IRQONDONE      BIT(0)
drivers/staging/kpc2000/kpc_dma/kpc_dma_driver.h:138:#define DMA_DESC_STS_COMPLETE       BIT(0)
drivers/staging/kpc2000/kpc_dma/kpc_dma_driver.h:142:#define DMA_DESC_ESTS_UNSUCCESSFUL  BIT(0)
drivers/staging/vt6655/baseband.c:2022:			MACvRegBitsOn(iobase, MAC_REG_PAPEDELAY, BIT(0));
drivers/staging/vt6655/baseband.c:2062:		MACvRegBitsOn(iobase, MAC_REG_PAPEDELAY, BIT(0));
drivers/staging/vt6655/baseband.c:2277:	byOrgData |= BIT(0);
drivers/staging/vt6655/baseband.c:2299:	byOrgData &= ~(BIT(0));
drivers/staging/mt7621-pci/pci-mt7621.c:81:#define PCIE_REVISION_ID		BIT(0)
drivers/staging/mt7621-pci/pci-mt7621.c:84:#define PCIE_BAR_ENABLE			BIT(0)
drivers/staging/mt7621-pci/pci-mt7621.c:87:#define PCIE_PORT_LINKUP		BIT(0)
drivers/staging/olpc_dcon/olpc_dcon.h:13:#define MODE_PASSTHRU	BIT(0)
drivers/staging/olpc_dcon/olpc_dcon.h:39:#define MEM_DLL_CLOCK_DELAY	BIT(0)
drivers/staging/olpc_dcon/olpc_dcon.h:43:#define MEM_SOFT_RESET		BIT(0)
drivers/staging/greybus/audio_apbridgea.h:39:#define AUDIO_APBRIDGEA_PCM_FMT_8			BIT(0)
drivers/staging/greybus/audio_apbridgea.h:45:#define AUDIO_APBRIDGEA_PCM_RATE_5512			BIT(0)
drivers/staging/greybus/audio_apbridgea.h:59:#define AUDIO_APBRIDGEA_DIRECTION_TX			BIT(0)
drivers/staging/greybus/audio_codec.h:101:#define GB_PLAYBACK	BIT(0)
drivers/staging/mt7621-dma/mtk-hsdma.c:72:#define HSDMA_GLO_TX_DMA		BIT(0)
drivers/staging/mt7621-dma/mtk-hsdma.c:108:#define HSDMA_INT_TX_Q0			BIT(0)
drivers/staging/rtl8188eu/core/rtw_ap.c:124:	if (pstapriv->tim_bitmap & BIT(0))/* for bc/mc frames */
drivers/staging/rtl8188eu/core/rtw_ap.c:125:		*dst_ie++ = BIT(0);/* bitmap ctrl */
drivers/staging/rtl8188eu/core/rtw_ap.c:866:				psecuritypriv->wpa_psk |= BIT(0);
drivers/staging/rtl8188eu/core/rtw_cmd.c:1036:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/staging/rtl8188eu/core/rtw_cmd.c:1037:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/staging/rtl8188eu/core/rtw_ieee80211.c:1036:		else if (MCS_rate[0] & BIT(0))
drivers/staging/rtl8188eu/core/rtw_ieee80211.c:1054:			else if (MCS_rate[1] & BIT(0))
drivers/staging/rtl8188eu/core/rtw_ieee80211.c:1071:			else if (MCS_rate[0] & BIT(0))
drivers/staging/rtl8188eu/core/rtw_xmit.c:1670:			pstapriv->tim_bitmap |= BIT(0);/*  */
drivers/staging/rtl8188eu/core/rtw_xmit.c:1671:			pstapriv->sta_dz_bitmap |= BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1698:				wmmps_ac = psta->uapsd_bk & BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1702:				wmmps_ac = psta->uapsd_vi & BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1706:				wmmps_ac = psta->uapsd_vo & BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1711:				wmmps_ac = psta->uapsd_be & BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1875:		update_mask = BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1923:			pstapriv->tim_bitmap &= ~BIT(0);
drivers/staging/rtl8188eu/core/rtw_xmit.c:1924:			pstapriv->sta_dz_bitmap &= ~BIT(0);
drivers/staging/rtl8188eu/core/rtw_recv.c:895:			wmmps_ac = psta->uapsd_bk&BIT(0);
drivers/staging/rtl8188eu/core/rtw_recv.c:899:			wmmps_ac = psta->uapsd_vi&BIT(0);
drivers/staging/rtl8188eu/core/rtw_recv.c:903:			wmmps_ac = psta->uapsd_vo&BIT(0);
drivers/staging/rtl8188eu/core/rtw_recv.c:908:			wmmps_ac = psta->uapsd_be&BIT(0);
drivers/staging/rtl8188eu/core/rtw_efuse.c:320:	if (!(word_en & BIT(0))) {
drivers/staging/rtl8188eu/core/rtw_efuse.c:328:			badworden &= (~BIT(0));
drivers/staging/rtl8188eu/core/rtw_efuse.c:658:	if (((pTargetPkt->word_en & BIT(0)) == 0) &&
drivers/staging/rtl8188eu/core/rtw_efuse.c:659:	    ((pCurPkt->word_en & BIT(0)) == 0))
drivers/staging/rtl8188eu/core/rtw_efuse.c:660:		match_word_en &= ~BIT(0);				/*  enable word 0 */
drivers/staging/rtl8188eu/core/rtw_efuse.c:802:	if (!(word_en & BIT(0)))
drivers/staging/rtl8188eu/core/rtw_efuse.c:863:	if (!(word_en & BIT(0))) {
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:1659:				BA_para_set = BA_para_set & ~BIT(0);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:1661:				BA_para_set = BA_para_set | BIT(0);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:2142:	if (val16 & BIT(0)) {
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3049:	} else if ((psecuritypriv->wpa_psk & BIT(0)) && elems.wpa_ie) {
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3057:			pstat->wpa_psk |= BIT(0);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3164:						if (pstat->qos_info & BIT(0))
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3165:							pstat->uapsd_vo = BIT(0)|BIT(1);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3170:							pstat->uapsd_vi = BIT(0)|BIT(1);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3175:							pstat->uapsd_bk = BIT(0)|BIT(1);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:3180:							pstat->uapsd_be = BIT(0)|BIT(1);
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:4847:		pmlmeinfo->state &= ~(BIT(0)|BIT(1));/*  clear state */
drivers/staging/rtl8188eu/core/rtw_mlme_ext.c:5410:		if ((pstapriv->tim_bitmap & BIT(0)) && (psta_bmc->sleepq_len > 0)) {
drivers/staging/rtl8188eu/include/hal_intf.h:15:	RTW_PCIE	= BIT(0),
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:464:#define	HSIMR_GPIO12_0_INT_EN		BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:471:#define	HSISR_GPIO12_0_INT		BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:500:#define CMD_INIT_LLT			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:511:#define	RRSR_1M				BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:534:#define	HAL92C_WOL_PTK_UPDATE_EVENT	BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:570:#define	WOW_PMEN			BIT(0) /*  Power management Enable. */
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:602:#define	IMR_ROK_88E			BIT(0)	/*  Receive DMA OK */
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:666:#define		StopVO				BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:694:#define	RCR_AAP			BIT(0)	/* Accept all unicast packet */
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:711:#define ISO_MD2PP			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:724:#define FEN_BBRSTB			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:742:#define PFM_LDALL			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:770:#define ANAD16V_EN			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:785:#define RF_EN				BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:790:#define LDV12_EN			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:818:#define MCUFWDL_EN			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:830:#define XCLK_VLD			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:855:#define	EFS_HCI_SEL			(BIT(0) | BIT(1))
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:884:#define HCI_TXDMA_EN			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:919:#define RXDMA_ARBBW_EN			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:929:#define HQSEL_VOQ			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1028:#define	AcmHw_HwEn		BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1047:#define TSFRST			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1057:#define AAP			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1084:#define	SCR_TxUseDK		BIT(0)	/* Force Tx Use Default Key */
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1162:#define SDIO_HIMR_RX_REQUEST_MSK		BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1188:#define SDIO_HISR_RX_REQUEST			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1222:#define HCI_SUS_CTRL			BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1258:#define	WL_HWPDN_EN				BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_spec.h:1284:#define	HAL92C_EN_PKT_LIFE_TIME_VO		BIT(0)
drivers/staging/rtl8188eu/include/rtw_debug.h:25:#define _module_rtl871x_xmit_c_		BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:48:#define WLAN_STA_AUTH BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:96:#define WPA_CIPHER_NONE		BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:145:	WIRELESS_11B = BIT(0), /* tx:cck only, rx:cck only, hw: cck */
drivers/staging/rtl8188eu/include/ieee80211.h:301:#define RTW_ERP_INFO_NON_ERP_PRESENT BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:348:#define IEEE80211_CCK_MODULATION	BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:351:#define IEEE80211_24GHZ_BAND	BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:373:#define IEEE80211_CCK_RATE_1MB_MASK		BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:417:#define SEC_KEY_1	BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:459:#define NETWORK_EMPTY_ESSID	BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:512:#define CFG_IEEE80211_RESERVE_FCS	BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:517:#define IEEE_A	    BIT(0)
drivers/staging/rtl8188eu/include/ieee80211.h:637:	RTW_IEEE80211_CHAN_DISABLED	 = BIT(0),
drivers/staging/rtl8188eu/include/drv_types.h:45:#define SPEC_DEV_ID_NONE		BIT(0)
drivers/staging/rtl8188eu/include/odm.h:386:	ODM_BB_DIG			= BIT(0),
drivers/staging/rtl8188eu/include/odm.h:426:	ODM_RF_TX_A	=	BIT(0),
drivers/staging/rtl8188eu/include/odm.h:464:	ODM_NO_LINK		= BIT(0),
drivers/staging/rtl8188eu/include/odm.h:478:	ODM_WM_B	= BIT(0),
drivers/staging/rtl8188eu/include/odm.h:489:	ODM_BAND_2_4G	= BIT(0),
drivers/staging/rtl8188eu/include/wifi.h:421:#define cap_ESS		BIT(0)
drivers/staging/rtl8188eu/include/wifi.h:562:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_OFF_MASK	((u8)BIT(0) | BIT(1))
drivers/staging/rtl8188eu/include/wifi.h:563:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_ABOVE		((u8)BIT(0))
drivers/staging/rtl8188eu/include/wifi.h:564:#define HT_INFO_HT_PARAM_SECONDARY_CHNL_BELOW		((u8)BIT(0) | BIT(1))
drivers/staging/rtl8188eu/include/hal_com.h:47:#define RATE_1M					BIT(0)
drivers/staging/rtl8188eu/include/odm_debug.h:47:#define ODM_COMP_DIG					BIT(0)
drivers/staging/rtl8188eu/include/rtw_pwrctrl.h:25:#define XMIT_ALIVE	BIT(0)
drivers/staging/rtl8188eu/include/rtw_pwrctrl.h:52:#define PS_DPS			BIT(0)
drivers/staging/rtl8188eu/include/rtw_pwrctrl.h:103:#define	RT_RF_OFF_LEVL_ASPM		BIT(0)	/* PCI ASPM */
drivers/staging/rtl8188eu/include/rtw_sreset.h:20:#define	USB_VEN_REQ_CMD_FAIL		BIT(0)
drivers/staging/rtl8188eu/include/rtl8188e_hal.h:85:#define TX_SELE_HQ			BIT(0)		/*  High Queue */
drivers/staging/rtl8188eu/include/pwrseq.h:55:	{0x0002, PWR_CUT_ALL_MSK, PWR_CMD_WRITE, BIT(0) | BIT(1), 0}, \
drivers/staging/rtl8188eu/include/pwrseq.h:63:	{0x0005, PWR_CUT_ALL_MSK, PWR_CMD_WRITE, BIT(0), BIT(0)}, \
drivers/staging/rtl8188eu/include/pwrseq.h:65:	{0x0005, PWR_CUT_ALL_MSK, PWR_CMD_POLLING, BIT(0), 0}, \
drivers/staging/rtl8188eu/include/pwrseq.h:141:	{0x0006, PWR_CUT_ALL_MSK, PWR_CMD_WRITE, BIT(0), 0}, \
drivers/staging/rtl8188eu/include/pwrseq.h:171:	{0x0002, PWR_CUT_ALL_MSK, PWR_CMD_WRITE, BIT(0), 0}, \
drivers/staging/rtl8188eu/include/pwrseq.h:204:	PWR_CMD_WRITE, BIT(1) | BIT(0), BIT(1) | BIT(0)}, \
drivers/staging/rtl8188eu/include/sta_info.h:163:	u8 uapsd_bk;/* BIT(0): Delivery enabled, BIT(1): Trigger enabled */
drivers/staging/rtl8188eu/include/rtw_mlme_ext.h:39:#define	DYNAMIC_BB_DIG				BIT(0)
drivers/staging/rtl8188eu/include/hal8188e_phy_cfg.h:77:	WIRELESS_MODE_B			= BIT(0),
drivers/staging/rtl8188eu/include/pwrseqcmd.h:20:#define PWR_CUT_TESTCHIP_MSK	BIT(0)
drivers/staging/rtl8188eu/hal/odm_rtl8188e.c:137:	phy_set_bb_reg(adapter, 0x864, BIT(2) | BIT(1) | BIT(0), 1);
drivers/staging/rtl8188eu/hal/odm_rtl8188e.c:198:	dm_fat_tbl->antsel_a[mac_id] = target_ant & BIT(0);
drivers/staging/rtl8188eu/hal/odm_hwconfig.c:341:			pEntry->rssi_stat.PacketMap = (pEntry->rssi_stat.PacketMap<<1) | BIT(0);
drivers/staging/rtl8188eu/hal/odm_hwconfig.c:370:			OFDM_pkt += (u8)(pEntry->rssi_stat.PacketMap>>i) & BIT(0);
drivers/staging/rtl8188eu/hal/bb_cfg.c:665:		    (u16)(regval | BIT(13) | BIT(0) | BIT(1)));
drivers/staging/rtl8188eu/hal/usb_halinit.c:771:	usb_write8(Adapter,  REG_TX_RPT_CTRL, (value8 | BIT(1) | BIT(0)));
drivers/staging/rtl8188eu/hal/usb_halinit.c:908:	usb_write8(Adapter, REG_32K_CTRL, val8 & (~BIT(0)));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1109:	haldata->RegReg542 |= BIT(0);
drivers/staging/rtl8188eu/hal/usb_halinit.c:1123:	haldata->RegReg542 &= ~(BIT(0));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1172:		usb_write8(Adapter, REG_DUAL_TSF_RST, BIT(0));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1182:		usb_write8(Adapter, REG_BCN_CTRL_1, usb_read8(Adapter, REG_BCN_CTRL_1) | BIT(0));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1338:		usb_write8(Adapter, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1719:		usb_write8(Adapter, REG_TDECTRL + 2, usb_read8(Adapter, REG_TDECTRL + 2) | BIT(0));
drivers/staging/rtl8188eu/hal/usb_halinit.c:1737:		val[0] = (BIT(0) & usb_read8(Adapter, REG_TDECTRL + 2)) ? true : false;
drivers/staging/rtl8188eu/hal/rtl8188e_cmd.c:560:		haldata->RegCR_1 |= BIT(0);
drivers/staging/rtl8188eu/hal/rtl8188e_cmd.c:630:		haldata->RegCR_1 &= (~BIT(0));
drivers/staging/rtl8188eu/os_dep/ioctl_linux.c:2568:		nonerp_set : BIT(0)
drivers/staging/rtl8712/rtl8712_interrupt_bitdef.h:41:#define	_RXOK					BIT(0)
drivers/staging/rtl8712/rtl871x_pwrctrl.h:45:#define		PS_DPS				BIT(0)
drivers/staging/rtl8712/rtl8712_edcasetting_bitdef.h:45:#define	_ACMHWEN		BIT(0)
drivers/staging/rtl8712/rtl8712_cmdctrl_bitdef.h:37:#define	_STOPBK				BIT(0)
drivers/staging/rtl8712/rtl8712_cmdctrl_bitdef.h:51:#define _IMEM_CODE_DONE			BIT(0)
drivers/staging/rtl8712/rtl8712_cmdctrl_bitdef.h:76:#define	_AAP				BIT(0)
drivers/staging/rtl8712/rtl8712_cmdctrl_bitdef.h:85:#define _ENBT				BIT(0)
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:97:#define	_EEDO			BIT(0)
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:125:#define	SPS1_LDEN		BIT(0)	/* Enable VSPS12 LDO Macro block.*/
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:131:#define	LDA15_EN		BIT(0)	/* Enable LDOA15 Macro Block*/
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:137:#define	LDV12_EN		BIT(0)	/* Enable LDOVD12 Macro Block*/
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:141:#define	_CLK_GATE_EN		BIT(0)
drivers/staging/rtl8712/rtl8712_syscfg_bitdef.h:162:#define EFUSE_CLK_SEL		BIT(0)		/* E-Fuse Clock Select,
drivers/staging/rtl8712/ieee80211.h:54:#define WPA_CIPHER_NONE				BIT(0)
drivers/staging/rtl8712/ieee80211.h:289:#define WLAN_CAPABILITY_BSS BIT(0)
drivers/staging/rtl8712/ieee80211.h:315:#define IEEE80211_STATMASK_SIGNAL BIT(0)
drivers/staging/rtl8712/ieee80211.h:321:#define IEEE80211_CCK_MODULATION    BIT(0)
drivers/staging/rtl8712/ieee80211.h:324:#define IEEE80211_24GHZ_BAND     BIT(0)
drivers/staging/rtl8712/ieee80211.h:345:#define IEEE80211_CCK_RATE_1MB_MASK		BIT(0)
drivers/staging/rtl8712/ieee80211.h:459:#define SEC_KEY_1         BIT(0)
drivers/staging/rtl8712/ieee80211.h:623:#define NETWORK_EMPTY_ESSID BIT(0)
drivers/staging/rtl8712/ieee80211.h:677:#define CFG_IEEE80211_RESERVE_FCS BIT(0)
drivers/staging/rtl8712/ieee80211.h:682:#define IEEE_A            BIT(0)
drivers/staging/rtl8712/wifi.h:414:#define cap_ESS BIT(0)
drivers/staging/rtl8712/rtl8712_debugctrl_bitdef.h:11:#define	_BIST_RST			BIT(0)
drivers/staging/rtl8712/rtl8712_debugctrl_bitdef.h:35:#define	_TURN1				BIT(0)
drivers/staging/rtl8712/rtl8712_fifoctrl_bitdef.h:27:#define	_RXFF0_EMPTY		BIT(0)
drivers/staging/rtl8712/rtl8712_fifoctrl_bitdef.h:46:#define	_RXPKT_POLL		BIT(0)
drivers/staging/rtl8712/rtl8712_fifoctrl_bitdef.h:86:#define	_MGTFLT0EN		BIT(0)
drivers/staging/rtl8712/rtl8712_fifoctrl_bitdef.h:116:#define	_DATAFLT0EN		BIT(0)
drivers/staging/rtl8712/rtl8712_fifoctrl_bitdef.h:120:#define	_MESHAFLT0EN		BIT(0)
drivers/staging/rtl8712/rtl871x_debug.h:32:#define _module_rtl871x_xmit_c_		BIT(0)
drivers/staging/rtl8712/rtl8712_security_bitdef.h:31:#define	_TXUSEDK					BIT(0)
drivers/staging/rtl8712/rtl8712_powersave_bitdef.h:14:#define	_PMEN			BIT(0)
drivers/staging/rtl8712/rtl8712_powersave_bitdef.h:37:#define	_SYS_CLK			BIT(0)
drivers/staging/rtl8712/rtl871x_io.h:46:#define _IO_DONE_		BIT(0)
drivers/staging/rtl8712/rtl871x_io.h:66:#define _INTF_ASYNC_	BIT(0)	/*support async io*/
drivers/staging/rtl8712/rtl8712_gp_bitdef.h:61:#define		GPIOSEL_GPIO_MASK	(~(BIT(0) | BIT(1)))
drivers/staging/rtl8712/rtl871x_mp_phy_regdef.h:1013:#define RCR_AAP		BIT(0)
drivers/staging/rtl8712/hal_init.c:336:	       BIT(0)); /* page = 128bytes */
drivers/staging/android/ion/ion.h:100:#define ION_HEAP_FLAG_DEFER_FREE BIT(0)
drivers/staging/android/ion/ion.h:111:#define ION_PRIV_FLAG_SHRINKER_FREE BIT(0)
drivers/staging/wilc1000/wilc_sdio.c:833:		if (cmd.data & BIT(0))
drivers/staging/wilc1000/wilc_sdio.c:967:		vmm_ctl |= BIT(0);
drivers/staging/wilc1000/wilc_wlan_if.h:68:	WILC_FW_ENCRYPT_ENABLED = BIT(0),
drivers/staging/wilc1000/wilc_wlan_if.h:177:	WILC_FW_USER_SCAN = BIT(0),
drivers/staging/wilc1000/wilc_spi.c:1023:		tbl_ctl |= BIT(0);
drivers/staging/wilc1000/wilc_wlan.h:105:#define WILC_HAVE_SDIO_IRQ_GPIO		BIT(0)
drivers/staging/wilc1000/wilc_wlan.h:175:#define CLR_INT0		BIT(0)
drivers/staging/wilc1000/wilc_wlan.c:398:	wilc->hif_func->hif_write_reg(wilc, 0xf0, reg & ~BIT(0));
drivers/staging/wilc1000/wilc_wlan.c:424:						      reg | BIT(0));
drivers/staging/wilc1000/wilc_wlan.c:436:							      reg & (~BIT(0)));
drivers/staging/wilc1000/wilc_wlan.c:595:			reg &= ~BIT(0);
drivers/staging/wilc1000/wilc_wlan.c:973:	reg = BIT(0);
drivers/staging/wilc1000/wilc_wlan.c:1176:		reg |= BIT(0);
drivers/staging/wilc1000/wilc_hif.h:81:	WILC_CFG_PARAM_RETRY_SHORT = BIT(0),
drivers/staging/wilc1000/wilc_hif.h:102:	WILC_HIF_SPI = BIT(0)
drivers/staging/comedi/comedidev.h:384:	COMEDI_CB_EOS		= BIT(0),
drivers/staging/comedi/drivers/dmm32at.c:42:#define DMM32AT_AUX_DOUT0		BIT(0)  /* J3.44 - OUT0 (OUT0EN) */
drivers/staging/comedi/drivers/dmm32at.c:52:#define DMM32AT_AUX_DI0			BIT(0)  /* J3.48 - CLK0 (SRC0) */
drivers/staging/comedi/drivers/dmm32at.c:87:#define DMM32AT_INTCLK_CLKSEL		BIT(0)  /* 1=OUT2  0=EXTCLK */
drivers/staging/comedi/drivers/dmm32at.c:95:#define DMM32AT_CTRDIO_CFG_GT12EN	BIT(0)  /* J3.46 1=DIN2 is GATE12 */
drivers/staging/comedi/drivers/ii_pci20kc.c:61:#define II20K_BUF_DISAB_DIO0		BIT(0)
drivers/staging/comedi/drivers/ii_pci20kc.c:84:#define II20K_AI_STATUS_CMD_EXT_START	BIT(0)
drivers/staging/comedi/drivers/ii_pci20kc.c:95:#define II20K_AI_OPT_BURST_MODE		BIT(0)
drivers/staging/comedi/drivers/ii_pci20kc.c:102:#define II20K_AI_STATUS_SET_TIME_ERR	BIT(0)
drivers/staging/comedi/drivers/addi_apci_1564.c:96:#define APCI1564_EEPROM_CLK			BIT(0)
drivers/staging/comedi/drivers/addi_apci_1564.c:132:#define APCI1564_DO_INT_CTRL_VCC_INT_ENA	BIT(0)
drivers/staging/comedi/drivers/addi_apci_1564.c:135:#define APCI1564_DO_INT_STATUS_VCC		BIT(0)
drivers/staging/comedi/drivers/addi_apci_1564.c:137:#define APCI1564_DO_IRQ_INTR			BIT(0)
drivers/staging/comedi/drivers/das16m1.c:57:#define DAS16M1_CS_EXT_TRIG		BIT(0)
drivers/staging/comedi/drivers/addi_tcw.h:22:#define ADDI_TCW_SYNC_WDOG_ENA		BIT(0)
drivers/staging/comedi/drivers/addi_tcw.h:49:#define ADDI_TCW_CTRL_ENA		BIT(0)
drivers/staging/comedi/drivers/addi_tcw.h:55:#define ADDI_TCW_STATUS_OVERFLOW	BIT(0)
drivers/staging/comedi/drivers/addi_tcw.h:58:#define ADDI_TCW_IRQ			BIT(0)
drivers/staging/comedi/drivers/adl_pci6208.c:35:#define PCI6208_AO_STATUS_DATA_SEND	BIT(0)
drivers/staging/comedi/drivers/das16.c:101:#define DAS16_PACER_TRIG0		BIT(0)
drivers/staging/comedi/drivers/das16.c:116:#define DAS1600_STATUS_CLK_10MHZ	BIT(0)
drivers/staging/comedi/drivers/rti800.c:58:#define RTI800_CSR_INTR_OVRN	BIT(0)
drivers/staging/comedi/drivers/ni_tio_internal.h:17:#define GI_ARM				BIT(0)
drivers/staging/comedi/drivers/ni_tio_internal.h:72:#define GI_READ_ACKS_IRQ		BIT(0)
drivers/staging/comedi/drivers/ni_tio_internal.h:107:#define GI_GATE2_MODE			BIT(0)
drivers/staging/comedi/drivers/ni_tio_internal.h:115:#define GI_SAVE(x)			(((x) % 2) ? BIT(1) : BIT(0))
drivers/staging/comedi/drivers/ni_tio_internal.h:127:#define GI_OUTPUT(x)			(((x) % 2) ? BIT(1) : BIT(0))
drivers/staging/comedi/drivers/ni_tio_internal.h:131:#define GI_DMA_ENABLE			BIT(0)
drivers/staging/comedi/drivers/addi_apci_3xxx.c:21:#define CONV_UNIT_NS		BIT(0)
drivers/staging/comedi/drivers/adv_pci1723.c:61:#define PCI1723_CALIB_CTRL_CLK		BIT(0)
drivers/staging/comedi/drivers/adv_pci1723.c:65:#define PCI1723_DIO_CTRL_LDIO		BIT(0)
drivers/staging/comedi/drivers/adv_pci1710.c:64:#define PCI171X_CTRL_SW		BIT(0)	/* 1=enable software trigger source */
drivers/staging/comedi/drivers/pcl818.c:133:#define PCL818_CNTENABLE_PACER_TRIG0		BIT(0)
drivers/staging/comedi/drivers/dt3000.c:79:#define DPR_INTR_ADFULL		BIT(0)
drivers/staging/comedi/drivers/dt3000.c:119:#define DPR_PARAM6_AD_DIFF		BIT(0)
drivers/staging/comedi/drivers/me4000.c:49:#define ME4000_AO_CTRL_MODE_0			BIT(0)
drivers/staging/comedi/drivers/me4000.c:60:#define ME4000_AO_STATUS_FSM			BIT(0)
drivers/staging/comedi/drivers/me4000.c:69:#define ME4000_AI_CTRL_MODE_0			BIT(0)
drivers/staging/comedi/drivers/me4000.c:113:#define ME4000_IRQ_STATUS_EX			BIT(0)
drivers/staging/comedi/drivers/me4000.c:128:#define ME4000_DIO_CTRL_MODE_0			BIT(0)
drivers/staging/comedi/drivers/pcmmio.c:92:#define PCMMIO_AI_STATUS_IRQ_ENA		BIT(0)
drivers/staging/comedi/drivers/pcmmio.c:126:#define PCMMIO_AO_STATUS_IRQ_ENA		BIT(0)
drivers/staging/comedi/drivers/ni_at_ao.c:48:#define ATAO_CFG2_SDATA		BIT(0)
drivers/staging/comedi/drivers/ni_at_ao.c:56:#define ATAO_CFG3_SCANEN	BIT(0)
drivers/staging/comedi/drivers/ni_at_ao.c:79:#define ATAO_STATUS_PROMOUT	BIT(0)
drivers/staging/comedi/drivers/ni_at_ao.c:89:#define ATAO_2_RTSISHFT_RSI	BIT(0)
drivers/staging/comedi/drivers/cb_pcidas.c:133:#define PCIDAS_AO_EMPTY		BIT(0)	/* fifo empty, write clear (1602) */
drivers/staging/comedi/drivers/adv_pci1760.c:53:#define PCI1760_INTCSR2_OMB_IRQ		BIT(0)
drivers/staging/comedi/drivers/adv_pci1760.c:85:#define PCI1760_CMD_GET_INT_FLAGS_MATCH	BIT(0)
drivers/staging/comedi/drivers/gsc_hpdi.c:48:#define BOARD_RESET_BIT				BIT(0)
drivers/staging/comedi/drivers/gsc_hpdi.c:79:#define FIFO_SIZE_PRESENT_BIT			BIT(0)
drivers/staging/comedi/drivers/gsc_hpdi.c:92:#define FRAME_VALID_START_INTR			BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:73:#define NI_65XX_STATUS_EDGE_INT		BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:80:#define NI_65XX_CTRL_EDGE_ENA		BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:89:#define NI_65XX_AUTO_CLK_SEL_DISABLE	BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:91:#define NI_65XX_WDOG_CTRL_ENA		BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:95:#define NI_65XX_RTSI_CFG_SYNC_DETECT	BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:97:#define NI_65XX_WDOG_STATUS_EXP		BIT(0)
drivers/staging/comedi/drivers/ni_65xx.c:105:#define NI_65XX_IO_SEL_INPUT		BIT(0)
drivers/staging/comedi/drivers/amplc_pci230.c:354:#define PCI230P_EXTFUNC_GAT_EXTTRIG	BIT(0)
drivers/staging/comedi/drivers/amplc_pci230.c:405:#define PCI230_INT_PPI_C0		BIT(0)
drivers/staging/comedi/drivers/amplc_pci230.c:416:	RES_Z2CT0 = BIT(0),	/* Z2-CT0 */
drivers/staging/comedi/drivers/amplc_pci230.c:2468:	outw(BIT(0), devpriv->daqio + PCI230_ADCEN);
drivers/staging/comedi/drivers/aio_iiro_16.c:44:#define AIO_IIRO_16_STATUS_INPUT_0_7	BIT(0)
drivers/staging/comedi/drivers/z8536.h:18:#define Z8536_INT_CTRL_RESET		BIT(0)	/* Reset */
drivers/staging/comedi/drivers/z8536.h:68:#define Z8536_PAB_CMDSTAT_IOE		BIT(0)	/* Interrupt On Error */
drivers/staging/comedi/drivers/z8536.h:73:#define Z8536_CT_STAT_CIP		BIT(0)	/* Count In Progress */
drivers/staging/comedi/drivers/z8536.h:136:#define Z8536_PAB_MODE_LPM		BIT(0)	/* Latch on Pattern Match */
drivers/staging/comedi/drivers/z8536.h:137:#define Z8536_PAB_MODE_DTE		BIT(0)	/* Deskew Timer Enabled */
drivers/staging/comedi/drivers/dt282x.c:83:#define DT2821_DACSR_LBOE		BIT(0)
drivers/staging/comedi/drivers/dt282x.c:105:#define DT2821_SUPCSR_BDINIT		BIT(0)
drivers/staging/comedi/drivers/pcm3724.c:43:#define PCM3724_DIO_DIR_C0_OUT		BIT(0)
drivers/staging/comedi/drivers/pcm3724.c:50:#define PCM3724_GATE_CTRL_C0_ENA	BIT(0)
drivers/staging/comedi/drivers/pcl816.c:57:#define PCL816_CTRL_SOFT_TRIG			BIT(0)
drivers/staging/comedi/drivers/cb_pcidda.c:45:#define CB_DDA_DA_CTRL_SU		BIT(0)   /*  Simultaneous update  */
drivers/staging/comedi/drivers/ni_pcidio.c:54:#define INT_STATUS_1				BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:62:#define DATA_LEFT				BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:68:#define TRANSFER_READY				BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:104:#define CLEAR_EXPIRED				BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:109:#define FIFO_ENABLE_A		BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:145:#define INVERT_ACK		BIT(0)
drivers/staging/comedi/drivers/ni_pcidio.c:188:#define DETECTION_METHOD			BIT(0)
drivers/staging/comedi/drivers/ni_6527.c:39:#define NI6527_CLR_INTERVAL		BIT(0)
drivers/staging/comedi/drivers/ni_6527.c:47:#define NI6527_STATUS_EDGE		BIT(0)
drivers/staging/comedi/drivers/ni_6527.c:53:#define NI6527_CTRL_EDGE		BIT(0)
drivers/staging/comedi/drivers/das6402.c:44:#define DAS6402_STATUS_FFNE		BIT(0)
drivers/staging/comedi/drivers/das6402.c:52:#define DAS6402_STATUS_W_CLRINT		BIT(0)
drivers/staging/comedi/drivers/das6402.c:70:#define DAS6402_TRIG_TGEN		BIT(0)
drivers/staging/comedi/drivers/plx9080.h:58:#define PLX_LASRR_IO		BIT(0)		/* Map to: 1=I/O, 0=Mem */
drivers/staging/comedi/drivers/plx9080.h:74:#define PLX_LASBA_EN		BIT(0)		/* Enable slave decode */
drivers/staging/comedi/drivers/plx9080.h:86:#define PLX_MARBR_LT(x)		(BIT(0) * ((x) & 0xff))
drivers/staging/comedi/drivers/plx9080.h:130:#define PLX_BIGEND_CONFIG	BIT(0)
drivers/staging/comedi/drivers/plx9080.h:165:#define PLX_LBRD_MSWIDTH_8	(BIT(0) * 0)	/* 8 bits wide */
drivers/staging/comedi/drivers/plx9080.h:166:#define PLX_LBRD_MSWIDTH_16	(BIT(0) * 1)	/* 16 bits wide */
drivers/staging/comedi/drivers/plx9080.h:167:#define PLX_LBRD_MSWIDTH_32	(BIT(0) * 2)	/* 32 bits wide */
drivers/staging/comedi/drivers/plx9080.h:168:#define PLX_LBRD_MSWIDTH_32A	(BIT(0) * 3)	/* 32 bits wide */
drivers/staging/comedi/drivers/plx9080.h:232:#define PLX_DMPBAM_MEMACCEN	BIT(0)
drivers/staging/comedi/drivers/plx9080.h:270:#define PLX_DMCFGA_TYPE0	(BIT(0) * 0)
drivers/staging/comedi/drivers/plx9080.h:271:#define PLX_DMCFGA_TYPE1	(BIT(0) * 1)
drivers/staging/comedi/drivers/plx9080.h:325:#define PLX_INTCSR_LSEABORTEN	BIT(0)
drivers/staging/comedi/drivers/plx9080.h:397:#define PLX_CNTRL_CCRDMA(x)	(BIT(0) * ((x) & 0xf))
drivers/staging/comedi/drivers/plx9080.h:461:#define PLX_DMAMODE_WIDTH_8	(BIT(0) * 0)	/* 8 bits wide */
drivers/staging/comedi/drivers/plx9080.h:462:#define PLX_DMAMODE_WIDTH_16	(BIT(0) * 1)	/* 16 bits wide */
drivers/staging/comedi/drivers/plx9080.h:463:#define PLX_DMAMODE_WIDTH_32	(BIT(0) * 2)	/* 32 bits wide */
drivers/staging/comedi/drivers/plx9080.h:464:#define PLX_DMAMODE_WIDTH_32A	(BIT(0) * 3)	/* 32 bits wide */
drivers/staging/comedi/drivers/plx9080.h:516:#define PLX_DMADPR_DESCPCI	BIT(0)
drivers/staging/comedi/drivers/plx9080.h:532:#define PLX_DMACSR_ENABLE	BIT(0)
drivers/staging/comedi/drivers/plx9080.h:554:#define PLX_DMATHR_C0PLAF(x)	(BIT(0) * ((x) & 0xf))
drivers/staging/comedi/drivers/cb_das16_cs.c:68:#define DAS16CS_MISC1_DAC0CS		BIT(0)	/* wo - DAC0 chip select */
drivers/staging/comedi/drivers/cb_das16_cs.c:86:#define DAS16CS_MISC2_TRG0		BIT(0)	/* 1=enable; 0=disable */
drivers/staging/comedi/drivers/adl_pci9111.c:79:#define PCI9111_AI_TRIG_CTRL_ASCAN	BIT(0)
drivers/staging/comedi/drivers/adl_pci9111.c:84:#define PCI9111_INT_CTRL_ISC0		BIT(0)
drivers/staging/comedi/drivers/dt2801.c:79:#define DT_S_DATA_OUT_READY   BIT(0)
drivers/staging/comedi/drivers/mpc624.c:66:#define MPC624_ADSDI		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:82:#define NISTC_AI_CMD2_START1_PULSE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:99:#define NISTC_AO_CMD2_START1_PULSE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:119:#define NISTC_AI_CMD1_CONVERT_PULSE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:137:#define NISTC_AO_CMD1_UPDATE_PULSE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:145:#define NISTC_DIO_SDOUT			BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:163:#define NISTC_AI_MODE1_TRIGGER_ONCE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:177:#define NISTC_AI_MODE2_SC_WR_SWITCH	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:205:#define NISTC_AO_MODE1_TRIGGER_ONCE	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:225:#define NISTC_AO_MODE2_BC_WR_SWITCH	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:260:#define NISTC_RTSI_TRIG_DRV_CLK		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:270:#define NISTC_INT_CTRL_INT_POL		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:352:#define NISTC_AO_MODE3_LAST_GATE_DISABLE	BIT(0)	/* M-Series only */
drivers/staging/comedi/drivers/ni_stc.h:363:#define NISTC_RESET_AI			BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:376:#define NISTC_INTA_ENA_AI_SC_TC		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:398:#define NISTC_INTB_ENA_AO_BC_TC		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:494:#define NISTC_AI_STATUS1_PASSTHRU0	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:512:#define NISTC_AO_STATUS1_PASSTHRU1	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:551:#define NI_E_STATUS_PROMOUT		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:567:#define NI_E_SERIAL_CMD_SCLK		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:594:#define NI_E_AO_CFG_BIP			BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:659:#define NI611X_AO_MISC_CLEAR_WG		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:664:#define NI67XX_CAL_STATUS_BUSY		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:677:#define CS5529_CMD_PWR_SAVE		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:751:#define NI_M_INTC_ENA			BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:753:#define NI_M_INTC_STATUS		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:803:#define NI_M_PLL_STATUS_LOCKED		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:849:#define NI_M_CDIO_STATUS_CDO_FIFO_EMPTY	BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:870:#define NI_M_CDO_CMD_DISARM		BIT(0)
drivers/staging/comedi/drivers/ni_stc.h:904:#define NI_M_AO_REF_ATTENUATION_X5	BIT(0)
drivers/staging/comedi/drivers/addi_apci_3501.c:52:#define APCI3501_AO_CTRL_BIPOLAR		BIT(0)
drivers/staging/comedi/drivers/plx9052.h:18:#define PLX9052_INTCSR_LI1ENAB		BIT(0)	/* LI1 enabled */
drivers/staging/comedi/drivers/plx9052.h:37:#define PLX9052_CNTRL_WAITO		BIT(0)	/* UIO0 or WAITO# select */
drivers/staging/comedi/drivers/icp_multi.c:43:#define ICP_MULTI_ADC_CSR_ST	BIT(0)	/* Start ADC */
drivers/staging/comedi/drivers/icp_multi.c:44:#define ICP_MULTI_ADC_CSR_BSY	BIT(0)	/* ADC busy */
drivers/staging/comedi/drivers/icp_multi.c:52:#define ICP_MULTI_DAC_CSR_ST	BIT(0)	/* Start DAC */
drivers/staging/comedi/drivers/icp_multi.c:53:#define ICP_MULTI_DAC_CSR_BSY	BIT(0)	/* DAC busy */
drivers/staging/comedi/drivers/icp_multi.c:62:#define ICP_MULTI_INT_ADC_RDY	BIT(0)	/* A/D conversion ready interrupt */
drivers/staging/comedi/drivers/ni_labpc_regs.h:13:#define STAT1_DAVAIL		BIT(0)
drivers/staging/comedi/drivers/ni_labpc_regs.h:25:#define CMD2_PRETRIG		BIT(0)
drivers/staging/comedi/drivers/ni_labpc_regs.h:33:#define CMD3_DMAEN		BIT(0)
drivers/staging/comedi/drivers/ni_labpc_regs.h:47:#define CMD6_NRSE		BIT(0)
drivers/staging/comedi/drivers/ni_labpc_regs.h:54:#define CMD4_INTSCAN		BIT(0)
drivers/staging/comedi/drivers/ni_labpc_regs.h:70:#define STAT2_PROMOUT		BIT(0)
drivers/staging/comedi/drivers/quatech_daqp_cs.c:77:#define DAQP_CTRL_TRIG_EDGE		BIT(0)	/* 0=rising; 1=falling */
drivers/staging/comedi/drivers/quatech_daqp_cs.c:87:#define DAQP_STATUS_FIFO_EMPTY		BIT(0)
drivers/staging/comedi/drivers/quatech_daqp_cs.c:111:#define DAQP_CMD_FIFO_DATA		BIT(0)
drivers/staging/comedi/drivers/quatech_daqp_cs.c:141:#define DAQP_AUX_FIFO_EMPTY		BIT(0)
drivers/staging/comedi/drivers/8255.h:19:#define I8255_CTRL_C_LO_IO	BIT(0)
drivers/staging/comedi/drivers/aio_aio12_8.c:59:#define AIO12_8_DIO_CONTROL_TST		BIT(0)
drivers/staging/comedi/drivers/aio_aio12_8.c:65:#define AIO12_8_TRIGGER_DACTRIG		BIT(0)
drivers/staging/comedi/drivers/aio_aio12_8.c:68:#define AIO12_8_DAC_ENABLE_REF_ENA	BIT(0)
drivers/staging/comedi/drivers/s526.c:40:#define S526_TIMER_RESTART	BIT(0)
drivers/staging/comedi/drivers/s526.c:48:#define S526_AO_CTRL_START	BIT(0)
drivers/staging/comedi/drivers/s526.c:53:#define S526_AI_CTRL_START	BIT(0)
drivers/staging/comedi/drivers/s526.c:71:#define S526_INT_TIMER		BIT(0)
drivers/staging/comedi/drivers/s526.c:73:#define S526_MISC_LED_OFF	BIT(0)
drivers/staging/comedi/drivers/s526.c:168:#define S526_EEPROM_CTRL_START	BIT(0)
drivers/staging/comedi/drivers/me_daq.c:63:#define   ME_CTRL2_BUFFERED_DAC		BIT(0)
drivers/staging/comedi/drivers/me_daq.c:74:#define   ME_STATUS_FST_ACTIVE		BIT(0)
drivers/staging/comedi/drivers/cb_pcimdas.c:99:#define PCIMDAS_BURST_CONV_EN		BIT(0)
drivers/staging/comedi/drivers/cb_pcimdas.c:103:#define PCIMDAS_USER_CNTR_CTR1_CLK_SEL	BIT(0)
drivers/staging/comedi/drivers/vmk80xx.c:90:#define IC3_VERSION		BIT(0)
drivers/staging/comedi/drivers/addi_apci_2032.c:28:#define APCI2032_INT_CTRL_VCC_ENA	BIT(0)
drivers/staging/comedi/drivers/addi_apci_2032.c:31:#define APCI2032_INT_STATUS_VCC		BIT(0)
drivers/staging/comedi/drivers/addi_apci_2032.c:34:#define APCI2032_STATUS_IRQ		BIT(0)
drivers/staging/comedi/drivers/addi_apci_3120.c:47:#define APCI3120_STATUS_DA_READY		BIT(0)
drivers/staging/comedi/drivers/addi_apci_3120.c:82:#define APCI3120_MODE_EOC_IRQ_ENA		BIT(0)
drivers/staging/comedi/drivers/addi_apci_3120.c:91:#define APCI3120_ADDON_CTRL_A2P_FIFO_ENA	BIT(0)
drivers/staging/comedi/drivers/rtd520.c:99:#define FS_DAC1_NOT_EMPTY	BIT(0)	/* DAC1 FIFO not empty */
drivers/staging/comedi/drivers/rtd520.c:116:#define IRQM_ADC_FIFO_WRITE	BIT(0)	/* ADC FIFO Write */
drivers/staging/comedi/drivers/adv_pci1720.c:58:#define PCI1720_SYNC_CTRL_SC0		BIT(0)
drivers/staging/comedi/drivers/adv_pci1724.c:58:#define PCI1724_SYNC_CTRL_SYN		BIT(0)
drivers/staging/comedi/drivers/mite.c:77:#define CHOR_START		BIT(0)
drivers/staging/comedi/drivers/mite.c:183:#define CR_AMDEVICE		BIT(0)
drivers/staging/comedi/drivers/adl_pci9118.c:102:#define PCI9118_AI_STATUS_ADRDY		BIT(0)	/* 1=A/D ready */
drivers/staging/comedi/drivers/adl_pci9118.c:111:#define PCI9118_AI_CTRL_DMA		BIT(0)	/* 1=enable DMA */
drivers/staging/comedi/drivers/adl_pci9118.c:127:#define PCI9118_AI_CFG_START		BIT(0)	/* 1=trigger start */
drivers/staging/comedi/drivers/adl_pci9118.c:133:#define PCI9118_INT_CTRL_DTRG		BIT(0)	/* ext. digital trigger */
drivers/staging/nvec/nvec_kbd.c:47:		/* should be BIT(0) only, firmware bug? */
drivers/staging/nvec/nvec_kbd.c:48:		buf[2] = BIT(0) | BIT(1) | BIT(2);
drivers/staging/nvec/nvec.c:43:#define I2C_SL_RESP		BIT(0)
drivers/staging/rtl8192e/rtllib_rx.c:1649:			/* BIT(0) | BIT(3) */
drivers/staging/vc04_services/bcm2835-codec/bcm2835-v4l2-codec.c:111:#define MEM2MEM_CAPTURE		BIT(0)
drivers/staging/vc04_services/vchiq-mmal/mmal-msg.h:222:#define MMAL_BUFFER_HEADER_FLAG_EOS                    BIT(0)
drivers/gpio/gpio-104-dio-48e.c:84:			dio48egpio->control[control_port] |= BIT(0);
drivers/gpio/gpio-104-dio-48e.c:126:			dio48egpio->control[control_port] &= ~BIT(0);
drivers/gpio/gpio-104-dio-48e.c:299:		dio48egpio->irq_mask &= ~BIT(0);
drivers/gpio/gpio-104-dio-48e.c:330:		dio48egpio->irq_mask |= BIT(0);
drivers/gpio/gpio-gpio-mm.c:78:			gpiommgpio->control[control_port] |= BIT(0);
drivers/gpio/gpio-gpio-mm.c:118:			gpiommgpio->control[control_port] &= ~BIT(0);
drivers/gpio/gpio-wcove.c:48:#define UPDATE_IRQ_TYPE		BIT(0)
drivers/gpio/gpio-thunderx.c:26:#define  GPIO_BIT_CFG_TX_OE		BIT(0)
drivers/gpio/gpio-thunderx.c:36:#define  GPIO_INTR_INTR			BIT(0)
drivers/gpio/gpio-sch311x.c:22:#define SCH311X_GPIO_CONF_DIR		BIT(0)
drivers/gpio/gpio-lynxpoint.c:41:#define USE_SEL_BIT	BIT(0) /* 0: Native, 1: GPIO */
drivers/gpio/gpio-lynxpoint.c:45:#define GPIWP_BIT	(BIT(0) | BIT(1)) /* weak pull options */
drivers/gpio/gpio-tegra186.c:19:#define  TEGRA186_GPIO_ENABLE_CONFIG_ENABLE BIT(0)
drivers/gpio/gpio-tegra186.c:33:#define  TEGRA186_GPIO_INPUT_HIGH BIT(0)
drivers/gpio/gpio-tegra186.c:36:#define  TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED BIT(0)
drivers/gpio/gpio-tegra186.c:39:#define  TEGRA186_GPIO_OUTPUT_VALUE_HIGH BIT(0)
drivers/gpio/gpio-tegra186.c:184:	return value & BIT(0);
drivers/gpio/gpio-max77650.c:15:#define MAX77650_GPIO_DIR_MASK		BIT(0)
drivers/gpio/gpio-max77650.c:22:#define MAX77650_GPIO_DIR_IN		BIT(0)
drivers/gpio/gpio-crystalcove.c:22:#define UPDATE_IRQ_TYPE		BIT(0)
drivers/gpio/gpio-pca953x.c:171:#define PCA953x_BANK_INPUT	BIT(0)
drivers/gpio/gpio-pca953x.c:176:#define PCA957x_BANK_INPUT	BIT(0)
drivers/gpio/gpio-ml-ioh.c:14:#define IOH_EDGE_RISING		BIT(0)
drivers/gpio/gpio-ml-ioh.c:16:#define IOH_LEVEL_H		(BIT(0) | BIT(1))
drivers/gpio/gpio-ml-ioh.c:18:#define IOH_IM_MASK		(BIT(0) | BIT(1) | BIT(2))
drivers/gpio/gpiolib-sysfs.c:15:#define GPIO_IRQF_TRIGGER_FALLING	BIT(0)
drivers/gpio/gpio-syscon.c:17:#define GPIO_SYSCON_FEAT_IN	BIT(0)
drivers/gpio/gpio-syscon.c:161:#define KEYSTONE_LOCK_BIT BIT(0)
drivers/gpio/gpio-stp-xway.c:60:#define XWAY_STP_GROUP0		BIT(0)
drivers/gpio/gpio-merrifield.c:410:	retval = pcim_iomap_regions(pdev, BIT(1) | BIT(0), pci_name(pdev));
drivers/gpio/sgpio-aspeed.c:26:#define ASPEED_SGPIO_ENABLE		BIT(0)
drivers/gpio/gpio-msic.c:31:#define MSIC_GPIO_DOUT_MASK	BIT(0)
drivers/gpio/gpio-msic.c:37:#define MSIC_GPIO_DIN_MASK	BIT(0)
drivers/gpio/gpio-pch.c:14:#define PCH_EDGE_RISING		BIT(0)
drivers/gpio/gpio-pch.c:16:#define PCH_LEVEL_H		(BIT(0) | BIT(1))
drivers/gpio/gpio-pch.c:18:#define PCH_IM_MASK		(BIT(0) | BIT(1) | BIT(2))
drivers/gpio/gpio-twl4030.c:46:#define MASK_GPIO_CTRL_GPIO0CD1		BIT(0)
drivers/gpio/gpio-twl4030.c:88:#define LEDEN_LEDAON		BIT(0)
drivers/gpio/gpio-zynq.c:96:#define ZYNQ_GPIO_QUIRK_IS_ZYNQ	BIT(0)
drivers/gpio/gpio-omap.c:79:#define GPIO_MOD_CTRL_BIT	BIT(0)
drivers/gpio/gpio-tqmx86.c:30:#define TQMX86_GPII_FALLING	BIT(0)
drivers/gpio/gpio-tqmx86.c:32:#define TQMX86_GPII_MASK	(BIT(0) | BIT(1))
drivers/input/keyboard/omap4-keypad.c:41:#define OMAP4_DEF_IRQENABLE_EVENTEN	BIT(0)
drivers/input/keyboard/omap4-keypad.c:43:#define OMAP4_DEF_WUP_EVENT_ENA		BIT(0)
drivers/input/keyboard/pmic8xxx-keypad.c:38:#define KEYP_CTRL_EVNTS			BIT(0)
drivers/input/keyboard/pmic8xxx-keypad.c:53:#define KEYP_SCAN_READ_STATE		BIT(0)
drivers/input/keyboard/pmic8xxx-keypad.c:64:#define KEYP_TEST_ABORT_READ		BIT(0)
drivers/input/keyboard/twl4030_keypad.c:91:#define KEYP_CTRL_SOFT_NRST		BIT(0)
drivers/input/keyboard/twl4030_keypad.c:109:#define KEYP_IMR1_KP			BIT(0)
drivers/input/keyboard/sun4i-lradc-keys.c:56:#define CHAN0_DATA_IRQ		BIT(0)
drivers/input/keyboard/tca8418_keypad.c:99:#define CFG_KE_IEN		BIT(0)
drivers/input/keyboard/tca8418_keypad.c:105:#define INT_STAT_K_INT		BIT(0)
drivers/input/keyboard/applespi.h:13:	ET_CMD_TP_INI = BIT(0),
drivers/input/misc/pm8941-pwrkey.c:23:#define  PON_KPDPWR_N_SET		BIT(0)
drivers/input/misc/pm8941-pwrkey.c:35:#define  PON_RESIN_PULL_UP		BIT(0)
drivers/input/misc/drv2665.c:25:#define DRV2665_FIFO_FULL		BIT(0)
drivers/input/serio/sun4i-ps2.c:35:#define PS2_GCTL_BUSEN		BIT(0)
drivers/input/serio/sun4i-ps2.c:43:#define PS2_LCTL_RXDTOEN	BIT(0)
drivers/input/serio/sun4i-ps2.c:50:#define PS2_LSTS_RXTDO		BIT(0)
drivers/input/serio/sun4i-ps2.c:64:#define PS2_FCTL_RXRDYIEN	BIT(0)
drivers/input/serio/sun4i-ps2.c:72:#define PS2_FSTS_RXRDY		BIT(0)
drivers/input/serio/hyperv-keyboard.c:58:#define PROTOCOL_ACCEPTED	BIT(0)
drivers/input/serio/hyperv-keyboard.c:64:#define IS_UNICODE	BIT(0)
drivers/input/serio/maceps2.c:30:#define PS2_STATUS_CLOCK_SIGNAL  BIT(0) /* external clock signal */
drivers/input/serio/maceps2.c:39:#define PS2_CONTROL_TX_CLOCK_DISABLE BIT(0) /* inhibit clock signal after TX */
drivers/input/tablet/pegasus_notetaker.c:71:#define PEN_TIP				BIT(0)
drivers/input/touchscreen/melfas_mip4.c:506:		state = packet[1] & BIT(0);
drivers/input/touchscreen/eeti_ts.c:38:#define REPORT_BIT_PRESSED	BIT(0)
drivers/input/touchscreen/bcm_iproc_tsc.c:66:#define TS_PEN_INTR_MASK        BIT(0)
drivers/input/touchscreen/bcm_iproc_tsc.c:70:#define TS_PEN_DOWN             BIT(0)
drivers/input/touchscreen/atmel_mxt_ts.c:110:#define MXT_T9_UNGRIP		BIT(0)
drivers/input/touchscreen/atmel_mxt_ts.c:125:#define MXT_T9_ORIENT_SWITCH	BIT(0)
drivers/input/touchscreen/atmel_mxt_ts.c:169:#define MXT_T100_TCHAUX_VECT	BIT(0)
drivers/input/touchscreen/s6sy761.c:47:#define S6SY761_MASK_TOUCH		BIT(0)
drivers/input/touchscreen/exc3000.c:42:		if (buf[0] & BIT(0)) {
drivers/input/touchscreen/egalax_ts_serial.c:29:#define EGALAX_FORMAT_TOUCH_BIT		BIT(0)
drivers/input/touchscreen/sun4i-ts.c:100:#define TP_DOWN_PENDING		BIT(0)
drivers/input/touchscreen/ar1021_i2c.c:48:	button = data[0] & BIT(0);
drivers/input/mouse/logips2pp.c:24:#define PS2PP_WHEEL		BIT(0)
drivers/input/mouse/logips2pp.c:70:			input_report_key(dev, BTN_SIDE,    packet[2] & BIT(0));
drivers/input/mouse/appletouch.c:189:	ATP_STATUS_BUTTON	= BIT(0),
drivers/input/mouse/synaptics.h:30:#define SYN_BIT_W_MODE			BIT(0)
drivers/input/mouse/synaptics.h:49:#define SYN_CAP_PALMDETECT(c)		((c) & BIT(0))
drivers/input/mouse/synaptics.h:113:#define SYN_EXT_BUTTON_STICK_L(eb)	(((eb) & BIT(0)) >> 0)
drivers/input/mouse/synaptics.h:123:#define SYN_MODE_WMODE(m)		((m) & BIT(0))
drivers/input/mouse/psmouse-base.c:123:	input_report_key(dev, BTN_LEFT,   buttons & BIT(0));
drivers/input/mouse/sentelic.c:803:			if (packet[3] & BIT(0))
drivers/input/mouse/elan_i2c_core.c:963:	input_report_key(input, BTN_LEFT,   tp_info & BIT(0));
drivers/input/mouse/sentelic.h:31:#define	FSP_BIT_90_DEGREE	BIT(0)
drivers/input/mouse/sentelic.h:39:#define	FSP_BIT_ONPAD_ENABLE	BIT(0)
drivers/input/mouse/sentelic.h:46:#define	FSP_BIT_SWC1_EN_ABS_1F	BIT(0)
drivers/input/mouse/sentelic.h:73:#define	FSP_PB0_LBTN		BIT(0)
drivers/input/rmi4/rmi_f55.c:24:#define F55_CAP_SENSOR_ASSIGN	BIT(0)
drivers/input/rmi4/rmi_f11.c:1215:			ctrl->ctrl0_11[11] &= ~BIT(0);
drivers/input/rmi4/rmi_f11.c:1218:			ctrl->ctrl0_11[11] |= BIT(0);
drivers/input/rmi4/rmi_f12.c:344:	if (!(buf & BIT(0))) {
drivers/input/rmi4/rmi_bus.h:193:#define RMI_DEBUG_CORE			BIT(0)
drivers/input/rmi4/rmi_f01.c:29:#define RMI_F01_QRY1_CUSTOM_MAP		BIT(0)
drivers/input/rmi4/rmi_f01.c:196:		has_ds4_queries = !!(queries[0] & BIT(0));
drivers/input/rmi4/rmi_f01.c:218:			has_package_id_query = !!(queries[0] & BIT(0));
drivers/input/joystick/psxpad-spi.c:237:		input_report_key(input, BTN_DPAD_LEFT, b_rsp3 & BIT(0));
drivers/input/joystick/psxpad-spi.c:242:		input_report_key(input, BTN_Y, b_rsp4 & BIT(0));
drivers/input/joystick/psxpad-spi.c:264:		input_report_key(input, BTN_DPAD_LEFT, b_rsp3 & BIT(0));
drivers/input/joystick/psxpad-spi.c:269:		input_report_key(input, BTN_Y, b_rsp4 & BIT(0));
drivers/input/joystick/iforce/iforce-packets.c:145:			if (btns & BIT(0))
drivers/thermal/rcar_gen3_thermal.c:39:#define IRQ_TEMP1		BIT(0)
drivers/thermal/rcar_gen3_thermal.c:52:#define CTSR_THSST	BIT(0)
drivers/thermal/rcar_gen3_thermal.c:56:#define THCTR_THSST	BIT(0)
drivers/thermal/uniphier_thermal.c:27:#define PVTCTLEN_EN			BIT(0)
drivers/thermal/uniphier_thermal.c:51:#define SETALERT_EN			BIT(0)
drivers/thermal/armada_thermal.c:44:#define CONTROL0_TSEN_START		BIT(0)
drivers/thermal/tegra/soctherm.c:40:#define SENSOR_CONFIG0_STOP			BIT(0)
drivers/thermal/tegra/soctherm.c:72:#define READBACK_NEGATE				BIT(0)
drivers/thermal/tegra/soctherm.c:100:#define TH_INTR_PU0_MASK			BIT(0)
drivers/thermal/tegra/soctherm.c:115:#define OC1_CFG_EN_THROTTLE_MASK		BIT(0)
drivers/thermal/tegra/soctherm.c:130:#define OC_INTR_OC1_MASK			BIT(0)
drivers/thermal/tegra/soctherm.c:137:#define THROT_GLOBAL_ENB_MASK			BIT(0)
drivers/thermal/tegra/soctherm.c:143:#define XPU_PSKIP_STATUS_ENABLED_MASK		BIT(0)
drivers/thermal/tegra/soctherm.c:151:#define THROT_STATUS_ENABLED_MASK		BIT(0)
drivers/thermal/tegra/soctherm.c:1060:		if (oc1 && soc_irq_cdata.irq_enable & BIT(0))
drivers/thermal/intel/intel_soc_dts_iosf.c:25:#define SOC_DTS_AUX0_ENABLE_BIT		BIT(0)
drivers/thermal/intel/intel_quark_dts_thermal.c:72:#define QRK_DTS_RESET_BIT		BIT(0)
drivers/thermal/qcom/tsens-8960.c:27:#define EN			BIT(0)
drivers/thermal/qcom/tsens-8960.c:36:#define MIN_STATUS_MASK		BIT(0)
drivers/thermal/ti-soc-thermal/dra752-bandgap.h:88:#define DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK		BIT(0)
drivers/thermal/ti-soc-thermal/dra752-bandgap.h:96:#define DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK		BIT(0)
drivers/thermal/ti-soc-thermal/dra752-bandgap.h:102:#define DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK		BIT(0)
drivers/thermal/ti-soc-thermal/dra752-bandgap.h:114:#define DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK		BIT(0)
drivers/thermal/ti-soc-thermal/omap4xxx-bandgap.h:114:#define OMAP4460_MASK_COLD_MASK				BIT(0)
drivers/thermal/ti-soc-thermal/omap4xxx-bandgap.h:129:#define OMAP4460_COLD_FLAG_MASK				BIT(0)
drivers/thermal/ti-soc-thermal/ti-bandgap.h:278:#define TI_BANDGAP_FEATURE_TSHUT		BIT(0)
drivers/thermal/ti-soc-thermal/omap5xxx-bandgap.h:80:#define OMAP5430_MASK_COLD_MPU_MASK			BIT(0)
drivers/thermal/ti-soc-thermal/omap5xxx-bandgap.h:99:#define OMAP5430_COLD_MPU_FLAG_MASK			BIT(0)
drivers/thermal/zx2967_thermal.c:26:#define ZX2967_DCF_FREEZE		BIT(0)
drivers/thermal/rockchip_thermal.c:188:#define TSADCV2_AUTO_EN				BIT(0)
drivers/thermal/broadcom/brcmstb_thermal.c:28: #define AVS_TMON_EN_OVERTEMP_RESET_msk	BIT(0)
drivers/thermal/broadcom/brcmstb_thermal.c:38: #define AVS_TMON_EN_TEMP_INT_SRCS_low	BIT(0)
drivers/thermal/broadcom/bcm2835_thermal.c:26:#define BCM2835_TS_TSENSCTL_PRWDW		BIT(0)
drivers/thermal/st/stm_thermal.c:61:#define TS1_EN			BIT(0)
drivers/thermal/mtk_thermal.c:84:#define TEMP_ADCWRITECTRL_ADC_PNP_WRITE		BIT(0)
drivers/thermal/mtk_thermal.c:123:#define CALIB_BUF0_VALID		BIT(0)
drivers/nfc/trf7970a.c:148:#define TRF7970A_QUIRK_IRQ_STATUS_READ		BIT(0)
drivers/nfc/trf7970a.c:213:#define TRF7970A_CHIP_STATUS_VRS5_3		BIT(0)
drivers/nfc/trf7970a.c:275:#define TRF7970A_RX_SPECIAL_SETTINGS_NO_LIM	BIT(0)
drivers/nfc/trf7970a.c:292:#define TRF7970A_IRQ_STATUS_NORESP		BIT(0)	/* ISO15693 only */
drivers/nfc/trf7970a.c:293:#define TRF7970A_IRQ_STATUS_NFC_COL_ERROR	BIT(0)
drivers/nfc/trf7970a.c:311:#define TRF7970A_RSSI_OSC_STATUS_RSSI_MASK	(BIT(2) | BIT(1) | BIT(0))
drivers/nfc/trf7970a.c:315:#define TRF7970A_SPECIAL_FCN_REG1_COL_7_6		BIT(0)
drivers/nfc/trf7970a.c:341:#define TRF79070A_NFC_TARGET_PROTOCOL_NFCBR_106		BIT(0)
drivers/nfc/trf7970a.c:343:#define TRF79070A_NFC_TARGET_PROTOCOL_NFCBR_424		(BIT(0) | BIT(1))
drivers/nfc/trf7970a.c:396:#define ISO15693_REQ_FLAG_SUB_CARRIER		BIT(0)
drivers/perf/arm_smmuv3_pmu.c:76:#define SMMU_PMCG_CR_ENABLE             BIT(0)
drivers/perf/arm_smmuv3_pmu.c:80:#define SMMU_PMCG_IRQ_CTRL_IRQEN        BIT(0)
drivers/perf/arm_smmuv3_pmu.c:97:#define SMMU_PMCG_EVCNTR_RDONLY         BIT(0)
drivers/perf/arm_dsu_pmu.c:42:#define CLUSTERPMCR_E			BIT(0)
drivers/perf/xgene_pmu.c:28:#define  CSW_CSWCR_DUALMCB_MASK         BIT(0)
drivers/perf/xgene_pmu.c:39:#define  PCPPMU_INT_MCU		BIT(0)
drivers/perf/xgene_pmu.c:56:#define PMU_PMCR_E		BIT(0)
drivers/perf/raspberrypi_axi_monitor.c:108:const int GEN_CTL_ENABLE_BIT	= BIT(0);
drivers/watchdog/sbsa_gwdt.c:72:#define SBSA_GWDT_WCS_EN	BIT(0)
drivers/watchdog/tangox_wdt.c:37:#define WD_CONFIG_XTAL_IN	BIT(0)
drivers/watchdog/stpmic1_wdt.c:15:#define WDT_START		BIT(0)
drivers/watchdog/stpmic1_wdt.c:17:#define WDT_START_MASK		BIT(0)
drivers/watchdog/imx2_wdt.c:42:#define IMX2_WDT_WCR_WDZST	BIT(0)		/* -> Watchdog timer Suspend */
drivers/watchdog/sprd_wdt.c:33:#define SPRD_WDT_INT_EN_BIT		BIT(0)
drivers/watchdog/sprd_wdt.c:39:#define SPRD_WDT_INT_CLEAR_BIT		BIT(0)
drivers/watchdog/sprd_wdt.c:43:#define SPRD_WDT_INT_RAW_BIT		BIT(0)
drivers/watchdog/npcm_wdt.c:24:#define NPCM_WTR	BIT(0)			/* Reset counter */
drivers/watchdog/bcm2835_wdt.c:104:	rsts = (partition & BIT(0)) | ((partition & BIT(1)) << 1) |
drivers/watchdog/pic32-wdt.c:26:#define WDTCON_WIN_EN		BIT(0)
drivers/watchdog/ftwdt010_wdt.c:33:#define WDCR_ENABLE		BIT(0)
drivers/watchdog/iTCO_wdt.c:226:		val |= BIT(0);
drivers/watchdog/iTCO_wdt.c:228:		val &= ~BIT(0);
drivers/watchdog/qcom-wdt.c:24:#define QCOM_WDT_ENABLE		BIT(0)
drivers/watchdog/digicolor_wdt.c:21:#define TIMER_A_ENABLE_COUNT	BIT(0)
drivers/watchdog/asm9260_wdt.c:30:#define BM_MOD_WDEN			BIT(0)
drivers/watchdog/pm8916_wdt.c:27:#define WATCHDOG_PET_BIT		BIT(0)
drivers/watchdog/atlas7_wdt.c:22:#define ATLAS7_WDT_CNT_EN	(BIT(0) | BIT(1))
drivers/watchdog/sp5100_tco.h:19:#define SP5100_WDT_START_STOP_BIT	BIT(0)
drivers/watchdog/sp5100_tco.h:45:#define SP5100_PM_WATCHDOG_DISABLE	((u8)BIT(0))
drivers/watchdog/sp5100_tco.h:56:#define SB800_PCI_WATCHDOG_DECODE_EN	BIT(0)
drivers/watchdog/sp5100_tco.h:59:#define SB800_ACPI_MMIO_DECODE_EN	BIT(0)
drivers/watchdog/rtd119x_wdt.c:25:#define RTD119X_TCWTR_WDCLR			BIT(0)
drivers/watchdog/pic32-dmt.c:35:#define DMTSTAT_WINOPN		BIT(0)
drivers/watchdog/lpc18xx_wdt.c:22:#define LPC18XX_WDT_MOD_WDEN		BIT(0)
drivers/watchdog/zx2967_wdt.c:46:#define ZX2967_WDT_FLAG_REBOOT_MON		BIT(0)
drivers/watchdog/aspeed_wdt.c:54:#define   WDT_CTRL_ENABLE		BIT(0)
drivers/watchdog/aspeed_wdt.c:58:#define   WDT_CLEAR_TIMEOUT_AND_BOOT_CODE_SELECTION	BIT(0)
drivers/watchdog/stm32_iwdg.c:46:#define SR_PVU	BIT(0) /* Watchdog prescaler value update */
drivers/watchdog/f71808e_wdt.c:398:		tmp &= ~(BIT(3) | BIT(0));
drivers/watchdog/f71808e_wdt.c:498:	is_running = (superio_inb(watchdog.sioaddr, SIO_REG_ENABLE) & BIT(0))
drivers/watchdog/uniphier_wdt.c:33:#define   WDTCTRL_ENABLE		BIT(0)
drivers/virt/vboxguest/vmmdev.h:50:#define VMMDEV_EVENT_MOUSE_CAPABILITIES_CHANGED             BIT(0)
drivers/virt/vboxguest/vmmdev.h:124:#define VMMDEV_MOUSE_GUEST_CAN_ABSOLUTE                     BIT(0)
drivers/virt/vboxguest/vmmdev.h:181:#define VMMDEV_HVF_HGCM_PHYS_PAGE_LIST  BIT(0)
drivers/virt/vboxguest/vmmdev.h:198:#define VMMDEV_GUEST_SUPPORTS_SEAMLESS                      BIT(0)
drivers/virt/vboxguest/vmmdev.h:250:#define VMMDEV_GUEST_INFO2_ADDITIONS_FEATURES_REQUESTOR_INFO	BIT(0)
drivers/virt/vboxguest/vmmdev.h:378:#define VMMDEV_HGCM_REQ_DONE      BIT(0)
drivers/regulator/twl6030-regulator.c:75:#define SMPS_OFFSET_EN		BIT(0)
drivers/regulator/twl6030-regulator.c:82:#define SMPS_MULTOFFSET_SMPS4	BIT(0)
drivers/regulator/twl6030-regulator.c:119:#define P1_GRP_6030	BIT(0)		/* CPU/Linux */
drivers/regulator/twl6030-regulator.c:141:#define PB_I2C_BUSY	BIT(0)
drivers/regulator/sc2731-regulator.c:44:#define SC2731_LDO_CAMA0_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:45:#define SC2731_LDO_CAMA1_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:46:#define SC2731_LDO_CAMMOT_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:47:#define SC2731_LDO_VLDO_PD_MASK		BIT(0)
drivers/regulator/sc2731-regulator.c:48:#define SC2731_LDO_EMMCCORE_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:49:#define SC2731_LDO_SDCORE_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:50:#define SC2731_LDO_SDIO_PD_MASK		BIT(0)
drivers/regulator/sc2731-regulator.c:51:#define SC2731_LDO_WIFIPA_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:52:#define SC2731_LDO_USB33_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:53:#define SC2731_LDO_CAMD0_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:54:#define SC2731_LDO_CAMD1_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:55:#define SC2731_LDO_CON_PD_MASK		BIT(0)
drivers/regulator/sc2731-regulator.c:56:#define SC2731_LDO_CAMIO_PD_MASK	BIT(0)
drivers/regulator/sc2731-regulator.c:57:#define SC2731_LDO_SRAM_PD_MASK		BIT(0)
drivers/regulator/cpcap-regulator.c:62:#define CPCAP_BIT_VRF2_SEL		BIT(0)
drivers/regulator/cpcap-regulator.c:65:#define CPCAP_BIT_VAUDIO_SEL		BIT(0)
drivers/regulator/cpcap-regulator.c:78:#define CPCAP_BIT_V_AUDIO_EN		BIT(0)
drivers/regulator/stm32-vrefbuf.c:26:#define STM32_ENVR			BIT(0)
drivers/regulator/lp872x.c:49:#define LP872X_EN_LDO1_M		BIT(0)
drivers/regulator/lp872x.c:57:#define LP8720_TIMESTEP_M		BIT(0)
drivers/regulator/lp872x.c:67:#define LP8725_BUCK1_EN_M		BIT(0)
drivers/regulator/lp8788-buck.c:35:#define LP8788_EN_BUCK1_M		BIT(0)	/* Addr 0Ch */
drivers/regulator/lp8788-buck.c:52:#define LP8788_FPWM_BUCK1_M		BIT(0)	/* Addr 2Dh */
drivers/regulator/stpmic1_regulator.c:354:		.icc_mask = BIT(0),
drivers/regulator/stpmic1_regulator.c:356:		.mask_reset_mask = BIT(0),
drivers/regulator/stpmic1_regulator.c:382:		.icc_mask = BIT(0),
drivers/regulator/stpmic1_regulator.c:384:		.mask_reset_mask = BIT(0),
drivers/regulator/fan53555.c:47:#define CTL_MODE_VSEL0_MODE	BIT(0)
drivers/regulator/tps80031-regulator.c:24:#define DCDC_OFFSET_EN		BIT(0)
drivers/regulator/tps80031-regulator.c:32:#define SMPS_MULTOFFSET_SMPS4	BIT(0)
drivers/regulator/tps80031-regulator.c:43:#define MISC2_LDO3_SEL_VIB_VAL	BIT(0)
drivers/regulator/tps6586x-regulator.c:229:		     ENA, 0, ENB, 0, TPS6586X_VCC1, BIT(0)),
drivers/regulator/rk808-regulator.c:769:		.enable_mask = BIT(0),
drivers/regulator/rk808-regulator.c:807:		BIT(0), 400),
drivers/regulator/rk808-regulator.c:831:		.enable_mask = BIT(0),
drivers/regulator/rk808-regulator.c:867:		BIT(0), 400),
drivers/regulator/rk808-regulator.c:1190:		.enable_mask = BIT(0),
drivers/regulator/rk808-regulator.c:1229:		BIT(0), 400),
drivers/regulator/rk808-regulator.c:1272:		RK818_H5V_EN_REG, BIT(0)),
drivers/regulator/rn5t618-regulator.c:45:	REG(DCDC1, DC1CTL, BIT(0), DC1DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:46:	REG(DCDC2, DC2CTL, BIT(0), DC2DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:47:	REG(DCDC3, DC3CTL, BIT(0), DC3DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:48:	REG(DCDC4, DC4CTL, BIT(0), DC4DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:50:	REG(LDO1, LDOEN1, BIT(0), LDO1DAC, 0x7f, 900000, 3500000, 25000),
drivers/regulator/rn5t618-regulator.c:62:	REG(DCDC1, DC1CTL, BIT(0), DC1DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:63:	REG(DCDC2, DC2CTL, BIT(0), DC2DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:64:	REG(DCDC3, DC3CTL, BIT(0), DC3DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:66:	REG(LDO1, LDOEN1, BIT(0), LDO1DAC, 0x7f, 900000, 3500000, 25000),
drivers/regulator/rn5t618-regulator.c:78:	REG(DCDC1, DC1CTL, BIT(0), DC1DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:79:	REG(DCDC2, DC2CTL, BIT(0), DC2DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:80:	REG(DCDC3, DC3CTL, BIT(0), DC3DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:81:	REG(DCDC4, DC4CTL, BIT(0), DC4DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:82:	REG(DCDC5, DC5CTL, BIT(0), DC5DAC, 0xff, 600000, 3500000, 12500),
drivers/regulator/rn5t618-regulator.c:84:	REG(LDO1, LDOEN1, BIT(0), LDO1DAC, 0x7f, 900000, 3500000, 25000),
drivers/regulator/rn5t618-regulator.c:92:	REG(LDO9, LDOEN2, BIT(0), LDO9DAC, 0x7f, 900000, 3500000, 25000),
drivers/regulator/rn5t618-regulator.c:93:	REG(LDO10, LDOEN2, BIT(0), LDO10DAC, 0x7f, 900000, 3500000, 25000),
drivers/regulator/88pm8607.c:292:	PM8607_DVC(BUCK1, GO, BIT(0), SUPPLIES_EN11, 0),
drivers/regulator/twl-regulator.c:115:#define P1_GRP_6030	BIT(0)		/* CPU/Linux */
drivers/regulator/twl-regulator.c:127:#define PB_I2C_BUSY	BIT(0)
drivers/regulator/lp8788-ldo.c:48:#define LP8788_EN_DLDO1_M		BIT(0)	/* Addr 0Dh ~ 0Fh */
drivers/regulator/lp8788-ldo.c:56:#define LP8788_EN_DLDO9_M		BIT(0)
drivers/regulator/lp8788-ldo.c:64:#define LP8788_EN_ALDO5_M		BIT(0)
drivers/regulator/lp8788-ldo.c:70:#define LP8788_EN_SEL_DLDO911_M		BIT(0)	/* Addr 10h */
drivers/regulator/tps6524x-regulator.c:66:#define ALARM_LDO1		BIT(0)
drivers/regulator/tps6524x-regulator.c:80:#define INT_LDO1		BIT(0)
drivers/regulator/tps6524x-regulator.c:93:#define STATUS_LDO1		BIT(0)
drivers/regulator/tps6524x-regulator.c:118:#define STAT_WP			BIT(0)
drivers/regulator/sy8106a-regulator.c:18:#define SY8106A_DISABLE_REG		BIT(0)
drivers/regulator/mt6323-regulator.c:55:		.enable_mask = BIT(0),					\
drivers/regulator/tps65023-regulator.c:70:#define TPS65023_REG_CTRL2_DCDC3	BIT(0)
drivers/regulator/tps65086-regulator.c:127:			   BUCK_VID_MASK, TPS65086_BUCK123CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:129:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:133:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:137:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:139:			   BUCK_VID_MASK, TPS65086_BUCK4CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:141:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:143:			   BUCK_VID_MASK, TPS65086_BUCK5CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:145:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:147:			   BUCK_VID_MASK, TPS65086_BUCK6CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:149:			   BIT(0)),
drivers/regulator/tps65086-regulator.c:151:			   VDOA1_VID_MASK, TPS65086_LDOA1CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:154:			   VDOA23_VID_MASK, TPS65086_LDOA2CTRL, BIT(0),
drivers/regulator/tps65086-regulator.c:157:			   VDOA23_VID_MASK, TPS65086_LDOA3CTRL, BIT(0),
drivers/regulator/mcp16502.c:26:#define MCP16502_ENS BIT(0)
drivers/regulator/max8973-regulator.c:101:#define MAX77621_CHIPID_TJINT_S				BIT(0)
drivers/regulator/mt6397-regulator.c:57:		.enable_mask = BIT(0),					\
drivers/regulator/ltc3589.c:43:#define LTC3589_OVEN_SW1		BIT(0)
drivers/regulator/ltc3589.c:52:#define LTC3589_VCCR_SW1_GO		BIT(0)
drivers/regulator/tps65132-regulator.c:40:#define TPS65132_REG_APPS_DIS_VPOS		BIT(0)
drivers/regulator/mt6358-regulator.c:57:		.enable_mask = BIT(0),	\
drivers/regulator/mt6358-regulator.c:61:	.qi = BIT(0),	\
drivers/regulator/mt6358-regulator.c:112:		.enable_mask = BIT(0),	\
drivers/regulator/mt6358-regulator.c:118:	.qi = BIT(0),	\
drivers/regulator/lp3972.c:65:#define LP3972_OEN3_L1EN	BIT(0)
drivers/regulator/pbias-regulator.c:76:	.vmode = BIT(0),
drivers/uio/uio_ivshmem.c:82:	err = pcim_iomap_regions(pdev, BIT(0), device_name);
drivers/rtc/rtc-sa1100.c:37:#define RTSR_AL			BIT(0)	/* RTC alarm detected */
drivers/rtc/rtc-pm8xxx.c:22:#define PM8xxx_RTC_ALARM_CLEAR		BIT(0)
drivers/rtc/rtc-meson.c:29:	#define RTC_ADDR0_LINE_SCLK		BIT(0)
drivers/rtc/rtc-meson.c:37:	#define RTC_ADDR1_SDO			BIT(0)
drivers/rtc/rtc-jz4740.c:39:#define JZ_RTC_CTRL_ENABLE	BIT(0)
drivers/rtc/rtc-rx8025.c:51:#define RX8025_BIT_CTRL2_DAFG	BIT(0)
drivers/rtc/rtc-rv3029c2.c:25:#define RV3029_ONOFF_CTRL_WE		BIT(0)
drivers/rtc/rtc-rv3029c2.c:34:#define RV3029_IRQ_CTRL_AIE		BIT(0)
drivers/rtc/rtc-rv3029c2.c:40:#define RV3029_IRQ_FLAGS_AF		BIT(0)
drivers/rtc/rtc-rv3029c2.c:92:#define RV3029_EECTRL_THP		BIT(0) /* temp scan interval */
drivers/rtc/rtc-ep93xx.c:18:#define  EP93XX_RTC_STATUS_INTR		 BIT(0)
drivers/rtc/rtc-ep93xx.c:21:#define  EP93XX_RTC_CONTROL_MIE		 BIT(0)
drivers/rtc/rtc-pcf85363.c:71:#define ALRM_SEC_A1E	BIT(0)
drivers/rtc/rtc-pcf85363.c:80:#define INT_WDIE	BIT(0)
drivers/rtc/rtc-pcf85363.c:89:#define FLAGS_TSR1F	BIT(0)
drivers/rtc/rtc-pcf85363.c:104:#define STOP_EN_STOP	BIT(0)
drivers/rtc/rtc-hym8563.c:28:#define HYM8563_CTL2_TIE	BIT(0)
drivers/rtc/rtc-s35390a.c:35:#define S35390A_FLAG_POC	BIT(0)
drivers/rtc/rtc-s35390a.c:42:#define S35390A_FLAG_TEST	BIT(0)
drivers/rtc/rtc-rx6110.c:68:#define RX6110_BIT_EXT_TSEL0		BIT(0)
drivers/rtc/rtc-rx6110.c:84:#define RX6110_BIT_CTRL_TBKE		BIT(0)
drivers/rtc/rtc-abx80x.c:42:#define ABX8XX_CTRL_WRITE	BIT(0)
drivers/rtc/rtc-at91sam9.c:59:#define AT91_RTT_ALMS		BIT(0)		/* Alarm Status */
drivers/rtc/rtc-armada38x.c:19:#define RTC_STATUS_ALARM1	    BIT(0)
drivers/rtc/rtc-armada38x.c:23:#define RTC_IRQ_AL_EN		    BIT(0)
drivers/rtc/rtc-armada38x.c:54:#define RTC_8K_ALARM2			BIT(0)
drivers/rtc/rtc-armada38x.c:57:#define SOC_RTC_ALARM1			BIT(0)
drivers/rtc/rtc-stm32.c:44:#define STM32_RTC_ISR_ALRAWF		BIT(0)
drivers/rtc/rtc-stm32.c:76:#define STM32_RTC_SR_ALRA		BIT(0)
drivers/rtc/rtc-ab-eoz9.c:19:#define ABEOZ9_REG_CTRL1_WE		BIT(0)
drivers/rtc/rtc-ab-eoz9.c:29:#define ABEOZ9_REG_CTRL_INT_AIE		BIT(0)
drivers/rtc/rtc-ab-eoz9.c:36:#define ABEOZ9_REG_CTRL_INT_FLAG_AF	BIT(0)
drivers/rtc/rtc-ab-eoz9.c:66:#define ABEOZ9_REG_EEPROM_THP		BIT(0)
drivers/rtc/rtc-sc27xx.c:46:#define SPRD_RTC_SEC_EN			BIT(0)
drivers/rtc/rtc-sunxi.c:37:#define SUNXI_ALRM_IRQ_EN_CNT_IRQ_EN		BIT(0)
drivers/rtc/rtc-sunxi.c:40:#define SUNXI_ALRM_IRQ_STA_CNT_IRQ_PEND		BIT(0)
drivers/rtc/rtc-r7301.c:40:#define RTC7301_ALARM_CONTROL_AIE	BIT(0)
drivers/rtc/rtc-r7301.c:43:#define RTC7301_TIMER_CONTROL_TIE	BIT(0)
drivers/rtc/rtc-r7301.c:46:#define RTC7301_CONTROL_BUSY		BIT(0)
drivers/rtc/rtc-r7301.c:124:	if (bank & BIT(0))
drivers/rtc/rtc-zynqmp.c:34:#define RTC_INT_SEC		BIT(0)
drivers/rtc/rtc-m41t80.c:64:#define M41T80_WATCHDOG_RB0	BIT(0)	/* RB: Watchdog resolution */
drivers/rtc/rtc-m41t80.c:66:#define M41T80_FEATURE_HT	BIT(0)	/* Halt feature */
drivers/rtc/rtc-mt6397.c:25:#define RTC_IRQ_STA_AL		BIT(0)
drivers/rtc/rtc-mt6397.c:29:#define RTC_IRQ_EN_AL		BIT(0)
drivers/rtc/rtc-pcf2123.c:72:#define CTRL2_TIE		BIT(0)	/* Countdown timer irq enable */
drivers/rtc/rtc-rv3028.c:46:#define RV3028_STATUS_PORF		BIT(0)
drivers/rtc/rtc-rv3028.c:58:#define RV3028_CTRL2_RESET		BIT(0)
drivers/rtc/rtc-aspeed.c:20:#define RTC_ENABLE	BIT(0)
drivers/rtc/rtc-ac100.c:25:#define AC100_RTC_CTRL_24HOUR	BIT(0)
drivers/rtc/rtc-ac100.c:34:#define AC100_CLKOUT_EN			BIT(0)
drivers/rtc/rtc-ac100.c:48:#define AC100_ALM_INT_ENABLE	BIT(0)
drivers/rtc/rtc-ab-b5ze-s3.c:28:#define ABB5ZES3_REG_CTRL1_CIE	   BIT(0)  /* Pulse interrupt enable */
drivers/rtc/rtc-ab-b5ze-s3.c:37:#define ABB5ZES3_REG_CTRL2_CTBIE   BIT(0)  /* Countdown timer B int. enable */
drivers/rtc/rtc-ab-b5ze-s3.c:53:#define ABB5ZES3_REG_CTRL3_BLIE	   BIT(0)  /* Battery low int. enable */
drivers/rtc/rtc-ab-b5ze-s3.c:95:#define ABB5ZES3_REG_TIM_CLK_TBC   BIT(0)  /* Timer B enable */
drivers/rtc/rtc-ab-b5ze-s3.c:101:#define ABB5ZES3_REG_TIMA_CLK_TAQ0 BIT(0)  /* Freq bit 0 */
drivers/rtc/rtc-ab-b5ze-s3.c:113:#define ABB5ZES3_REG_TIMB_CLK_TAQ0 BIT(0)
drivers/rtc/rtc-davinci.c:54:#define PRTCIF_INTEN_RTCIF		BIT(0)
drivers/rtc/rtc-davinci.c:60:#define PRTCIF_INTFLG_RTCIF		BIT(0)
drivers/rtc/rtc-davinci.c:93:#define PRTCSS_RTC_CTRL_TMMD		BIT(0)
drivers/rtc/rtc-davinci.c:102:#define PRTCSS_RTC_CCTRL_CAEN		BIT(0)
drivers/rtc/rtc-pic32.c:29:#define PIC32_RTCCON_RTCOE	BIT(0)
drivers/rtc/rtc-rv8803.c:39:#define RV8803_FLAG_V1F			BIT(0)
drivers/rtc/rtc-rv8803.c:45:#define RV8803_CTRL_RESET		BIT(0)
drivers/rtc/rtc-pcf85063.c:34:#define PCF85063_REG_CTRL1_CAP_SEL	BIT(0)
drivers/rtc/rtc-asm9260.c:18:#define BM_RTCCIF		BIT(0)
drivers/rtc/rtc-asm9260.c:27:#define BM_CLKEN		BIT(0)
drivers/rtc/rtc-asm9260.c:38:#define BM_CIIR_IMSEC		BIT(0)
drivers/rtc/rtc-asm9260.c:49:#define BM_AMR_IMSEC		BIT(0)
drivers/rtc/rtc-mt7622.c:40:#define	RTC_RC_STOP		BIT(0)
drivers/rtc/rtc-mt7622.c:55:#define	RTC_AL_EN		BIT(0)
drivers/rtc/rtc-isl12026.c:26:# define ISL12026_REG_SR_RTCF	BIT(0)
drivers/rtc/rtc-rk808.c:20:#define BIT_RTC_CTRL_REG_STOP_RTC_M		BIT(0)
drivers/rtc/rtc-cadence.c:37:#define CDNS_RTC_CTLR_TIME	BIT(0)
drivers/rtc/rtc-cadence.c:42:#define CDNS_RTC_STSR_VT	BIT(0)
drivers/rtc/rtc-cadence.c:50:#define CDNS_RTC_KRTCR_KRTC	BIT(0)
drivers/rtc/rtc-cadence.c:53:#define CDNS_RTC_AEI_HOS	BIT(0)
drivers/rtc/rtc-lpc24xx.c:20:#define  LPC24XX_RTCCIF		BIT(0)
drivers/rtc/rtc-lpc24xx.c:24:#define  LPC24XX_CLKEN		BIT(0)
drivers/rtc/rtc-xgene.c:25:#define  RTC_CCR_IE		BIT(0)
drivers/rtc/rtc-xgene.c:30:#define  RTC_STAT_BIT		BIT(0)
drivers/rtc/rtc-sun6i.c:40:#define SUN6I_LOSC_CTRL_EXT_OSC			BIT(0)
drivers/rtc/rtc-sun6i.c:53:#define SUN6I_ALRM_EN_CNT_EN			BIT(0)
drivers/rtc/rtc-sun6i.c:55:#define SUN6I_ALRM_IRQ_EN_CNT_IRQ_EN		BIT(0)
drivers/rtc/rtc-sun6i.c:57:#define SUN6I_ALRM_IRQ_STA_CNT_IRQ_PEND		BIT(0)
drivers/rtc/rtc-sun6i.c:63:#define SUN6I_ALRM1_IRQ_STA_WEEK_IRQ_PEND	BIT(0)
drivers/rtc/rtc-sun6i.c:67:#define SUN6I_ALARM_CONFIG_WAKEUP		BIT(0)
drivers/rtc/rtc-omap.c:95:#define OMAP_RTC_CTRL_STOP		BIT(0)
drivers/rtc/rtc-omap.c:106:#define OMAP_RTC_STATUS_BUSY		BIT(0)
drivers/rtc/rtc-pcf2127.c:35:#define PCF2127_BIT_CTRL3_BLIE			BIT(0)
drivers/rtc/rtc-pcf2127.c:51:#define PCF2127_BIT_WD_CTL_TF0			BIT(0)
drivers/tty/mips_ejtag_fdc.c:69:#define REG_FDSTAT_TXF			BIT(0)	/* Tx Full */
drivers/tty/serial/mxs-auart.c:185:#define ASM9260_BM_CTRL2_PORT_ENABLE		BIT(0)
drivers/tty/serial/mxs-auart.c:239:#define ASM9260_BM_INTR_RIMIS			BIT(0)
drivers/tty/serial/mxs-auart.c:266:#define ASM9260_BM_DEBUG_RXDMARQ		BIT(0)
drivers/tty/serial/mxs-auart.c:291:#define ASM9260_BM_RS485CTRL_RS485EN		BIT(0)
drivers/tty/serial/mxs-auart.c:317:#define ASM9260_BM_AUTOBAUD_START		BIT(0)
drivers/tty/serial/mxs-auart.c:333:#define ASM9260_BM_CTRL3_9BIT			BIT(0)
drivers/tty/serial/mxs-auart.c:345:#define ASM9260_BM_ISO7816CTRL_ENABLE		BIT(0)
drivers/tty/serial/mxs-auart.c:353:#define ASM9260_BM_ISO7816_STAT_ITERATION	BIT(0)
drivers/tty/serial/pic32_uart.h:105:#define PIC32_UART_MODE_STSEL     BIT(0)
drivers/tty/serial/pic32_uart.h:123:#define PIC32_UART_STA_URXDA      BIT(0)
drivers/tty/serial/msm_serial.c:85:#define UART_CR_RX_ENABLE		BIT(0)
drivers/tty/serial/msm_serial.c:89:#define UART_IMR_TXLEV			BIT(0)
drivers/tty/serial/msm_serial.c:125:#define UART_SR_RX_READY		BIT(0)
drivers/tty/serial/msm_serial.c:142:#define UARTDM_DMEN_TX_DM_ENABLE	BIT(0)	/* < UARTDM_1P4 */
drivers/tty/serial/digicolor-usart.c:23:#define UA_ENABLE_ENABLE		BIT(0)
drivers/tty/serial/digicolor-usart.c:26:#define UA_CONTROL_RX_ENABLE		BIT(0)
drivers/tty/serial/digicolor-usart.c:31:#define UA_STATUS_PARITY_ERR		BIT(0)
drivers/tty/serial/digicolor-usart.c:37:#define UA_CONFIG_CHAR_LEN		BIT(0)
drivers/tty/serial/digicolor-usart.c:63:#define UA_INT_TX			BIT(0)
drivers/tty/serial/milbeaut_usio.c:37:#define MLB_USIO_SMR_SOE		BIT(0)
drivers/tty/serial/milbeaut_usio.c:39:#define MLB_USIO_SCR_TXE		BIT(0)
drivers/tty/serial/milbeaut_usio.c:52:#define MLB_USIO_SSR_TBI		BIT(0)
drivers/tty/serial/milbeaut_usio.c:60:#define MLB_USIO_FCR_FE1		BIT(0)
drivers/tty/serial/sh-sci.h:93:#define SCIF_DR		BIT(0)	/* Receive Data Ready */
drivers/tty/serial/sh-sci.h:115:#define SCFCR_LOOP	BIT(0)	/* Loopback Test */
drivers/tty/serial/sh-sci.h:119:#define SCLSR_ORER	BIT(0)	/* Overrun Error */
drivers/tty/serial/sh-sci.h:129:#define SCSPTR_SPB2DT	BIT(0)	/* Serial Port Break Data */
drivers/tty/serial/sh-sci.h:143:#define SCPCR_TXDC	BIT(0)	/* Serial Port TXD Pin / Output Pin */
drivers/tty/serial/sh-sci.h:150:#define SCPDR_TXDD	BIT(0)	/* Serial Port TXD Output Pin Data */
drivers/tty/serial/stm32-usart.h:107:#define USART_SR_PE		BIT(0)
drivers/tty/serial/stm32-usart.h:143:#define USART_CR1_SBK		BIT(0)
drivers/tty/serial/stm32-usart.h:191:#define USART_CR3_EIE		BIT(0)
drivers/tty/serial/stm32-usart.h:234:#define USART_RQR_ABRRQ		BIT(0)		/* F7 */
drivers/tty/serial/stm32-usart.h:241:#define USART_ICR_PECF		BIT(0)		/* F7 */
drivers/tty/serial/fsl_linflexuart.c:54:#define LINFLEXD_LINCR1_INIT		BIT(0)
drivers/tty/serial/fsl_linflexuart.c:74:#define LINFLEXD_LINIER_HRIE		BIT(0)
drivers/tty/serial/fsl_linflexuart.c:93:#define LINFLEXD_UARTCR_UART		BIT(0)
drivers/tty/serial/fsl_linflexuart.c:112:#define LINFLEXD_UARTSR_NF		BIT(0)
drivers/tty/serial/owl-uart.c:52:#define OWL_UART_STAT_RIP		BIT(0)
drivers/tty/serial/sprd_serial.c:56:#define SPRD_IEN_RX_FULL	BIT(0)
drivers/tty/serial/sprd_serial.c:74:#define SPRD_LCR_PARITY		(BIT(0) | BIT(1))
drivers/tty/serial/sprd_serial.c:105:#define SPRD_IMSR_RX_FIFO_FULL	BIT(0)
drivers/tty/serial/mps2-uart.c:34:#define UARTn_STATE_TX_FULL			BIT(0)
drivers/tty/serial/mps2-uart.c:40:#define UARTn_CTRL_TX_ENABLE			BIT(0)
drivers/tty/serial/mps2-uart.c:48:#define UARTn_INT_TX				BIT(0)
drivers/tty/serial/mps2-uart.c:69:#define UART_PORT_COMBINED_IRQ	BIT(0)
drivers/tty/serial/mvebu-uart.c:45:#define  CTRL_OVR_ERR_INT	BIT(0)
drivers/tty/serial/mvebu-uart.c:67:#define  STAT_OVR_ERR		BIT(0)
drivers/tty/serial/sirfsoc_uart.h:150:		.sirfsoc_rx_done_en	= BIT(0),
drivers/tty/serial/sirfsoc_uart.h:165:		.sirfsoc_rx_done	= BIT(0),
drivers/tty/serial/sirfsoc_uart.h:215:		.sirfsoc_rx_done_en	= BIT(0),
drivers/tty/serial/sirfsoc_uart.h:233:		.sirfsoc_rx_done	= BIT(0),
drivers/tty/serial/sirfsoc_uart.h:261:#define SIRFUART_DATA_BIT_LEN_5			BIT(0)
drivers/tty/serial/sirfsoc_uart.h:288:#define SIRFUART_FIFO_RESET			BIT(0)
drivers/tty/serial/sirfsoc_uart.h:291:#define SIRFUART_RX_EN				BIT(0)
drivers/tty/serial/sirfsoc_uart.h:294:#define SIRFUART_IO_MODE			BIT(0)
drivers/tty/serial/omap-serial.c:58:#define OMAP_UART_WER_HAS_TX_WAKEUP	BIT(0)
drivers/tty/serial/omap-serial.c:60:#define UART_ERRATA_i202_MDR1_ACCESS	BIT(0)
drivers/tty/serial/rp2.c:54:#define RP2_IRQ_MASK_EN_m		BIT(0)
drivers/tty/serial/rp2.c:96:#define RP2_CHAN_STAT_RXDATA_m		BIT(0)
drivers/tty/serial/rp2.c:114:#define RP2_TXRX_CTL_MSRIRQ_m		BIT(0)
drivers/tty/serial/8250/8250_mid.c:151:	if (fisr & BIT(0))
drivers/tty/serial/8250/8250_fintek.c:56:#define FIFO_MODE_MASK		(BIT(1) | BIT(0))
drivers/tty/serial/8250/8250_fintek.c:57:#define FIFO_MODE_128		(BIT(1) | BIT(0))
drivers/tty/serial/8250/8250_fintek.c:78:#define F81866_IRQ_SHARE	BIT(0)
drivers/tty/serial/8250/8250_fintek.c:88:#define F81866_UART_CLK_MASK (BIT(1) | BIT(0))
drivers/tty/serial/8250/8250_fintek.c:90:#define F81866_UART_CLK_14_769MHZ (BIT(1) | BIT(0))
drivers/tty/serial/8250/8250_fintek.c:91:#define F81866_UART_CLK_18_432MHZ BIT(0)
drivers/tty/serial/8250/8250_aspeed_vuart.c:24:#define ASPEED_VUART_GCRA_VUART_EN		BIT(0)
drivers/tty/serial/8250/8250_lpss.c:40:#define BYT_PRV_CLK_EN			BIT(0)
drivers/tty/serial/8250/8250_lpc18xx.c:22:#define  LPC18XX_UART_RS485CTRL_NMMEN	BIT(0)
drivers/tty/serial/atmel_serial.h:86:#define	ATMEL_US_RXRDY		BIT(0)	/* Receiver Ready */
drivers/tty/serial/atmel_serial.h:152:#define	ATMEL_US_TXFEF		BIT(0)	/* Transmit FIFO Empty Flag */
drivers/tty/serial/rda-uart.c:35:#define RDA_UART_ENABLE			BIT(0)
drivers/tty/serial/rda-uart.c:74:#define RDA_UART_TX_MODEM_STATUS	BIT(0)
drivers/tty/serial/rda-uart.c:103:#define RDA_UART_RI			BIT(0)
drivers/tty/serial/qcom_geni_serial.c:37:#define UART_TX_PAR_EN		BIT(0)
drivers/tty/serial/qcom_geni_serial.c:63:#define PAR_CALC_EN		BIT(0)
drivers/tty/serial/qcom_geni_serial.c:74:#define UART_RFR_READY		BIT(0)
drivers/tty/serial/men_z135_uart.c:37:#define MEN_Z135_IER_RXCIEN BIT(0)		/* RX Space IRQ */
drivers/tty/serial/men_z135_uart.c:53:#define MEN_Z135_MSR_DCTS	BIT(0)
drivers/tty/serial/men_z135_uart.c:81:#define MEN_Z135_LSR_DR BIT(0)
drivers/tty/serial/men_z135_uart.c:90:#define MEN_Z135_IRQ_ID_RLS BIT(0)
drivers/mtd/maps/physmap-versatile.c:145:#define CINTEGRATOR_FLVPPEN		BIT(0)
drivers/mtd/maps/physmap-versatile.c:147:#define CINTEGRATOR_FLMASK		BIT(0)|BIT(1)
drivers/mtd/nand/raw/atmel/pmecc.c:89:#define PMECC_CTRL_RST				BIT(0)
drivers/mtd/nand/raw/atmel/pmecc.c:96:#define PMECC_SR_BUSY				BIT(0)
drivers/mtd/nand/raw/atmel/pmecc.c:103:#define PMECC_ERROR_INT				BIT(0)
drivers/mtd/nand/raw/atmel/pmecc.c:120:#define PMERRLOC_DISABLE			BIT(0)
drivers/mtd/nand/raw/atmel/pmecc.c:123:#define PMERRLOC_ELSR_BUSY			BIT(0)
drivers/mtd/nand/raw/atmel/pmecc.c:130:#define PMERRLOC_CALC_DONE			BIT(0)
drivers/mtd/nand/raw/atmel/nand-controller.c:82:#define ATMEL_HSMC_NFC_CTRL_EN			BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:40:#define HC_CFG_MAN_CS_ASSERT	BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:58:#define INT_TX_EMPTY		BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:61:#define HC_EN_BIT		BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:120:#define DMAC_CFG_START		BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:132:#define DMAM_CFG_EN		BIT(0)
drivers/mtd/nand/raw/mxic_nand.c:155:#define DATA_STROB_DELAY_2CYC	BIT(0)
drivers/mtd/nand/raw/nand_micron.c:33:#define NAND_ECC_STATUS_MASK		(BIT(4) | BIT(3) | BIT(0))
drivers/mtd/nand/raw/nand_micron.c:34:#define NAND_ECC_STATUS_UNCORRECTABLE	BIT(0)
drivers/mtd/nand/raw/hisi504_nand.c:41:#define HINFC504_CON_OP_MODE_NORMAL			BIT(0)
drivers/mtd/nand/raw/hisi504_nand.c:71:#define HINFC504_READY					BIT(0)
drivers/mtd/nand/raw/hisi504_nand.c:92:#define HINFC504_DMA_CTRL_DMA_START			BIT(0)
drivers/mtd/nand/raw/hisi504_nand.c:112:#define HINFC504_DMA_PARA_DATA_RW_EN			BIT(0)
drivers/mtd/nand/raw/stm32_fmc2_nand.c:131:#define FMC2_CSQCR_CSQSTART		BIT(0)
drivers/mtd/nand/raw/stm32_fmc2_nand.c:143:#define FMC2_CSQCFGR2_SQSDTEN		BIT(0)
drivers/mtd/nand/raw/stm32_fmc2_nand.c:174:#define FMC2_CSQIER_TCIE		BIT(0)
drivers/mtd/nand/raw/stm32_fmc2_nand.c:190:#define FMC2_BCHDSR0_DUE		BIT(0)
drivers/mtd/nand/raw/sunxi_nand.c:59:#define NFC_EN			BIT(0)
drivers/mtd/nand/raw/sunxi_nand.c:77:#define NFC_RB_B2R		BIT(0)
drivers/mtd/nand/raw/sunxi_nand.c:86:#define NFC_B2R_INT_ENABLE	BIT(0)
drivers/mtd/nand/raw/sunxi_nand.c:136:#define NFC_ECC_EN		BIT(0)
drivers/mtd/nand/raw/mtk_ecc.c:21:#define ECC_IDLE_MASK		BIT(0)
drivers/mtd/nand/raw/mtk_ecc.c:22:#define ECC_IRQ_EN		BIT(0)
drivers/mtd/nand/raw/ingenic/jz4780_bch.c:36:#define BCH_BHCR_BCHE			BIT(0)
drivers/mtd/nand/raw/ingenic/jz4780_bch.c:55:#define BCH_BHINT_ERR			BIT(0)
drivers/mtd/nand/raw/ingenic/jz4740_ecc.c:32:#define JZ_NAND_ECC_CTRL_ENABLE		BIT(0)
drivers/mtd/nand/raw/ingenic/jz4740_ecc.c:39:#define JZ_NAND_STATUS_ERROR		BIT(0)
drivers/mtd/nand/raw/ingenic/jz4725b_bch.c:36:#define BCH_BHCR_BCHE			BIT(0)
drivers/mtd/nand/raw/ingenic/jz4725b_bch.c:57:#define BCH_BHINT_ERR			BIT(0)
drivers/mtd/nand/raw/brcmnand/iproc_nand.c:26:#define IPROC_NAND_CTLR_READY              BIT(0)
drivers/mtd/nand/raw/brcmnand/brcmnand.c:89:#define FLASH_DMA_MODE_MODE		BIT(0) /* link list */
drivers/mtd/nand/raw/brcmnand/brcmnand.c:152:	BRCMNAND_HAS_1K_SECTORS			= BIT(0),
drivers/mtd/nand/raw/brcmnand/bcm6368_nand.c:40:	BCM6368_NP_READ		= BIT(0),
drivers/mtd/nand/raw/vf610_nfc.c:93:#define START_BIT				BIT(0)
drivers/mtd/nand/raw/davinci_nand.c:454:	return davinci_nand_readl(info, NANDFSR_OFFSET) & BIT(0);
drivers/mtd/nand/raw/mtk_nand.c:24:#define		CNFG_AHB		BIT(0)
drivers/mtd/nand/raw/mtk_nand.c:41:#define		CON_FIFO_FLUSH		BIT(0)
drivers/mtd/nand/raw/mtk_nand.c:64:#define		STA_CMD			BIT(0)
drivers/mtd/nand/raw/fsmc_nand.c:41:	#define BANK_ENABLE		BIT(0)
drivers/mtd/nand/raw/fsmc_nand.c:63:	#define FSMC_RESET		BIT(0)
drivers/mtd/nand/raw/xway_nand.c:18:#define  NAND_WAIT_RD		BIT(0) /* NAND flash status output */
drivers/mtd/nand/raw/denali.h:21:#define     TRANSFER_SPARE_REG__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:39:#define     MULTIPLANE_OPERATION__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:42:#define     MULTIPLANE_READ_ENABLE__FLAG		BIT(0)
drivers/mtd/nand/raw/denali.h:45:#define     COPYBACK_DISABLE__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:48:#define     CACHE_WRITE_ENABLE__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:51:#define     CACHE_READ_ENABLE__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:54:#define     PREFETCH_MODE__PREFETCH_EN			BIT(0)
drivers/mtd/nand/raw/denali.h:58:#define     CHIP_EN_DONT_CARE__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:61:#define     ECC_ENABLE__FLAG				BIT(0)
drivers/mtd/nand/raw/denali.h:64:#define     GLOBAL_INT_EN_FLAG				BIT(0)
drivers/mtd/nand/raw/denali.h:97:#define     TWO_ROW_ADDR_CYCLES__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:100:#define     MULTIPLANE_ADDR_RESTRICT__FLAG		BIT(0)
drivers/mtd/nand/raw/denali.h:144:#define     WRITE_PROTECT__FLAG				BIT(0)
drivers/mtd/nand/raw/denali.h:211:#define     INTR__ECC_UNCOR_ERR				BIT(0)	/* new IP */
drivers/mtd/nand/raw/denali.h:212:#define     INTR__ECC_TRANSACTION_DONE			BIT(0)	/* old IP */
drivers/mtd/nand/raw/denali.h:268:#define     DMA_ENABLE__FLAG				BIT(0)
drivers/mtd/nand/raw/denali.h:271:#define     IGNORE_ECC_DONE__FLAG			BIT(0)
drivers/mtd/nand/raw/denali.h:275:#define     DMA_INTR__TARGET_ERROR			BIT(0)
drivers/mtd/nand/raw/denali.h:289:#define     CHNL_ACTIVE__CHANNEL0			BIT(0)
drivers/mtd/nand/raw/denali.h:389:#define DENALI_CAP_HW_ECC_FIXUP			BIT(0)
drivers/mtd/nand/raw/tegra_nand.c:55:#define   IER_GIE				BIT(0)
drivers/mtd/nand/raw/tegra_nand.c:138:#define   BCH_ENABLE				BIT(0)
drivers/mtd/nand/raw/marvell_nand.c:113:#define GENCONF_SOC_DEVICE_MUX_NFC_EN BIT(0)
drivers/mtd/nand/raw/marvell_nand.c:120:#define GENCONF_ND_CLK_CTRL_EN	BIT(0)
drivers/mtd/nand/raw/marvell_nand.c:166:#define NDSR_WRCMDREQ		BIT(0)
drivers/mtd/nand/raw/marvell_nand.c:177:#define NDECCCTRL_BCH_EN	BIT(0)
drivers/mtd/nand/raw/nand_macronix.c:11:#define MACRONIX_READ_RETRY_BIT BIT(0)
drivers/mtd/nand/raw/qcom_nandc.c:107:#define	READ_START_VLD			BIT(0)
drivers/mtd/nand/raw/qcom_nandc.c:160:#define	BAM_MODE_EN			BIT(0)
drivers/mtd/nand/raw/qcom_nandc.c:178:#define	ECC_NONE	BIT(0)
drivers/mtd/nand/raw/qcom_nandc.c:214:#define NAND_BAM_NO_EOT			BIT(0)
drivers/mtd/ubi/attach.c:81:#define AV_FIND		BIT(0)
drivers/mtd/spi-nor/spi-nor.c:103:#define BFPT_DWORD5_FAST_READ_2_2_2		BIT(0)
drivers/mtd/spi-nor/spi-nor.c:200:#define SECT_4K			BIT(0)	/* SPINOR_OP_BE_4K works uniformly */
drivers/mtd/spi-nor/spi-nor.c:3126:		BFPT_DWORD(5),  BIT(0),	/* Supported bit */
drivers/mtd/spi-nor/spi-nor.c:3241: * BIT(0) in the sorted erase mask.
drivers/mtd/spi-nor/spi-nor.c:3559:#define SMPT_DESC_END				BIT(0)
drivers/mtd/spi-nor/spi-nor.c:3882:		{ SNOR_HWCAPS_READ,		BIT(0) },
drivers/mtd/spi-nor/spi-nor.c:4524:	 * smallest erase size starting at BIT(0).
drivers/mtd/spi-nor/nxp-spifi.c:47:#define  SPIFI_STAT_MCINIT			BIT(0)
drivers/mtd/spi-nor/intel-spi.c:47:#define HSFSTS_CTL_FDONE		BIT(0)
drivers/mtd/spi-nor/intel-spi.c:82:#define SSFSTS_CTL_SCIP			BIT(0)
drivers/mtd/spi-nor/intel-spi.c:97:#define BYT_BCR_WPD			BIT(0)
drivers/mtd/spi-nor/aspeed-smc.c:131:#define CONFIG_CE0_TYPE			BIT(0) /* AST2500 FMC only */
drivers/mtd/spi-nor/cadence-quadspi.c:36:#define CQSPI_NEEDS_WR_DELAY		BIT(0)
drivers/mtd/spi-nor/cadence-quadspi.c:116:#define CQSPI_REG_CONFIG_ENABLE_MASK		BIT(0)
drivers/mtd/spi-nor/cadence-quadspi.c:188:#define CQSPI_REG_INDIRECTRD_START_MASK		BIT(0)
drivers/mtd/spi-nor/cadence-quadspi.c:197:#define CQSPI_REG_CMDCTRL_EXECUTE_MASK		BIT(0)
drivers/mtd/spi-nor/cadence-quadspi.c:211:#define CQSPI_REG_INDIRECTWR_START_MASK		BIT(0)
drivers/mtd/spi-nor/cadence-quadspi.c:226:#define CQSPI_REG_IRQ_MODE_ERR			BIT(0)
drivers/mtd/spi-nor/hisi-sfc.c:40:#define FMC_INT_OP_DONE			BIT(0)
drivers/mtd/spi-nor/hisi-sfc.c:59:#define FMC_OP_REG_OP_START		BIT(0)
drivers/mtd/spi-nor/hisi-sfc.c:69:#define OP_CTRL_DMA_OP_READY		BIT(0)
drivers/mtd/spi-nor/intel-spi-pci.c:17:#define BCR_WPD		BIT(0)
drivers/counter/104-quad-8.c:60:#define QUAD8_FLAG_BT BIT(0)
drivers/counter/stm32-timer-cnt.c:17:#define TIM_CCMR_CCXS	(BIT(8) | BIT(0))
drivers/platform/chrome/wilco_ec/debugfs.c:172:	u8 val;		/* BIT(0)=ENTRY_TO_FACT_MODE, BIT(1)=SPI_CHROME_SEL */
drivers/platform/chrome/wilco_ec/mailbox.c:42:#define EC_CMDR_DATA		BIT(0)	/* Data ready for host to read */
drivers/platform/mellanox/mlxbf-tmfifo.c:847:	if (vring->index & BIT(0)) {
drivers/platform/x86/fujitsu-laptop.c:70:#define FUNC_LEDS			(BIT(12) | BIT(0))
drivers/platform/x86/fujitsu-laptop.c:86:#define FUNC_LED_OFF			BIT(0)
drivers/platform/x86/fujitsu-laptop.c:87:#define FUNC_LED_ON			(BIT(0) | BIT(16) | BIT(17))
drivers/platform/x86/fujitsu-laptop.c:97:#define BACKLIGHT_OFF			(BIT(0) | BIT(1))
drivers/platform/x86/asus-wmi.c:65:#define ASUS_WMI_FNLOCK_BIOS_DISABLED	BIT(0)
drivers/platform/x86/intel_pmc_core.h:72:#define SPT_PMC_BIT_PMC				BIT(0)
drivers/platform/x86/intel_pmc_core.h:81:#define SPT_PMC_BIT_SATA			BIT(0)
drivers/platform/x86/intel_pmc_core.h:90:#define SPT_PMC_BIT_SMB				BIT(0)
drivers/platform/x86/intel_pmc_core.h:99:#define SPT_PMC_BIT_RSVD_0D			BIT(0)
drivers/platform/x86/intel_pmc_core.h:108:#define SPT_PMC_BIT_CSME_USBR			BIT(0)
drivers/platform/x86/intel_pmc_core.h:117:#define SPT_PMC_BIT_MPHY_LANE0			BIT(0)
drivers/platform/x86/intel_pmc_core.h:126:#define SPT_PMC_BIT_MPHY_LANE8			BIT(0)
drivers/platform/x86/intel_pmc_core.h:135:#define SPT_PMC_BIT_MPHY_CMN_LANE0		BIT(0)
drivers/platform/x86/intel_chtdc_ti_pwrbtn.c:18:#define SIRQ_PWRBTN_REL		BIT(0)
drivers/platform/x86/mlx-platform.c:110:#define MLXPLAT_CPLD_AGGR_MASK_COMEX	BIT(0)
drivers/platform/x86/mlx-platform.c:284:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:301:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:318:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:407:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:455:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:472:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:489:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:566:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:613:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:630:		.mask = BIT(0),
drivers/platform/x86/mlx-platform.c:632:		.bit = BIT(0),
drivers/platform/x86/mlx-platform.c:876:		.bit = BIT(0),
drivers/platform/x86/mlx-platform.c:883:		.bit = BIT(0),
drivers/platform/x86/mlx-platform.c:984:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1032:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1090:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1138:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1202:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1256:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1280:		.mask = GENMASK(7, 0) & ~BIT(0),
drivers/platform/x86/mlx-platform.c:1338:		.bit = BIT(0),
drivers/platform/x86/mlx-platform.c:1394:		.bit = BIT(0),
drivers/platform/x86/intel_scu_ipc.c:172:	while ((status & BIT(0)) && --loop_count) {
drivers/platform/x86/intel_scu_ipc.c:177:	if (status & BIT(0)) {
drivers/platform/x86/intel_pmc_core.c:164:	{"PMC",                 BIT(0)},
drivers/platform/x86/intel_pmc_core.c:173:	{"SATA",                BIT(0)},
drivers/platform/x86/intel_pmc_core.c:182:	{"SMB",                 BIT(0)},
drivers/platform/x86/intel_pmc_core.c:192:	{"CSME_FSC",            BIT(0)},
drivers/platform/x86/intel_pmc_core.c:201:	{"CSME_USBR",           BIT(0)},
drivers/platform/x86/intel_pmc_core.c:210:	{"SBR0",                BIT(0)},
drivers/platform/x86/intel_pmc_core.c:219:	{"PSF2",                BIT(0)},
drivers/platform/x86/intel_pmc_core.c:228:	{"SBR7",                BIT(0)},
drivers/platform/x86/intel_pmc_core.c:239:	{"RES_65",		BIT(0)},
drivers/platform/x86/intel_pmc_core.c:251:	{"AUDIO_D3",		BIT(0)},
drivers/platform/x86/intel_pmc_core.c:264:	{"SDIO_PLL_OFF",	BIT(0)},
drivers/platform/x86/intel_pmc_core.c:281:	{"MPHY_CORE_GATED",	BIT(0)},
drivers/platform/x86/intel_pmc_ipc.c:50:#define		IPC_STATUS_BUSY		BIT(0)
drivers/platform/x86/dell-laptop.c:484:	    (status & BIT(0)) && !(status & BIT(16)))
drivers/platform/x86/dell-laptop.c:495:	if (status & BIT(0)) {
drivers/platform/x86/dell-laptop.c:527:	if (ret != 0 || !(status & BIT(0))) {
drivers/platform/x86/dell-laptop.c:571:		   status & BIT(0));
drivers/platform/x86/dell-laptop.c:613:		   hwswitch_state & BIT(0));
drivers/platform/x86/dell-laptop.c:650:	if (ret == 0 && (status & BIT(0)))
drivers/platform/x86/dell-laptop.c:734:	if (!(status & BIT(0)) && !force_rfkill)
drivers/platform/x86/dell-laptop.c:1204:	if (units & BIT(0))
drivers/spmi/spmi-pmic-arb.c:56:	PMIC_ARB_STATUS_DONE	= BIT(0),
drivers/spmi/spmi-pmic-arb.c:101:#define SPMI_PIC_ACC_ENABLE_BIT		BIT(0)
drivers/devfreq/event/exynos-ppmu.h:80:#define PPMU_PMNC_ENABLE_MASK		BIT(0)
drivers/devfreq/event/exynos-ppmu.h:87:#define PPMU_PMCNT0_MASK		BIT(0)
drivers/devfreq/event/exynos-ppmu.h:155:#define PPMU_PMNC_ENABLE_MASK		BIT(0)
drivers/devfreq/event/exynos-nocp.h:42:#define NOCP_MAIN_CTL_ERREN_MASK		BIT(0)
drivers/devfreq/event/exynos-nocp.h:51:#define NOCP_CFG_CTL_GLOBALEN_MASK		BIT(0)
drivers/reset/reset-hsdk.c:49:#define CGU_IP_SW_RESET_RESET		BIT(0)
drivers/reset/reset-imx7.c:57:	[IMX7_RESET_A7_CORE_POR_RESET0] = { SRC_A7RCR0, BIT(0) },
drivers/reset/reset-imx7.c:69:	[IMX7_RESET_EIM_RST]		= { SRC_ERCR, BIT(0) },
drivers/reset/reset-imx7.c:71:	[IMX7_RESET_USBPHY1_POR]	= { SRC_USBOPHY1_RCR, BIT(0) },
drivers/reset/reset-imx7.c:73:	[IMX7_RESET_USBPHY2_POR]	= { SRC_USBOPHY2_RCR, BIT(0) },
drivers/reset/reset-imx7.c:81:	[IMX7_RESET_DDRC_PRST]		= { SRC_DDRC_RCR, BIT(0) },
drivers/reset/reset-imx7.c:149:	[IMX8MQ_RESET_A53_CORE_POR_RESET0]	= { SRC_A53RCR0, BIT(0) },
drivers/reset/reset-imx7.c:167:	[IMX8MQ_RESET_SW_NON_SCLR_M4C_RST]	= { SRC_M4RCR, BIT(0) },
drivers/reset/reset-imx7.c:168:	[IMX8MQ_RESET_OTG1_PHY_RESET]		= { SRC_USBOPHY1_RCR, BIT(0) },
drivers/reset/reset-imx7.c:169:	[IMX8MQ_RESET_OTG2_PHY_RESET]		= { SRC_USBOPHY2_RCR, BIT(0) },
drivers/reset/reset-imx7.c:180:	[IMX8MQ_RESET_HDMI_PHY_APB_RESET]	= { SRC_HDMI_RCR, BIT(0) },
drivers/reset/reset-imx7.c:181:	[IMX8MQ_RESET_DISP_RESET]		= { SRC_DISP_RCR, BIT(0) },
drivers/reset/reset-imx7.c:182:	[IMX8MQ_RESET_GPU_RESET]		= { SRC_GPU_RCR, BIT(0) },
drivers/reset/reset-imx7.c:183:	[IMX8MQ_RESET_VPU_RESET]		= { SRC_VPU_RCR, BIT(0) },
drivers/reset/reset-imx7.c:189:	[IMX8MQ_RESET_MIPI_CSI1_CORE_RESET]	= { SRC_MIPIPHY1_RCR, BIT(0) },
drivers/reset/reset-imx7.c:192:	[IMX8MQ_RESET_MIPI_CSI2_CORE_RESET]	= { SRC_MIPIPHY2_RCR, BIT(0) },
drivers/reset/reset-imx7.c:195:	[IMX8MQ_RESET_DDRC1_PRST]		= { SRC_DDRC_RCR, BIT(0) },
drivers/reset/reset-imx7.c:198:	[IMX8MQ_RESET_DDRC2_PHY_RESET]		= { SRC_DDRC2_RCR, BIT(0) },
drivers/reset/reset-uniphier.c:20:#define UNIPHIER_RESET_ACTIVE_LOW		BIT(0)
drivers/pwm/pwm-rcar.c:29:#define  RCAR_PWMCR_EN0		BIT(0)
drivers/pwm/pwm-imx27.c:60:#define MX3_PWMCR_EN			BIT(0)
drivers/pwm/pwm-zx.c:22:#define ZX_PWM_EN		BIT(0)
drivers/pwm/pwm-stmpe.c:19:#define PWMCS_EN_PWM0		BIT(0)
drivers/pwm/pwm-brcmstb.c:23:#define  CTRL_START		BIT(0)
drivers/pwm/pwm-brcmstb.c:30:#define  CTRL2_OUT_SELECT	BIT(0)
drivers/pwm/pwm-sprd.c:22:#define SPRD_PWM_ENABLE_BIT	BIT(0)
drivers/pwm/pwm-lpc18xx-sct.c:31:#define LPC18XX_PWM_CONFIG_UNIFY	BIT(0)
drivers/pwm/pwm-berlin.c:22:#define  BERLIN_PWM_ENABLE		BIT(0)
drivers/pwm/pwm-hibvt.c:24:#define PWM_ENABLE_MASK     BIT(0)
drivers/pwm/pwm-mtk-disp.c:263:	.enable_mask = BIT(0),
drivers/pwm/pwm-mtk-disp.c:273:	.enable_mask = BIT(0),
drivers/pwm/pwm-meson.c:61:#define MISC_A_EN		BIT(0)
drivers/pwm/pwm-vt8500.c:37:#define CTRL_ENABLE		BIT(0)
drivers/pwm/pwm-vt8500.c:44:#define STATUS_CTRL_UPDATE	BIT(0)
drivers/pwm/pwm-tiehrpwm.c:28:#define TBCTL_CTRMODE_MASK	(BIT(1) | BIT(0))
drivers/pwm/pwm-tiehrpwm.c:30:#define TBCTL_CTRMODE_DOWN	BIT(0)
drivers/pwm/pwm-tiehrpwm.c:32:#define TBCTL_CTRMODE_FREEZE	(BIT(1) | BIT(0))
drivers/pwm/pwm-tiehrpwm.c:63:#define AQCTL_ZRO_MASK		(BIT(1) | BIT(0))
drivers/pwm/pwm-tiehrpwm.c:64:#define AQCTL_ZRO_FRCLOW	BIT(0)
drivers/pwm/pwm-tiehrpwm.c:66:#define AQCTL_ZRO_FRCTOGGLE	(BIT(1) | BIT(0))
drivers/pwm/pwm-tiehrpwm.c:88:#define AQCSFRC_CSFA_MASK	(BIT(1) | BIT(0))
drivers/pwm/pwm-tiehrpwm.c:90:#define AQCSFRC_CSFA_FRCLOW	BIT(0)
drivers/pwm/pwm-tiehrpwm.c:92:#define AQCSFRC_CSFA_DISSWFRC	(BIT(1) | BIT(0))
drivers/fpga/xilinx-pr-decoupler.c:17:#define CTRL_CMD_DECOUPLE	BIT(0)
drivers/fpga/altera-freeze-bridge.c:22:#define FREEZE_CSR_STATUS_FREEZE_REQ_DONE	BIT(0)
drivers/fpga/altera-freeze-bridge.c:25:#define FREEZE_CSR_CTRL_FREEZE_REQ		BIT(0)
drivers/fpga/altera-pr-ip-core.c:18:#define ALT_PR_CSR_PR_START		BIT(0)
drivers/fpga/socfpga-a10.c:23:#define A10_FPGAMGR_DCLKSTAT_DCLKDONE				BIT(0)
drivers/fpga/socfpga-a10.c:25:#define A10_FPGAMGR_IMGCFG_CTL_00_S2F_NENABLE_NCONFIG		BIT(0)
drivers/fpga/socfpga-a10.c:32:#define A10_FPGAMGR_IMGCFG_CTL_01_S2F_NENABLE_CONFIG		BIT(0)
drivers/fpga/socfpga-a10.c:36:#define A10_FPGAMGR_IMGCFG_CTL_02_EN_CFG_CTRL			BIT(0)
drivers/fpga/socfpga-a10.c:42:#define A10_FPGAMGR_IMGCFG_STAT_F2S_CRC_ERROR			BIT(0)
drivers/fpga/altera-cvp.c:37:#define VSE_CVP_MODE_CTRL_CVP_MODE	BIT(0)	/* CVP (1) or normal mode (0) */
drivers/fpga/altera-cvp.c:44:#define VSE_CVP_PROG_CTRL_CONFIG	BIT(0)
kernel/locking/test-ww_mutex.c:26:#define TEST_MTX_SPIN BIT(0)
kernel/locking/test-ww_mutex.c:519:#define STRESS_INORDER BIT(0)
kernel/trace/trace_probe.h:357:#define TPARG_FL_RETURN BIT(0)
kernel/bpf/lpm_trie.c:19:#define LPM_TREE_NODE_FLAG_IM BIT(0)
sound/soc/atmel/atmel-pdmic.h:10:#define PDMIC_CR_SWRST_MASK	BIT(0)
sound/soc/atmel/atmel-i2s.c:46:#define ATMEL_I2SC_CR_RXEN	BIT(0)	/* Receiver Enable */
sound/soc/atmel/atmel-i2s.c:126:#define ATMEL_I2SC_SR_RXEN	BIT(0)	/* Receiver Enabled */
sound/soc/atmel/mchp-i2s-mcc.c:76:#define MCHP_I2SMCC_CR_RXEN		BIT(0)	/* Receiver Enable */
sound/soc/atmel/mchp-i2s-mcc.c:189:#define MCHP_I2SMCC_SR_RXEN		BIT(0)	/* Receiver Enabled */
sound/soc/atmel/mchp-i2s-mcc.c:207:#define MCHP_I2SMCC_INT_WERR			BIT(0)
sound/soc/rockchip/rockchip_i2s.h:199:#define I2S_CLR_TXC	BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:74:#define RRST			BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:87:#define XRST			BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:98:#define CLKRP			BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:150:#define RMCM			BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:162:#define XDISABLE		BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:171:#define RDISABLE		BIT(0)
sound/soc/ti/omap-mcbsp-priv.h:186:#define RSYNCERREN		BIT(0)
sound/soc/ti/davinci-mcasp.h:103:#define MCASP_FREE	BIT(0)
sound/soc/ti/davinci-mcasp.h:124:#define DITEN	BIT(0)	/* Transmit DIT mode enable/disable */
sound/soc/ti/davinci-mcasp.h:153:#define FSXPOL		BIT(0)
sound/soc/ti/davinci-mcasp.h:161:#define FSRPOL		BIT(0)
sound/soc/ti/davinci-mcasp.h:219:#define LBEN		BIT(0)
sound/soc/ti/davinci-mcasp.h:236:#define RXCLKRST	BIT(0)	/* Receiver Clock Divider Reset */
sound/soc/ti/davinci-mcasp.h:273:#define RXDATADMADIS	BIT(0)
sound/soc/ti/davinci-mcasp.h:278:#define TXDATADMADIS	BIT(0)
sound/soc/ti/davinci-mcasp.h:283:#define ROVRN		BIT(0)
sound/soc/ti/davinci-mcasp.h:288:#define XUNDRN		BIT(0)
sound/soc/ti/omap-mcbsp-st.c:40:#define ST_AUTOIDLE		BIT(0)
sound/soc/ti/omap-mcbsp-st.c:50:#define ST_SIDETONEEN		BIT(0)
sound/soc/dwc/local.h:32:#define ISR_RXDA	BIT(0)
sound/soc/zte/zx-tdm.c:28:#define FIFO_CTRL_TX_RST	BIT(0)
sound/soc/zte/zx-tdm.c:29:#define FIFO_CTRL_RX_RST	BIT(0)
sound/soc/zte/zx-tdm.c:35:#define TX_FIFO_RST_MASK	BIT(0)
sound/soc/zte/zx-tdm.c:36:#define RX_FIFO_RST_MASK	BIT(0)
sound/soc/zte/zx-tdm.c:38:#define FIFOCTRL_TX_FIFO_RST	BIT(0)
sound/soc/zte/zx-tdm.c:39:#define FIFOCTRL_RX_FIFO_RST	BIT(0)
sound/soc/zte/zx-tdm.c:64:#define PROCESS_TX_EN		BIT(0)
sound/soc/zte/zx-spdif.c:48:#define ZX_CTRL_TX_OPEN			BIT(0)
sound/soc/zte/zx-spdif.c:50:#define ZX_CTRL_TX_MASK			BIT(0)
sound/soc/zte/zx-spdif.c:65:#define ZX_FIFOCTRL_TX_FIFO_RST		BIT(0)
sound/soc/zte/zx-spdif.c:66:#define ZX_FIFOCTRL_TX_FIFO_RST_MASK	BIT(0)
sound/soc/bcm/bcm2835-i2s.c:106:#define BCM2835_I2S_INT_TXW		BIT(0)
sound/soc/bcm/cygnus-ssp.c:35:#define  PLAYBACK_STREAM_MASK   BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:106:#define RX_ENABLE_MASK		BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:151:#define RCKPOL_MASK		BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:152:#define TCKPOL_MASK		BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:153:#define SPICKM_MASK		(BIT(1) | BIT(0))
sound/soc/ux500/ux500_msp_i2s.h:199:#define RX_BUSY			BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:230:#define RX_DMA_ENABLE		BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:237:#define RX_SERVICE_INT		BIT(0)
sound/soc/ux500/ux500_msp_i2s.h:248:#define MSP_ITCR_ITEN		BIT(0)
sound/soc/adi/axi-i2s.c:30:#define AXI_I2S_RESET_GLOBAL	BIT(0)
sound/soc/adi/axi-i2s.c:34:#define AXI_I2S_CTRL_TX_EN	BIT(0)
sound/soc/adi/axi-spdif.c:28:#define AXI_SPDIF_CTRL_TXEN BIT(0)
sound/soc/codecs/wm_adsp.h:23:#define WM_ADSP2_REGION_0 BIT(0)
sound/soc/codecs/tlv320aic31xx.h:178:#define AIC31XX_SPRDRVPWRSTATUS_MASK	BIT(0)
sound/soc/codecs/tlv320aic31xx.h:195:#define AIC31XX_DACAINT			BIT(0)
sound/soc/codecs/tas5720.h:37:#define TAS5720_SDZ			BIT(0)
sound/soc/codecs/tas5720.h:82:#define TAS5720_OTE			BIT(0)
sound/soc/codecs/tas5720.h:106:#define TAS5722_VOL_CONTROL_LSB		BIT(0)
sound/soc/codecs/tas5720.h:111:#define TAS5722_PWR_TUNE		BIT(0)
sound/soc/codecs/wm_adsp.c:2865:		if (lock_regions & BIT(0)) {
sound/soc/codecs/wcd-clsh-v2.c:57:#define WCD9XXX_A_CDC_CLSH_CRC_CLK_EN_MASK		BIT(0)
sound/soc/codecs/wcd-clsh-v2.c:58:#define WCD9XXX_A_CDC_CLSH_CRC_CLK_ENABLE		BIT(0)
sound/soc/codecs/wcd-clsh-v2.c:84:#define WCD9XXX_CDC_CLK_RST_CTRL_MCLK_EN_MASK		BIT(0)
sound/soc/codecs/ssm4567.c:58:#define SSM4567_POWER_SPWDN			BIT(0)
sound/soc/codecs/ssm4567.c:81:#define SSM4567_SAI_CTRL_1_PDM			BIT(0)
sound/soc/codecs/ml26124.h:153:#define ML26124_MCLKEN		BIT(0)
sound/soc/codecs/adau1761.c:49:#define ADAU1761_DIGMIC_JACKDETECT_ACTIVE_LOW	BIT(0)
sound/soc/codecs/adau1761.c:52:#define ADAU1761_DIFF_INPUT_VOL_LDEN		BIT(0)
sound/soc/codecs/adau1761.c:54:#define ADAU1761_PLAY_MONO_OUTPUT_VOL_MODE_HP	BIT(0)
sound/soc/codecs/adau1761.c:57:#define ADAU1761_PLAY_HP_RIGHT_VOL_MODE_HP	BIT(0)
sound/soc/codecs/adau1761.c:59:#define ADAU1761_PLAY_LINE_LEFT_VOL_MODE_HP	BIT(0)
sound/soc/codecs/adau1761.c:61:#define ADAU1761_PLAY_LINE_RIGHT_VOL_MODE_HP	BIT(0)
sound/soc/codecs/wcd9335.h:20:#define WCD9335_CODEC_RPM_CLK_MCLK_CFG_9P6MHZ	BIT(0)
sound/soc/codecs/wcd9335.h:21:#define WCD9335_CODEC_RPM_CLK_MCLK_CFG_12P288MHZ	BIT(0)
sound/soc/codecs/wcd9335.h:28:#define WCD9335_CHIP_TIER_CTRL_EFUSE_EN_MASK	BIT(0)
sound/soc/codecs/wcd9335.h:29:#define WCD9335_CHIP_TIER_CTRL_EFUSE_ENABLE	BIT(0)
sound/soc/codecs/wcd9335.h:231:#define WCD9335_ANA_RX_BIAS_ENABLE_MASK		BIT(0)
sound/soc/codecs/wcd9335.h:232:#define WCD9335_ANA_RX_BIAS_ENABLE		BIT(0)
sound/soc/codecs/wcd9335.h:255:#define WCD9335_MBHC_HPHL_100K_TO_GND_EN	BIT(0)
sound/soc/codecs/wcd9335.h:261:#define WCD9335_ANA_MBHC_BIAS_EN_MASK		BIT(0)
sound/soc/codecs/wcd9335.h:262:#define WCD9335_ANA_MBHC_BIAS_EN		BIT(0)
sound/soc/codecs/wcd9335.h:361:#define WCD9335_HPH_DAC_LDO_POWERMODE_MASK	BIT(0)
sound/soc/codecs/wcd9335.h:363:#define WCD9335_HPH_DAC_LDO_POWERMODE_UHQA	BIT(0)
sound/soc/codecs/wcd9335.h:420:#define WCD9335_CDC_COMPANDER_CLK_EN_MASK	BIT(0)
sound/soc/codecs/wcd9335.h:421:#define WCD9335_CDC_COMPANDER_CLK_ENABLE	BIT(0)
sound/soc/codecs/wcd9335.h:595:#define WCD9335_CDC_CLK_RST_CTRL_MCLK_EN_MASK	BIT(0)
sound/soc/codecs/wcd9335.h:596:#define WCD9335_CDC_CLK_RST_CTRL_MCLK_ENABLE	BIT(0)
sound/soc/codecs/wcd9335.h:599:#define WCD9335_CDC_CLK_RST_CTRL_FS_CNT_EN_MASK	BIT(0)
sound/soc/codecs/wcd9335.h:600:#define WCD9335_CDC_CLK_RST_CTRL_FS_CNT_ENABLE	BIT(0)
sound/soc/codecs/wcd9335.c:4993:		.mask = BIT(0),
sound/soc/codecs/wcd9335.c:4997:			.type_reg_mask	= BIT(0),
sound/soc/codecs/rt5670.c:34:#define RT5670_DEV_GPIO     BIT(0)
sound/soc/codecs/tas6424.h:126:#define TAS6424_FAULT_DC_CH4		BIT(0)
sound/soc/codecs/tas6424.h:133:#define TAS6424_FAULT_VBAT_UV		BIT(0)
sound/soc/codecs/tas6424.h:140:#define TAS6424_FAULT_OTSD_CH4		BIT(0)
sound/soc/codecs/tas6424.h:149:#define TAS6424_WARN_VDD_OTW_CH4	BIT(0)
sound/soc/codecs/isabelle.h:112:#define ISABELLE_CHIP_EN		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:39:#define ANA_CLK_CTL_EAR_HPHR_CLK_EN_MASK BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:40:#define ANA_CLK_CTL_EAR_HPHR_CLK_EN	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:47:#define DIG_CLK_CTL_RXD1_CLK_EN		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:104:#define MICB_1_EN_TX3_GND_SEL_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:142:#define MICB_1_INT_TX3_INT_PULLUP_EN_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:143:#define MICB_1_INT_TX3_INT_PULLUP_EN_TX1N_TO_MICBIAS BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:169:#define CDC_A_MBHC_DET_CTL_HPHL_100K_TO_GND_EN_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:170:#define CDC_A_MBHC_DET_CTL_HPHL_100K_TO_GND_EN		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:214:#define RX_COM_BIAS_DAC_DAC_REF_EN_MASK		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:215:#define RX_COM_BIAS_DAC_DAC_REF_EN_ENABLE	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:229:#define RX_EAR_CTL_SPK_VBAT_LDO_EN_MASK		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:230:#define RX_EAR_CTL_SPK_VBAT_LDO_EN_ENABLE	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:245:#define SPKR_DRV_GAIN_SET		BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:252:#define SPKR_PWRSTG_CTL_DAC_EN_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-analog.c:253:#define SPKR_PWRSTG_CTL_DAC_EN		BIT(0)
sound/soc/codecs/pcm186x.h:183:#define PCM186X_CLK_CTRL_CLKDET_EN	BIT(0)
sound/soc/codecs/pcm186x.h:188:#define PCM186X_PLL_CTRL_EN		BIT(0)
sound/soc/codecs/pcm186x.h:193:#define PCM186X_PWR_CTRL_STBY		BIT(0)
sound/soc/codecs/pcm186x.h:201:#define PCM186X_CLK_STATUS_SCKERR	BIT(0)
sound/soc/codecs/pcm186x.h:206:#define PCM186X_SUPPLY_STATUS_LDO	BIT(0)
sound/soc/codecs/pcm186x.h:212:#define PCM186X_MMAP_STAT_W_REQ		BIT(0)
sound/soc/codecs/ml26124.c:25:#define ML26124_SAI_FRAME_SYNC	(BIT(5) | BIT(0)) /* For mono (Telecodec) */
sound/soc/codecs/ml26124.c:342:					    BIT(0) | BIT(1), 1);
sound/soc/codecs/ml26124.c:346:					    BIT(0) | BIT(1), 2);
sound/soc/codecs/ml26124.c:350:					    BIT(0) | BIT(1), 3);
sound/soc/codecs/ml26124.c:358:				    BIT(0) | BIT(1), 0);
sound/soc/codecs/ml26124.c:382:		snd_soc_component_update_bits(component, ML26124_REC_PLYBAK_RUN, BIT(0), 1);
sound/soc/codecs/ml26124.c:416:	snd_soc_component_update_bits(component, ML26124_SAI_MODE_SEL, BIT(0), mode);
sound/soc/codecs/tlv320aic32x4.h:189:#define AIC32X4_LDOCTLEN		BIT(0)
sound/soc/codecs/tlv320aic32x4.h:192:#define AIC32X4_LDOIN_18_36		BIT(0)
sound/soc/codecs/hdmi-codec.c:40:	FL  = BIT(0),	/* Front Left           */
sound/soc/codecs/isabelle.c:898:				ISABELLE_CHIP_EN, BIT(0));
sound/soc/codecs/ssm2518.c:58:#define SSM2518_POWER1_SPWDN			BIT(0)
sound/soc/codecs/ssm2518.c:60:#define SSM2518_CLOCK_ASR			BIT(0)
sound/soc/codecs/ssm2518.c:98:#define SSM2518_MUTE_CTRL_MUTE_MASTER		BIT(0)
sound/soc/codecs/ssm2518.c:100:#define SSM2518_POWER2_APWDN			BIT(0)
sound/soc/codecs/lm49453.h:246:#define LM49453_PMC_SETUP_CHIP_EN			(BIT(1)|BIT(0))
sound/soc/codecs/lm49453.h:276:#define LM49453_ADC_DSP_ADC_MUTEL			BIT(0)
sound/soc/codecs/lm49453.h:293:#define LM49453_RESET_REG_RST				BIT(0)
sound/soc/codecs/jz4740.c:44:#define JZ4740_CODEC_1_RESET BIT(0)
sound/soc/codecs/wcd-clsh-v2.h:21:#define	WCD_CLSH_STATE_EAR	BIT(0)
sound/soc/codecs/lm49453.c:1186:			    LM49453_AUDIO_PORT1_BASIC_FMT_MASK|BIT(0)|BIT(5),
sound/soc/codecs/lm49453.c:1223:	snd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(1)|BIT(0),
sound/soc/codecs/lm49453.c:1224:			    (mute ? (BIT(1)|BIT(0)) : 0));
sound/soc/codecs/adau1977.c:51:#define ADAU1977_POWER_PWUP			BIT(0)
sound/soc/codecs/adau1977.c:95:#define ADAU1977_SAI_CTRL1_MASTER		BIT(0)
sound/soc/codecs/adau1977.c:105:#define ADAU1977_MISC_CONTROL_DC_CAL		BIT(0)
sound/soc/codecs/rt5640.h:2061:#define RT5640_NO_JACK		BIT(0)
sound/soc/codecs/adau17x1.h:98:#define ADAU17X1_SERIAL_PORT0_MASTER		BIT(0)
sound/soc/codecs/adau17x1.h:108:#define ADAU17X1_CLOCK_CONTROL_SYSCLK_EN	BIT(0)
sound/soc/codecs/ak4613.c:49:#define RSTN		BIT(0)
sound/soc/codecs/nau8825.c:1578:	if (value & BIT(0))
sound/soc/codecs/nau8824.c:953:	if (value & BIT(0))
sound/soc/codecs/msm8916-wcd-digital.c:21:#define CLK_RX_RESET_B1_CTL_TX1_RESET_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:30:#define DMIC_B1_CTL_DMIC0_CLK_EN_MASK		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:31:#define DMIC_B1_CTL_DMIC0_CLK_EN_ENABLE		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:61:#define MCLK_CTL_MCLK_EN_MASK			BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:62:#define MCLK_CTL_MCLK_EN_ENABLE			BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:65:#define LPASS_CDC_CLK_PDM_CTL_PDM_EN_MASK	BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:66:#define LPASS_CDC_CLK_PDM_CTL_PDM_EN		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:88:#define RXn_B6_CTL_MUTE_MASK			BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:89:#define RXn_B6_CTL_MUTE_ENABLE			BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:101:#define TOP_CTL_DIG_MCLK_FREQ_MASK		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:103:#define TOP_CTL_DIG_MCLK_FREQ_F_9_6MHZ		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:157:#define TX_VOL_CTL_CFG_MUTE_EN_MASK		BIT(0)
sound/soc/codecs/msm8916-wcd-digital.c:158:#define TX_VOL_CTL_CFG_MUTE_EN_ENABLE		BIT(0)
sound/soc/codecs/adau1373.c:120:#define ADAU1373_PLL_CTRL6_PLL_EN	BIT(0)
sound/soc/codecs/adau1373.c:143:#define ADAU1373_ADC_CTRL_PEAK_DETECT	BIT(0)
sound/soc/codecs/adau1373.c:150:#define ADAU1373_PWDN_CTRL3_PWR_EN BIT(0)
sound/soc/codecs/zx_aud96p22.c:20:#define RST_DAC_DPZ			BIT(0)
sound/soc/codecs/rk3328_codec.h:71:#define DAC_BCP_MASK			BIT(0)
sound/soc/codecs/rk3328_codec.h:91:#define DAC_CHARGE_CURRENT_I_MASK	BIT(0)
sound/soc/codecs/rk3328_codec.h:110:#define HPOUTR_ZERO_CROSSING_MASK	BIT(0)
sound/soc/codecs/rk3328_codec.h:136:#define DACR_INIT_MASK			BIT(0)
sound/soc/codecs/rk3328_codec.h:156:#define HPMIXR_INIT2_MASK		BIT(0)
sound/soc/codecs/rk3328_codec.h:164:#define DACR_SELECT_MASK		BIT(0)
sound/soc/codecs/sta350.h:126:#define STA350_CONFE_MPCV	BIT(0)
sound/soc/tegra/tegra30_ahub.c:326:#define MOD_LIST_MASK_TEGRA30	BIT(0)
sound/soc/hisilicon/hi6210-i2s.h:29:#define HII2S_SW_RST_N__SW_RST_N					BIT(0)
sound/soc/hisilicon/hi6210-i2s.h:59:#define HII2S_IF_CLK_EN_CFG__STEREO_UPLINK_L_EN				BIT(0)
sound/soc/hisilicon/hi6210-i2s.h:237:#define HII2S_MISC_CFG__S2_DOUT_LEFT_SEL				BIT(0)
sound/soc/hisilicon/hi6210-i2s.h:251:#define HII2S_CLK_SEL__I2S_BT_FM_SEL					BIT(0)
sound/soc/sof/intel/shim.h:58:#define SHIM_BYT_CSR_RST	BIT(0)
sound/soc/sof/intel/shim.h:65:#define SHIM_ISRX_DONE		BIT(0)
sound/soc/sof/intel/shim.h:70:#define SHIM_ISRD_DONE		BIT(0)
sound/soc/sof/intel/shim.h:74:#define SHIM_IMRX_DONE		BIT(0)
sound/soc/sof/intel/shim.h:78:#define SHIM_IMRD_DONE		BIT(0)
sound/soc/sof/intel/shim.h:136:#define PCI_VDRTCL0_D3PGD		BIT(0)
sound/soc/sof/intel/hda.h:44:#define SOF_HDA_GCTL_RESET		BIT(0)
sound/soc/sof/intel/hda.h:244:#define HDA_DSP_REG_HIPCCTL_BUSY	BIT(0)
sound/soc/sof/intel/hda.h:319:#define CNL_DSP_REG_HIPCCTL_BUSY	BIT(0)
sound/soc/intel/skylake/skl-topology.c:30:#define SKL_IN_DIR_BIT_MASK		BIT(0)
sound/soc/intel/skylake/skl-sst-dsp.h:46:#define SKL_ADSP_REG_HIPCCTL_BUSY	BIT(0)
sound/soc/intel/skylake/skl-sst-dsp.h:84:#define SKL_DSP_CORE0_MASK		BIT(0)
sound/soc/intel/skylake/cnl-sst-dsp.h:45:#define CNL_ADSP_REG_HIPCCTL_BUSY	BIT(0)
sound/soc/img/img-spdif-in.c:58:#define IMG_SPDIF_IN_SOFT_RESET_MASK		BIT(0)
sound/soc/img/img-i2s-in.c:32:#define IMG_I2S_IN_CTL_ME_MASK			BIT(0)
sound/soc/img/img-i2s-in.c:48:#define IMG_I2S_IN_CH_CTL_ME_MASK		BIT(0)
sound/soc/img/img-parallel-out.c:33:#define IMG_PRL_OUT_CTL_SRST_MASK	BIT(0)
sound/soc/img/img-i2s-out.c:38:#define IMG_I2S_OUT_CTL_ME_MASK			BIT(0)
sound/soc/img/img-i2s-out.c:47:#define IMG_I2S_OUT_CHAN_CTL_ME_MASK		BIT(0)
sound/soc/img/img-spdif-out.c:31:#define IMG_SPDIF_OUT_CTL_SRT_MASK	BIT(0)
sound/soc/xilinx/xlnx_formatter_pcm.c:45:#define AUD_CTRL_DMA_EN_MASK	BIT(0)
sound/soc/xilinx/xlnx_spdif.c:34:#define XSPDIF_CORE_ENABLE_MASK		BIT(0)
sound/soc/amd/raven/acp3x-pcm-dma.c:545:			val = val | BIT(0);
sound/soc/amd/raven/acp3x-pcm-dma.c:551:			val = val | BIT(0);
sound/soc/amd/raven/acp3x-pcm-dma.c:561:			val = val & ~BIT(0);
sound/soc/amd/raven/acp3x-pcm-dma.c:565:			val = val & ~BIT(0);
sound/soc/stm/stm32_spdifrx.c:68:#define SPDIFRX_IMR_RXNEI	BIT(0)
sound/soc/stm/stm32_spdifrx.c:79:#define SPDIFRX_SR_RXNE		BIT(0)
sound/soc/stm/stm32_spdifrx.c:117:#define  SPDIFRX_DR1_PE		BIT(0)
sound/soc/stm/stm32_sai.h:153:#define SAI_XIMR_OVRUDRIE	BIT(0)
sound/soc/stm/stm32_sai.h:165:#define SAI_XSR_OVRUDR		BIT(0)
sound/soc/stm/stm32_sai.h:177:#define SAI_XCLRFR_COVRUDR	BIT(0)
sound/soc/stm/stm32_sai.h:189:#define SAI_PDMCR_PDMEN		BIT(0)
sound/soc/stm/stm32_i2s.c:37:#define I2S_CR1_SPE		BIT(0)
sound/soc/stm/stm32_i2s.c:61:#define I2S_IER_RXPIE		BIT(0)
sound/soc/stm/stm32_i2s.c:74:#define I2S_SR_RXP		BIT(0)
sound/soc/stm/stm32_i2s.c:106:#define I2S_CGFR_I2SMOD		BIT(0)
sound/soc/fsl/fsl_audmix.h:63:#define FSL_AUDMIX_STR_RATEDIFF		BIT(0)
sound/soc/fsl/fsl_audmix.h:70:#define FSL_AUDMIX_ATCR_AT_EN		BIT(0)
sound/soc/fsl/fsl_sai.h:94:#define FSL_SAI_CSR_FRDE	BIT(0)
sound/soc/fsl/fsl_sai.h:125:#define FSL_SAI_CR4_FSD_MSTR	BIT(0)
sound/soc/fsl/fsl_sai.h:136:#define FSL_SAI_DMA		BIT(0)
sound/soc/jz4740/jz4740-i2s.c:48:#define JZ_AIC_CONF_ENABLE BIT(0)
sound/soc/jz4740/jz4740-i2s.c:73:#define JZ_AIC_CTRL_ENABLE_CAPTURE BIT(0)
sound/soc/jz4740/jz4740-i2s.c:81:#define JZ_AIC_I2S_FMT_MSB BIT(0)
sound/soc/sunxi/sun4i-i2s.c:32:#define SUN4I_I2S_CTRL_GL_EN			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:32:	#define SUN4I_SPDIF_CTL_RESET			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:45:	#define SUN4I_SPDIF_TXCFG_TXEN			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:51:	#define SUN4I_SPDIF_RXCFG_RXEN			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:97:	#define SUN4I_SPDIF_INT_RXAIEN			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:107:	#define SUN4I_SPDIF_ISTA_RXASTA			BIT(0)
sound/soc/sunxi/sun4i-spdif.c:127:	#define SUN4I_SPDIF_TXCHSTA0_PRO		BIT(0)
sound/soc/sunxi/sun4i-spdif.c:134:	#define SUN4I_SPDIF_TXCHSTA1_MAXWORDLEN		BIT(0)
sound/soc/sunxi/sun4i-spdif.c:146:	#define SUN4I_SPDIF_RXCHSTA0_PRO		BIT(0)
sound/soc/sunxi/sun4i-spdif.c:152:	#define SUN4I_SPDIF_RXCHSTA1_MAXWORDLEN		BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:36:#define AC97RXCR_REN		BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:42:#define AC97TXCR_TEN		BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:73:#define AC97EOI_WINT		BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:77:#define AC97GCR_AC97IFE		BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:80:#define AC97RESET_TIMEDRESET	BIT(0)
sound/soc/cirrus/ep93xx-ac97.c:83:#define AC97SYNC_TIMEDSYNC	BIT(0)
sound/soc/cirrus/ep93xx-i2s.c:62:#define EP93XX_I2S_TXCTRL_TXEMPTY_LVL	BIT(0)
sound/soc/uniphier/evea.c:20:#define   AADCPOW_AADC_POWD                   BIT(0)
sound/soc/uniphier/evea.c:31:#define   ALO2OUTPOW_ADAC2_MUTE               BIT(0)
sound/soc/uniphier/evea.c:38:#define   ADACSEQ2_ADACIN_FIX                 BIT(0)
sound/soc/uniphier/aio-reg.h:117:#define   IPORTMXCTR2_REQEN_MASK           BIT(0)
sound/soc/uniphier/aio-reg.h:128:#define   IPORTMXEXNOE_PCMINOE_MASK        BIT(0)
sound/soc/uniphier/aio-reg.h:425:#define   CDA2D_CHMXCTRL1_INDSIZE_MASK     BIT(0)
sound/soc/meson/axg-fifo.h:35:#define FIFO_INT_ADDR_FINISH		BIT(0)
sound/soc/meson/g12a-tohdmitx.c:28:#define  CTRL0_SPDIF_CLK_SEL		BIT(0)
sound/mips/sgio2audio.c:46:#define AUDIO_CONTROL_RESET              BIT(0) /* 1: reset audio interface */
sound/usb/usx2y/us122l.c:37:#define US122L_FLAG_US144	BIT(0)
sound/usb/quirks.c:684:#define CM6206_REG0_SPDIFO_PRO_FORMAT BIT(0)
sound/usb/quirks.c:700:#define CM6206_REG1_SPDIFI_MIX BIT(0)
sound/usb/quirks.c:736:#define CM6206_REG3_SPDIFI_CANREC BIT(0)
tools/power/x86/intel-speed-select/isst-core.c:42:	ctdp_level->fact_support = resp & BIT(0);
tools/include/uapi/linux/pkt_sched.h:991:#define TC_ETF_DEADLINE_MODE_ON	BIT(0)
tools/perf/util/intel-pt-decoder/intel-pt-pkt-decoder.c:187:	packet->count = buf[5] | ((buf[6] & BIT(0)) << 8);
tools/perf/util/intel-pt-decoder/intel-pt-pkt-decoder.c:557:	if (!(byte & BIT(0))) {
Documentation/ABI/testing/debugfs-wilco-ec:9:		- ENTRY_TO_FACT_MODE in BIT(0)
Documentation/ABI/testing/sysfs-devices-platform-ACPI-TAD:10:		BIT(0): AC wakeup implemented if set
Documentation/virt/kvm/api.txt:1409:#define KVM_CPUID_FLAG_SIGNIFCANT_INDEX		BIT(0)
Documentation/virt/kvm/api.txt:3005:#define KVM_CPUID_FLAG_SIGNIFCANT_INDEX		BIT(0)
Documentation/devicetree/bindings/pinctrl/sprd,sc9860-pinctrl.txt:33:	AP_SLEEP = BIT(0),
Documentation/devicetree/bindings/regulator/qcom,spmi-regulator.txt:203:			BIT(0) = follow HW0_EN signal
Documentation/devicetree/bindings/regulator/qcom,spmi-regulator.txt:215:			BIT(0) = follow HW0_EN signal
include/soc/mscc/ocelot_hsio.h:122:#define HSIO_PLL5G_CFG1_FORCE_SET_ENA                     BIT(0)
include/soc/mscc/ocelot_hsio.h:147:#define HSIO_PLL5G_CFG2_ENA_GAIN_TEST                     BIT(0)
include/soc/mscc/ocelot_hsio.h:204:#define HSIO_PLL5G_STATUS0_LOCK_STATUS                    BIT(0)
include/soc/mscc/ocelot_hsio.h:218:#define HSIO_PLL5G_STATUS1_FSM_LOCK                       BIT(0)
include/soc/mscc/ocelot_hsio.h:236:#define HSIO_PLL5G_BIST_STAT0_PLLB_FAIL                   BIT(0)
include/soc/mscc/ocelot_hsio.h:269:#define HSIO_SYNC_ETH_CFG_RECO_CLK_ENA                    BIT(0)
include/soc/mscc/ocelot_hsio.h:271:#define HSIO_SYNC_ETH_PLL_CFG_PLL_AUTO_SQUELCH_ENA        BIT(0)
include/soc/mscc/ocelot_hsio.h:289:#define HSIO_S1G_DES_CFG_DES_SWAP_HYST                    BIT(0)
include/soc/mscc/ocelot_hsio.h:340:#define HSIO_S1G_SER_CFG_SER_ENALI                        BIT(0)
include/soc/mscc/ocelot_hsio.h:356:#define HSIO_S1G_COMMON_CFG_IF_MODE                       BIT(0)
include/soc/mscc/ocelot_hsio.h:385:#define HSIO_S1G_DFT_CFG0_TX_DFT_ENA                      BIT(0)
include/soc/mscc/ocelot_hsio.h:396:#define HSIO_S1G_DFT_CFG1_TX_FREQOFF_ENA                  BIT(0)
include/soc/mscc/ocelot_hsio.h:407:#define HSIO_S1G_DFT_CFG2_RX_FREQOFF_ENA                  BIT(0)
include/soc/mscc/ocelot_hsio.h:429:#define HSIO_S1G_MISC_CFG_LANE_RST                        BIT(0)
include/soc/mscc/ocelot_hsio.h:437:#define HSIO_S1G_DFT_STATUS_BIST_ERROR                    BIT(0)
include/soc/mscc/ocelot_hsio.h:439:#define HSIO_S1G_MISC_STATUS_DES_100FX_PHASE_SEL          BIT(0)
include/soc/mscc/ocelot_hsio.h:468:#define HSIO_S6G_DFT_CFG0_TX_DFT_ENA                      BIT(0)
include/soc/mscc/ocelot_hsio.h:479:#define HSIO_S6G_DFT_CFG1_TX_FREQOFF_ENA                  BIT(0)
include/soc/mscc/ocelot_hsio.h:490:#define HSIO_S6G_DFT_CFG2_RX_FREQOFF_ENA                  BIT(0)
include/soc/mscc/ocelot_hsio.h:517:#define HSIO_S6G_MISC_CFG_LANE_RST                        BIT(0)
include/soc/mscc/ocelot_hsio.h:541:#define HSIO_S6G_DFT_STATUS_BIST_ERROR                    BIT(0)
include/soc/mscc/ocelot_hsio.h:543:#define HSIO_S6G_MISC_STATUS_DES_100FX_PHASE_SEL          BIT(0)
include/soc/mscc/ocelot_hsio.h:561:#define HSIO_S6G_DES_CFG_DES_SWAP_ANA                     BIT(0)
include/soc/mscc/ocelot_hsio.h:597:#define HSIO_S6G_IB_CFG_IB_REG_ENA                        BIT(0)
include/soc/mscc/ocelot_hsio.h:615:#define HSIO_S6G_IB_CFG1_IB_FRC_OFFSET                    BIT(0)
include/soc/mscc/ocelot_hsio.h:715:#define HSIO_S6G_SER_CFG_SER_ENALI                        BIT(0)
include/soc/mscc/ocelot_hsio.h:749:#define HSIO_S6G_PLL_CFG_PLL_ROT_FRQ                      BIT(0)
include/soc/mscc/ocelot_hsio.h:756:#define HSIO_S6G_ACJTAG_CFG_JTAG_CTRL_ENA                 BIT(0)
include/soc/mscc/ocelot_hsio.h:772:#define HSIO_S6G_IB_STATUS0_IB_SIG_DET                    BIT(0)
include/soc/mscc/ocelot_hsio.h:788:#define HSIO_S6G_ACJTAG_STATUS_IB_DIRECT                  BIT(0)
include/soc/mscc/ocelot_hsio.h:825:#define HSIO_HW_CFG_QSGMII_ENA                            BIT(0)
include/soc/mscc/ocelot_hsio.h:830:#define HSIO_HW_QSGMII_CFG_FLIP_LANES                     BIT(0)
include/soc/mscc/ocelot_hsio.h:835:#define HSIO_HW_QSGMII_STAT_SYNC                          BIT(0)
include/soc/mscc/ocelot_hsio.h:840:#define HSIO_CLK_CFG_CLKDIV_PHY_DIS                       BIT(0)
include/soc/mscc/ocelot_hsio.h:847:#define HSIO_TEMP_SENSOR_CTRL_SAMPLE_ENA                  BIT(0)
include/soc/at91/atmel-sfr.h:48:#define AT91_SFR_WPMR_WPEN			BIT(0)
include/soc/at91/atmel-secumod.h:14:#define AT91_SECUMOD_RAMRDY_READY	BIT(0)
include/soc/fsl/dpaa2-global.h:179:#define DPAA2_CSCN_STATE_CG	BIT(0)
include/clocksource/arm_arch_timer.h:12:#define ARCH_TIMER_TYPE_CP15		BIT(0)
include/media/drv-intf/cx25840.h:101:#define CX25840_VCONFIG_FMT_BT601 BIT(0)
include/media/i2c/mt9t112.h:22:#define MT9T112_FLAG_PCLK_RISING_EDGE	BIT(0)
include/media/dvb_frontend.h:145:	DVBFE_ALGO_HW			= BIT(0),
include/media/dvb_frontend.h:174:	DVBFE_ALGO_SEARCH_SUCCESS	= BIT(0),
include/media/v4l2-subdev.h:322:	V4L2_MBUS_FRAME_DESC_FL_LEN_MAX	= BIT(0),
include/media/vsp1.h:20:#define VSP1_DU_STATUS_COMPLETE		BIT(0)
include/media/v4l2-mediabus.h:21:#define V4L2_MBUS_MASTER			BIT(0)
include/media/v4l2-mediabus.h:49:#define V4L2_MBUS_CSI2_1_LANE			BIT(0)
include/media/videobuf2-core.h:198:	VB2_MMAP	= BIT(0),
include/media/davinci/vpbe_venc.h:16:#define VENC_END_OF_FRAME	BIT(0)
include/rdma/ib_verbs.h:3365:	RDMA_CREATE_AH_SLEEPABLE = BIT(0),
include/rdma/ib_verbs.h:3470:	RDMA_DESTROY_AH_SLEEPABLE = BIT(0),
include/net/inet_frag.h:35:	INET_FRAG_FIRST_IN	= BIT(0),
include/net/netlink.h:413:	NL_VALIDATE_TRAILING = BIT(0),
include/net/ieee802154_netdev.h:257:	IEEE802154_LLSEC_PARAM_ENABLED		= BIT(0),
include/net/mac802154.h:35:	IEEE802154_AFILT_SADDR_CHANGED		= BIT(0),
include/net/mac802154.h:119:	IEEE802154_HW_TX_OMIT_CKSUM	= BIT(0),
include/net/genetlink.h:125:	GENL_DONT_VALIDATE_STRICT		= BIT(0),
include/net/ip.h:48:#define IPSKB_FORWARDED		BIT(0)
include/net/bond_options.h:20:	BOND_OPTFLAG_NOSLAVES	= BIT(0),
include/net/bond_options.h:30:	BOND_VALFLAG_DEFAULT	= BIT(0),
include/net/lwtunnel.h:15:#define LWTUNNEL_STATE_OUTPUT_REDIRECT	BIT(0)
include/net/regulatory.h:171:	REGULATORY_CUSTOM_REG			= BIT(0),
include/net/flow_dissector.h:20:#define FLOW_DIS_IS_FRAGMENT	BIT(0)
include/net/flow_dissector.h:258:#define FLOW_DISSECTOR_F_PARSE_1ST_FRAG		BIT(0)
include/net/bluetooth/bluetooth.h:306:#define HCI_REQ_START	BIT(0)
include/net/bluetooth/mgmt.h:558:#define MGMT_ADV_FLAG_CONNECTABLE	BIT(0)
include/net/bluetooth/hci_core.h:1479:#define HCI_MGMT_VAR_LEN	BIT(0)
include/net/ip6_fib.h:354:#define RT6_TABLE_HAS_DFLT_ROUTER	BIT(0)
include/net/tc_act/tc_ctinfo.h:27:	CTINFO_MODE_DSCP	= BIT(0),
include/net/inet_sock.h:245:#define IP_CMSG_PKTINFO		BIT(0)
include/net/cfg80211.h:777:	SURVEY_INFO_NOISE_DBM		= BIT(0),
include/net/cfg80211.h:955:	AP_SETTINGS_EXTERNAL_AUTH_SUPPORT = BIT(0),
include/net/cfg80211.h:1086:	STATION_PARAM_APPLY_UAPSD = BIT(0),
include/net/cfg80211.h:1263:	RATE_INFO_FLAGS_MCS			= BIT(0),
include/net/cfg80211.h:1593:	MPATH_INFO_FRAME_QLEN		= BIT(0),
include/net/cfg80211.h:2297:	ASSOC_REQ_DISABLE_HT			= BIT(0),
include/net/cfg80211.h:2574:	UPDATE_ASSOC_IES		= BIT(0),
include/net/cfg80211.h:2923:	CFG80211_NAN_CONF_CHANGED_PREF = BIT(0),
include/net/cfg80211.h:4171:	WIPHY_WOWLAN_ANY		= BIT(0),
include/net/cfg80211.h:4242:	WIPHY_VENDOR_CMD_NEED_WDEV = BIT(0),
include/net/cfg80211.h:4256:	STA_OPMODE_MAX_BW_CHANGED	= BIT(0),
include/net/mac80211.h:201:	IEEE80211_CHANCTX_CHANGE_WIDTH		= BIT(0),
include/net/mac80211.h:773:	IEEE80211_TX_CTL_REQ_TX_STATUS		= BIT(0),
include/net/mac80211.h:823:	IEEE80211_TX_CTRL_PORT_CTRL_PROTO	= BIT(0),
include/net/mac80211.h:870:	IEEE80211_TX_RC_USE_RTS_CTS		= BIT(0),
include/net/mac80211.h:1236:	RX_FLAG_MMIC_ERROR		= BIT(0),
include/net/mac80211.h:1282:	RX_ENC_FLAG_SHORTPRE		= BIT(0),
include/net/mac80211.h:1565:	IEEE80211_VIF_BEACON_FILTER		= BIT(0),
include/net/mac80211.h:1718:	IEEE80211_KEY_FLAG_GENERATE_IV_MGMT	= BIT(0),
include/net/mac80211.h:3175:	IEEE80211_RC_BW_CHANGED		= BIT(0),
include/net/mac80211.h:4131:	IEEE80211_TPT_LEDTRIG_FL_RADIO		= BIT(0),
include/net/mac80211.h:5233:	IEEE80211_IFACE_ITER_RESUME_ALL	= BIT(0),
include/net/mac80211.h:5793: * @filtered: bitmap of filtered frames, BIT(0) is the @ssn entry etc.
include/net/mac80211.h:5930:	RATE_CTRL_CAPA_VHT_EXT_NSS_BW = BIT(0),
include/net/switchdev.h:15:#define SWITCHDEV_F_NO_RECURSE		BIT(0)
include/net/devlink.h:532:#define DEVLINK_TRAP_METADATA_TYPE_F_IN_PORT	BIT(0)
include/sound/sof/info.h:24:#define SOF_IPC_INFO_BUILD		BIT(0)
include/sound/sof/dai-intel.h:40:#define SOF_DAI_INTEL_SSP_MCLK_0_DISABLE		BIT(0)
include/sound/dmaengine_pcm.h:54:#define SND_DMAENGINE_PCM_DAI_FLAG_PACK BIT(0)
include/sound/dmaengine_pcm.h:91:#define SND_DMAENGINE_PCM_FLAG_COMPAT BIT(0)
include/video/display_timing.h:15:	DISPLAY_FLAGS_HSYNC_LOW		= BIT(0),
include/video/sstfb.h:82:#  define PCI_EN_INIT_WR	  BIT(0)
include/video/sstfb.h:92:#  define EN_CLIPPING		  BIT(0)	/* enable clipping */
include/video/sstfb.h:117:#  define SLOW_PCI_READS	  BIT(0)	/* 2 ws */
include/video/sstfb.h:122:#  define DIS_VGA_PASSTHROUGH	  BIT(0)
include/video/sstfb.h:209:#  define DACREG_CR0_EN_INDEXED	  BIT(0)	/* enable indexec mode */
include/video/sstfb.h:236:#  define DACREG_ICS_CMD_PWDOWN BIT(0)	/* powerdown dac */
include/video/tdfx.h:100:#define MISCINIT1_CLUT_INV		BIT(0)
include/video/tdfx.h:107:#define VGAINIT0_VGA_DISABLE		BIT(0)
include/video/tdfx.h:119:#define VIDCFG_VIDPROC_ENABLE		BIT(0)
include/video/tdfx.h:128:#define DACMODE_2X			BIT(0)
include/drm/drm_color_mgmt.h:88:	DRM_COLOR_LUT_EQUAL_CHANNELS = BIT(0),
include/drm/drm_hdcp.h:108:#define HDCP_2_2_RX_REPEATER(x)			((x) & BIT(0))
include/drm/drm_hdcp.h:113:#define HDCP_2_2_HDCP1_DEVICE_CONNECTED(x)	((x) & BIT(0))
include/drm/drm_hdcp.h:120:#define HDCP_2_2_DEV_COUNT_HI(x)		((x) & BIT(0))
include/drm/drm_atomic_helper.h:85:#define DRM_PLANE_COMMIT_ACTIVE_ONLY			BIT(0)
include/drm/drm_dp_helper.h:931:# define DP_BCAPS_HDCP_CAPABLE		BIT(0)
include/drm/drm_dp_helper.h:936:# define DP_BSTATUS_READY		BIT(0)
include/drm/drm_dp_helper.h:986:#define HDCP_2_2_DP_RXSTATUS_READY(x)		((x) & BIT(0))
include/drm/drm_ioctl.h:87:	DRM_AUTH		= BIT(0),
include/drm/drm_mipi_dsi.h:18:#define MIPI_DSI_MSG_REQ_ACK	BIT(0)
include/drm/drm_mipi_dsi.h:111:#define MIPI_DSI_MODE_VIDEO		BIT(0)
include/drm/drm_modeset_lock.h:89:#define DRM_MODESET_ACQUIRE_INTERRUPTIBLE BIT(0)
include/drm/drm_connector.h:331:	DRM_BUS_FLAG_DE_LOW = BIT(0),
include/drm/drm_drv.h:57:	DRIVER_GEM			= BIT(0),
include/uapi/linux/pkt_sched.h:1163:#define TCA_TAPRIO_ATTR_FLAG_TXTIME_ASSIST	BIT(0)
include/uapi/linux/psci.h:103:#define PSCI_1_0_OS_INITIATED			BIT(0)
include/uapi/linux/serio.h:21:#define SERIO_TIMEOUT	BIT(0)
include/linux/phy/omap_usb.h:60:#define OMAP_DEV_PHY_PD		BIT(0)
include/linux/phy/omap_usb.h:63:#define AM437X_USB2_PHY_PD		BIT(0)
include/linux/phy/omap_control_phy.h:41:#define	OMAP_CTRL_DEV_PHY_PD		BIT(0)
include/linux/phy/omap_control_phy.h:43:#define	OMAP_CTRL_DEV_AVALID		BIT(0)
include/linux/phy/omap_control_phy.h:63:#define AM437X_CTRL_USB2_PHY_PD		BIT(0)
include/linux/phylink.h:15:	MLO_PAUSE_ASYM = BIT(0),
include/linux/iio/buffer_impl.h:16:#define INDIO_BUFFER_FLAG_FIXED_WATERMARK BIT(0)
include/linux/olpc-ec.h:22:#define EC_SCI_SRC_GAME         BIT(0)
include/linux/soc/ti/ti_sci_protocol.h:248:#define TI_SCI_MSG_VALUE_RM_RING_ADDR_LO_VALID	BIT(0)
include/linux/soc/ti/ti_sci_protocol.h:321:#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID		BIT(0)
include/linux/soc/ti/ti_sci_protocol.h:402:#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID	BIT(0)
include/linux/soc/mediatek/infracfg.h:5:#define MT8173_TOP_AXI_PROT_EN_MCI_M2		BIT(0)
include/linux/serial_sci.h:21:#define SCSCR_CKE0	BIT(0)	/* Clock Enable 0 */
include/linux/ioport.h:143:	IORES_MAP_SYSTEM_RAM		= BIT(0),
include/linux/mailbox/brcm-message.h:26:#define BRCM_SBA_CMD_TYPE_A		BIT(0)
include/linux/sunrpc/rpc_rdma.h:111:	RPCRDMA_CMP_F_SND_W_INV_OK	= BIT(0),
include/linux/alcor_pci.h:58:#define AU6621_DMA_ENABLE			BIT(0)
include/linux/alcor_pci.h:95:#define AU6601_SD_CARD_WP			BIT(0)
include/linux/alcor_pci.h:105:#define AU6601_SD_CARD				BIT(0)
include/linux/alcor_pci.h:113:#define AU6601_SD_DETECTED			BIT(0)
include/linux/alcor_pci.h:119:#define AU6601_RESET_CMD			BIT(0)
include/linux/alcor_pci.h:145:#define AU6601_DATA_START_XFER			BIT(0)
include/linux/alcor_pci.h:155:#define AU6601_BUS_STAT_DAT0			BIT(0)
include/linux/alcor_pci.h:164:#define	AU6601_OPT_SD_18V			BIT(0)
include/linux/alcor_pci.h:190:#define AU6601_INT_CMD_END			BIT(0)
include/linux/alcor_pci.h:228:#define	AU6601_MS_XFER_START			BIT(0)
include/linux/cacheinfo.h:14:	CACHE_TYPE_INST = BIT(0),
include/linux/cacheinfo.h:60:#define CACHE_WRITE_THROUGH	BIT(0)
include/linux/ieee80211.h:818:#define WLAN_EID_CHAN_SWITCH_PARAM_TX_RESTRICT BIT(0)
include/linux/ieee80211.h:886:#define IEEE80211_ADDBA_EXT_NO_FRAG		BIT(0)
include/linux/ieee80211.h:2760:#define WLAN_EXT_CAPA9_MAX_MSDU_IN_AMSDU_MSB	BIT(0)
include/linux/ieee80211.h:2786:#define WLAN_BSS_COEX_INFORMATION_REQUEST	BIT(0)
include/linux/ieee80211.h:2935:	WLAN_IDLE_OPTIONS_PROTECTED_KEEP_ALIVE = BIT(0),
include/linux/mroute_base.h:107:	MFC_STATIC = BIT(0),
include/linux/smsc911x.h:34:#define SMSC911X_USE_16BIT 			(BIT(0))
include/linux/rhashtable.h:38: * The value stored in the hash bucket has BIT(0) used as a lock bit.
include/linux/rhashtable.h:309: * We lock a bucket by setting BIT(0) in the pointer - this is always
include/linux/rhashtable.h:356:		((unsigned long)*bkt & ~BIT(0) ?:
include/linux/rhashtable.h:396:	rcu_assign_pointer(*p, (void *)((unsigned long)obj | BIT(0)));
include/linux/mlx5/mlx5_ifc_fpga.h:515:	MLX5_FPGA_IPSEC_CAP_NO_TRAILER = BIT(0),
include/linux/mlx5/mlx5_ifc_fpga.h:525:	MLX5_FPGA_IPSEC_SA_ESN_EN = BIT(0),
include/linux/mlx5/fs.h:48:	MLX5_FLOW_TABLE_TUNNEL_EN_REFORMAT = BIT(0),
include/linux/mlx5/fs.h:95:	FLOW_CONTEXT_HAS_TAG = BIT(0),
include/linux/mlx5/fs.h:112:	MLX5_FLOW_DEST_VPORT_VHCA_ID      = BIT(0),
include/linux/mlx5/fs.h:195:	FLOW_ACT_NO_APPEND = BIT(0),
include/linux/mlx5/driver.h:601:	MLX5_INTERFACE_STATE_UP = BIT(0),
include/linux/cpuidle.h:72:#define CPUIDLE_FLAG_POLLING	BIT(0) /* polling state */
include/linux/property.h:363:#define FWNODE_GRAPH_ENDPOINT_NEXT	BIT(0)
include/linux/usb.h:494:#define USB_PORT_QUIRK_OLD_SCHEME	BIT(0)
include/linux/switchtec.h:16:#define SWITCHTEC_EVENT_OCCURRED BIT(0)
include/linux/switchtec.h:17:#define SWITCHTEC_EVENT_CLEAR    BIT(0)
include/linux/switchtec.h:23:#define SWITCHTEC_DMA_MRPC_EN	BIT(0)
include/linux/perf_event.h:542:#define PERF_EV_CAP_SOFTWARE		BIT(0)
include/linux/pstore.h:194:#define PSTORE_FLAGS_DMESG	BIT(0)
include/linux/qcom-geni-se.h:82:#define FORCE_DEFAULT	BIT(0)
include/linux/qcom-geni-se.h:85:#define M_GENI_CMD_ACTIVE		BIT(0)
include/linux/qcom-geni-se.h:89:#define SER_CLK_EN			BIT(0)
include/linux/qcom-geni-se.h:101:#define GENI_DMA_MODE_EN		BIT(0)
include/linux/qcom-geni-se.h:111:#define M_GENI_DISABLE			BIT(0)
include/linux/qcom-geni-se.h:121:#define S_GENI_DISABLE			BIT(0)
include/linux/qcom-geni-se.h:124:#define M_CMD_DONE_EN			BIT(0)
include/linux/qcom-geni-se.h:156:#define S_CMD_DONE_EN			BIT(0)
include/linux/qcom-geni-se.h:192:#define RX_DATA_IN			BIT(0)
include/linux/qcom-geni-se.h:195:#define TX_DMA_DONE			BIT(0)
include/linux/qcom-geni-se.h:201:#define RX_DMA_DONE			BIT(0)
include/linux/clk/ti.h:292:#define TI_CLK_DPLL_HAS_FREQSEL			BIT(0)
include/linux/leds.h:65:#define LED_SUSPENDED		BIT(0)
include/linux/vmw_vmci_defs.h:29:#define VMCI_STATUS_INT_ON     BIT(0)
include/linux/vmw_vmci_defs.h:32:#define VMCI_CONTROL_RESET        BIT(0)
include/linux/vmw_vmci_defs.h:37:#define VMCI_CAPS_HYPERCALL     BIT(0)
include/linux/vmw_vmci_defs.h:44:#define VMCI_ICR_DATAGRAM      BIT(0)
include/linux/vmw_vmci_defs.h:48:#define VMCI_IMR_DATAGRAM      BIT(0)
include/linux/vmw_vmci_defs.h:468:#define VMCI_FLAG_WELLKNOWN_DG_HND BIT(0)
include/linux/vmw_vmci_defs.h:699:#define VMCI_FLAG_DELAYED_CB BIT(0)
include/linux/libps2.h:26:#define PS2_FLAG_ACK		BIT(0)	/* Waiting for ACK/NAK */
include/linux/serial_core.h:156:#define UPQ_NO_TXEN_TEST	BIT(0)
include/linux/io-pgtable.h:87:	#define IO_PGTABLE_QUIRK_ARM_NS		BIT(0)
include/linux/lsm_hooks.h:2103:#define LSM_FLAG_LEGACY_MAJOR	BIT(0)
include/linux/cper.h:245:#define CPER_ARM_VALID_MPIDR			BIT(0)
include/linux/cper.h:250:#define CPER_ARM_INFO_VALID_MULTI_ERR		BIT(0)
include/linux/cper.h:256:#define CPER_ARM_INFO_FLAGS_FIRST		BIT(0)
include/linux/cper.h:267:#define CPER_ARM_ERR_VALID_TRANSACTION_TYPE	BIT(0)
include/linux/spi/spi.h:461:#define SPI_CONTROLLER_HALF_DUPLEX	BIT(0)	/* can't do full duplex */
include/linux/platform_data/media/omap1_camera.h:28:#define OMAP1_CAMERA_LCLK_RISING	BIT(0)
include/linux/platform_data/hsmmc-omap.h:24:#define OMAP_HSMMC_SUPPORTS_DUAL_VOLT		BIT(0)
include/linux/platform_data/pm33xx.h:32:#define WFI_FLAG_FLUSH_CACHE		BIT(0)
include/linux/platform_data/cros_ec_commands.h:60:#define EC_LPC_CMDR_DATA	BIT(0)  /* Data ready for host to read */
include/linux/platform_data/cros_ec_commands.h:300:#define EC_ACPI_MEM_TEMP_COMMIT_SELECT_MASK BIT(0)
include/linux/platform_data/cros_ec_commands.h:1097:	EC_COMMS_STATUS_PROCESSING	= BIT(0),	/* Processing cmd */
include/linux/platform_data/cros_ec_commands.h:1129:#define EC_PROTOCOL_INFO_IN_PROGRESS_SUPPORTED BIT(0)
include/linux/platform_data/cros_ec_commands.h:1336:#define EC_FLASH_INFO_ERASE_TO_0 BIT(0)
include/linux/platform_data/cros_ec_commands.h:1524:#define EC_FLASH_PROTECT_RO_AT_BOOT         BIT(0)
include/linux/platform_data/cros_ec_commands.h:2106:#define EC_LED_FLAGS_QUERY BIT(0) /* Query LED capability only */
include/linux/platform_data/cros_ec_commands.h:2447:#define MOTIONSENSE_MODULE_FLAG_ACTIVE BIT(0)
include/linux/platform_data/cros_ec_commands.h:2450:#define MOTIONSENSE_SENSOR_FLAG_PRESENT BIT(0)
include/linux/platform_data/cros_ec_commands.h:2456:#define MOTIONSENSE_SENSOR_FLAG_FLUSH BIT(0)
include/linux/platform_data/cros_ec_commands.h:2473:#define MOTION_SENSE_SET_OFFSET BIT(0)
include/linux/platform_data/cros_ec_commands.h:2794:	EC_POWER_BUTTON_ENABLE_PULSE = BIT(0),
include/linux/platform_data/cros_ec_commands.h:3220:	EC_MKBP_VALID_SCAN_PERIOD		= BIT(0),
include/linux/platform_data/cros_ec_commands.h:3280:	EC_KEYSCAN_SEQ_FLAG_DONE	= BIT(0),
include/linux/platform_data/cros_ec_commands.h:3827:#define EC_BATTERY_CUTOFF_FLAG_AT_SHUTDOWN	BIT(0)
include/linux/platform_data/cros_ec_commands.h:3903:#define EC_I2C_STATUS_NAK	BIT(0) /* Transfer was not acknowledged */
include/linux/platform_data/cros_ec_commands.h:3934:#define EC_HANG_START_ON_POWER_PRESS  BIT(0)
include/linux/platform_data/cros_ec_commands.h:4464:	EC_MKBP_CEC_SEND_OK			= BIT(0),
include/linux/platform_data/cros_ec_commands.h:4580:#define EC_REBOOT_FLAG_RESERVED0      BIT(0)  /* Was recovery request */
include/linux/platform_data/cros_ec_commands.h:4656:#define EC_STATUS_HIBERNATING	BIT(0)
include/linux/platform_data/cros_ec_commands.h:4665:#define PD_STATUS_HOST_EVENT      BIT(0) /* Forward host event to AP */
include/linux/platform_data/cros_ec_commands.h:4685:#define PD_EVENT_UPDATE_DEVICE     BIT(0)
include/linux/platform_data/cros_ec_commands.h:4731:#define PD_CTRL_RESP_ENABLED_COMMS      BIT(0) /* Communication enabled */
include/linux/platform_data/cros_ec_commands.h:4735:#define PD_CTRL_RESP_ROLE_POWER         BIT(0) /* 0=SNK/1=SRC */
include/linux/platform_data/cros_ec_commands.h:5055:#define USB_PD_MUX_USB_ENABLED       BIT(0) /* USB connected */
include/linux/platform_data/cros_ec_commands.h:5150:#define CBI_GET_RELOAD		BIT(0)
include/linux/platform_data/cros_ec_commands.h:5165:#define CBI_SET_NO_SYNC		BIT(0)
include/linux/platform_data/cros_ec_commands.h:5306:#define FP_MODE_DEEPSLEEP      BIT(0)
include/linux/platform_data/cros_ec_commands.h:5489:#define FPSTATS_CAPTURE_INV  BIT(0)
include/linux/platform_data/cros_ec_commands.h:5519:#define FP_ENC_STATUS_SEED_SET BIT(0)
include/linux/platform_data/i2c-omap.h:21:#define OMAP_I2C_FLAG_NO_FIFO			BIT(0)
include/linux/platform_data/ti-sysc.h:70:#define SYSC_QUIRK_USE_CLOCKACT		BIT(0)
include/linux/platform_data/dma-dw.h:59:#define CHAN_PROTCTL_PRIVILEGED		BIT(0)
include/linux/platform_data/x86/pmc_atom.h:56:#define PMC_PSS_BIT_GBE			BIT(0)
include/linux/platform_data/x86/pmc_atom.h:93:#define	BIT_LPSS1_F0_DMA	BIT(0)
include/linux/platform_data/x86/pmc_atom.h:127:#define	BIT_SMB			BIT(0)
include/linux/platform_data/wilco-ec.h:15:#define WILCO_EC_FLAG_NO_RESPONSE	BIT(0) /* EC does not respond */
include/linux/platform_data/mlxreg.h:38:#define MLXREG_CORE_WD_FEATURE_NOWAYOUT		BIT(0)
include/linux/platform_data/dma-bcm2708.h:13:#define BCM2708_DMA_ACTIVE	BIT(0)
include/linux/platform_data/dma-bcm2708.h:22:#define BCM2708_DMA_INT_EN	BIT(0)
include/linux/mmc/card.h:127:#define MMC_DISCARD_FEATURE	BIT(0)                  /* CMD38 feature */
include/linux/mmc/mmc.h:370:#define EXT_CSD_SEC_ER_EN	BIT(0)
include/linux/mmc/mmc.h:393:#define EXT_CSD_URGENT_BKOPS		BIT(0)
include/linux/mmc/mmc.h:398:#define EXT_CSD_PACKED_GENERIC_ERROR	BIT(0)
include/linux/mmc/mmc.h:415:#define EXT_CSD_CMDQ_MODE_ENABLED	BIT(0)
include/linux/mmc/mmc.h:417:#define EXT_CSD_CMDQ_SUPPORTED		BIT(0)
include/linux/firmware/xlnx-zynqmp.h:56:#define XILINX_ZYNQMP_PM_FPGA_PARTIAL	BIT(0)
include/linux/leds-ti-lmu-common.h:17:#define LMU_11BIT_LSB_MASK	(BIT(0) | BIT(1) | BIT(2))
include/linux/ide.h:256:	IDE_SFLAG_SET_GEOMETRY		= BIT(0),
include/linux/ide.h:292:	IDE_TFLAG_LBA48			= BIT(0),
include/linux/ide.h:306:	IDE_FTFLAG_FLAGGED		= BIT(0),
include/linux/ide.h:360:	PC_FLAG_ABORT			= BIT(0),
include/linux/ide.h:420:	IDE_AFLAG_DRQ_INTERRUPT		= BIT(0),
include/linux/ide.h:471:	IDE_DFLAG_KEEP_SETTINGS		= BIT(0),
include/linux/ide.h:712:	IDE_PFLAG_PROBING		= BIT(0),
include/linux/ide.h:865:#define DS_SYNC	BIT(0)
include/linux/ide.h:1003:	IDE_DBG_FUNC =			BIT(0),
include/linux/ide.h:1174:	REQ_IDETAPE_PC1		= BIT(0), /* packet command (first stage) */
include/linux/ide.h:1267:	IDE_HFLAG_ISA_PORTS		= BIT(0),
include/linux/ide.h:1539:	IDE_TIMING_SETUP	= BIT(0),
include/linux/qed/qed_if.h:169:#define QED_EEE_1G_ADV		BIT(0)
include/linux/qed/qed_if.h:680:	QED_LM_FIBRE_BIT = BIT(0),
include/linux/qed/qed_if.h:718:#define QED_LINK_OVERRIDE_SPEED_AUTONEG         BIT(0)
include/linux/qed/qed_if.h:728:#define QED_LINK_PAUSE_AUTONEG_ENABLE           BIT(0)
include/linux/qed/qed_if.h:732:#define QED_LINK_LOOPBACK_NONE                  BIT(0)
include/linux/qed/qed_if.h:791:#define QED_TLV_IP_CSUM         BIT(0)
include/linux/qed/qed_iscsi_if.h:132:#define QED_ISCSI_CONN_HD_EN            BIT(0)
include/linux/vfio.h:117:#define VFIO_IOMMU_NOTIFY_DMA_UNMAP	BIT(0)
include/linux/vfio.h:120:#define VFIO_GROUP_NOTIFY_SET_KVM	BIT(0)
include/linux/ratelimit.h:13:#define RATELIMIT_MSG_ON_RELEASE	BIT(0)
include/linux/sh_clk.h:68:#define CLK_ENABLE_ON_INIT	BIT(0)
include/linux/rtsx_pci.h:1101:#define PM_L1_2_EN_MASK		BIT(0)
include/linux/rtsx_pci.h:1103:#define ASPM_L1_1_EN			BIT(0)
include/linux/extcon.h:26:#define EXTCON_TYPE_USB		BIT(0)	/* USB connector */
include/linux/ulpi/regs.h:51:#define ULPI_FUNC_CTRL_XCVRSEL			BIT(0)
include/linux/ulpi/regs.h:68:#define ULPI_IFC_CTRL_6_PIN_SERIAL_MODE		BIT(0)
include/linux/ulpi/regs.h:78:#define ULPI_OTG_CTRL_ID_PULLUP			BIT(0)
include/linux/ulpi/regs.h:92:#define ULPI_INT_HOST_DISCONNECT		BIT(0)
include/linux/ulpi/regs.h:99:#define ULPI_DEBUG_LINESTATE0			BIT(0)
include/linux/ulpi/regs.h:103:#define ULPI_CARKIT_CTRL_CARKITPWR		BIT(0)
include/linux/ulpi/regs.h:112:#define ULPI_CARKIT_INT_EN_IDFLOAT_RISE		BIT(0)
include/linux/ulpi/regs.h:121:#define ULPI_CARKIT_INT_IDFLOAT			BIT(0)
include/linux/ulpi/regs.h:126:#define ULPI_CARKIT_PLS_CTRL_TXPLSEN		BIT(0)
include/linux/usb/tcpm.h:89:#define TCPC_MUX_USB_ENABLED		BIT(0)	/* USB enabled */
include/linux/usb/typec_dp.h:93:#define DP_CONF_UFP_U_AS_DFP_D		BIT(0)
include/linux/usb/chipidea.h:43:#define CI_HDRC_REGS_SHARED		BIT(0)
include/linux/usb/quirks.h:12:#define USB_QUIRK_STRING_FETCH_255		BIT(0)
include/linux/clk.h:39:#define PRE_RATE_CHANGE			BIT(0)
include/linux/greybus/greybus_manifest.h:92:	GREYBUS_INTERFACE_FEATURE_TIMESYNC = BIT(0),
include/linux/greybus/greybus_protocols.h:849:#define GB_SPI_FLAG_HALF_DUPLEX		BIT(0)		/* can't do full duplex */
include/linux/greybus/greybus_protocols.h:1827:#define GB_AUDIO_PCM_FMT_S8			BIT(0)
include/linux/greybus/greybus_protocols.h:1843:#define GB_AUDIO_PCM_RATE_5512			BIT(0)
include/linux/greybus/greybus_protocols.h:1860:#define GB_AUDIO_CTL_ELEM_ACCESS_READ		BIT(0)
include/linux/greybus/greybus_protocols.h:1879:#define GB_AUDIO_ACCESS_READ			BIT(0)
include/linux/greybus/greybus_id.h:23:#define GREYBUS_ID_MATCH_VENDOR		BIT(0)
include/linux/greybus/svc.h:17:#define GB_SVC_CPORT_FLAG_E2EFC		BIT(0)
include/linux/greybus/operation.h:64:#define GB_OPERATION_FLAG_INCOMING		BIT(0)
include/linux/greybus/connection.h:18:#define GB_CONNECTION_FLAG_CSD		BIT(0)
include/linux/greybus/interface.h:23:#define GB_INTERFACE_QUIRK_NO_CPORT_FEATURES		BIT(0)
include/linux/filter.h:593:#define BPF_RI_F_RF_NO_DIRECT	BIT(0)	/* no napi_direct on return_frame */
include/linux/power/smartreflex.h:112:#define IRQSTATUS_MCUDISABLEACKINT	BIT(0)
include/linux/power/smartreflex.h:118:#define IRQENABLE_MCUDISABLEACKINT	BIT(0)
include/linux/clk-provider.h:19:#define CLK_SET_RATE_GATE	BIT(0) /* must be gated across rate change */
include/linux/clk-provider.h:384:#define CLK_GATE_SET_TO_DISABLE		BIT(0)
include/linux/clk-provider.h:459:#define CLK_DIVIDER_ONE_BASED		BIT(0)
include/linux/clk-provider.h:548:#define CLK_MUX_INDEX_ONE		BIT(0)
include/linux/clk-provider.h:659:#define CLK_FRAC_DIVIDER_ZERO_BASED		BIT(0)
include/linux/clk-provider.h:708:#define CLK_MULTIPLIER_ZERO_BYPASS		BIT(0)
include/linux/packing.h:11:#define QUIRK_MSB_ON_THE_RIGHT	BIT(0)
include/linux/trace_events.h:156:#define TRACE_RECORD_CMDLINE	BIT(0)
include/linux/mfd/imx25-tsadc.h:44:#define MX25_TGCR_CLK_EN		BIT(0)
include/linux/mfd/imx25-tsadc.h:49:#define MX25_TGSR_TCQ_INT		BIT(0)
include/linux/mfd/imx25-tsadc.h:87:#define MX25_ADCQ_SR_PD			BIT(0)
include/linux/mfd/imx25-tsadc.h:101:#define MX25_ADCQ_MR_PD_IRQ		BIT(0)
include/linux/mfd/stpmic1.h:105:#define LDO_ENABLE_MASK			BIT(0)
include/linux/mfd/stpmic1.h:106:#define BUCK_ENABLE_MASK		BIT(0)
include/linux/mfd/stpmic1.h:111:#define STDBY_ENABLE_MASK  BIT(0)
include/linux/mfd/stpmic1.h:122:#define BUCK1_PULL_DOWN_MASK		BIT(0)
include/linux/mfd/stpmic1.h:131:#define LDO1_PULL_DOWN_MASK		BIT(0)
include/linux/mfd/stpmic1.h:139:#define LDO5_PULL_DOWN_MASK		BIT(0)
include/linux/mfd/stpmic1.h:158:#define SOFTWARE_SWITCH_OFF_ENABLED	BIT(0)
include/linux/mfd/stpmic1.h:168:#define PONKEY_PU_INACTIVE		BIT(0)
include/linux/mfd/stpmic1.h:176:#define VINLOW_ENABLED			BIT(0)
include/linux/mfd/stpmic1.h:189:#define BOOST_ENABLED			BIT(0)
include/linux/mfd/max77843-private.h:183:#define MAX77843_SYS_IRQ_SYSUVLO_INT		BIT(0)
include/linux/mfd/max77843-private.h:202:#define MAX77843_CHG_BYP_I			BIT(0)
include/linux/mfd/max77843-private.h:211:#define MAX77843_CHG_BYP_OK			BIT(0)
include/linux/mfd/max77843-private.h:220:#define MAX77843_CHG_BAT_DTLS			BIT(0)
include/linux/mfd/max77843-private.h:285:#define MAX77843_MUIC_ADC			BIT(0)
include/linux/mfd/max77843-private.h:289:#define MAX77843_MUIC_CHGTYP			BIT(0)
include/linux/mfd/max77843-private.h:295:#define MAX77843_MUIC_VBADC			BIT(0)
include/linux/mfd/bd9571mwv.h:37:#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDR0	BIT(0)
include/linux/mfd/bd9571mwv.h:82:#define BD9571MWV_INT_INTREQ_MD1_INT		BIT(0)
include/linux/mfd/max77693-private.h:128:#define FLASH_INT_FLED2_OPEN	BIT(0)
include/linux/mfd/max77693-private.h:428:#define SRC_IRQ_CHARGER			BIT(0)
include/linux/mfd/max77693-private.h:435:#define LED_IRQ_FLED2_OPEN		BIT(0)
include/linux/mfd/max77693-private.h:441:#define TOPSYS_IRQ_T120C_INT		BIT(0)
include/linux/mfd/max77693-private.h:445:#define CHG_IRQ_BYP_I			BIT(0)
include/linux/mfd/max77693-private.h:451:#define MUIC_IRQ_INT1_ADC		BIT(0)
include/linux/mfd/max77693-private.h:456:#define MUIC_IRQ_INT2_CHGTYP		BIT(0)
include/linux/mfd/max77693-private.h:463:#define MUIC_IRQ_INT3_EOC		BIT(0)
include/linux/mfd/davinci_voicecodec.h:39:#define DAVINCI_VC_CTRL_RSTADC		BIT(0)
include/linux/mfd/davinci_voicecodec.h:54:#define DAVINCI_VC_INT_RDRDY_MASK	BIT(0)
include/linux/mfd/tps65912.h:129:#define TPS65912_INT_STS_PWRHOLD_F	BIT(0)
include/linux/mfd/tps65912.h:139:#define TPS65912_INT_STS2_GPIO2_R	BIT(0)
include/linux/mfd/tps65912.h:149:#define TPS65912_INT_STS3_PGOOD_DCDC1	BIT(0)
include/linux/mfd/tps65912.h:159:#define TPS65912_INT_STS4_PGOOD_LDO5	BIT(0)
include/linux/mfd/dm355evm_msp.h:30:#	define MSP_STATUS_BAD_OFFSET	BIT(0)
include/linux/mfd/dm355evm_msp.h:35:#	define MSP_RESET_DC5		BIT(0)
include/linux/mfd/dm355evm_msp.h:45:#	define MSP_SWITCH1_SW6_1	BIT(0)
include/linux/mfd/88pm80x.h:61:#define PM800_ONKEY_STS1		BIT(0)
include/linux/mfd/88pm80x.h:70:#define PM800_RTC_ALARM_STS2		BIT(0)
include/linux/mfd/88pm80x.h:76:#define PM800_WAKEUP2_INV_INT		BIT(0)
include/linux/mfd/88pm80x.h:90:#define PM800_GPIO0_VAL			BIT(0)
include/linux/mfd/88pm80x.h:96:#define PM800_GPIO2_VAL			BIT(0)
include/linux/mfd/88pm80x.h:104:#define PM800_GPIO4_VAL			BIT(0)
include/linux/mfd/88pm80x.h:124:#define PM800_ALARM1_EN			BIT(0)
include/linux/mfd/88pm80x.h:143:#define PM800_MEAS_EN2_RFTMP		BIT(0)
include/linux/mfd/88pm80x.h:152:#define PM800_GPADC_MISC_GPFSM_EN	BIT(0)
include/linux/mfd/88pm80x.h:163:#define PM800_GPADC_GP_BIAS_EN0		BIT(0)
include/linux/mfd/88pm80x.h:169:#define PM800_BIAS_OUT_GP0		BIT(0)
include/linux/mfd/88pm80x.h:223:#define PM805_INT1_HP1_SHRT		BIT(0)
include/linux/mfd/88pm80x.h:232:#define PM805_INT2_MIC_DET		BIT(0)
include/linux/mfd/88pm80x.h:247:#define PM805_MIC_DET_EN_MIC_DET	BIT(0)
include/linux/mfd/db8500-prcmu.h:23:#define DB8500_PRCM_DSI_SW_RESET_DSI0_SW_RESETN BIT(0)
include/linux/mfd/db8500-prcmu.h:461:#define PRCMU_AUTO_PM_POWER_ON_HSEM BIT(0)
include/linux/mfd/palmas.h:44:#define PALMAS_PMIC_FEATURE_SMPS10_BOOST	BIT(0)
include/linux/mfd/max77686-private.h:405:#define MAX77686_INT1_PWRONF_MSK	BIT(0)
include/linux/mfd/max77686-private.h:414:#define MAX77686_INT2_140C_MSK		BIT(0)
include/linux/mfd/max77686-private.h:417:#define MAX77686_RTCINT_RTC60S_MSK	BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:83:#define AB8500_TURNONSTATUS_PORNVBAT BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:91:#define AB8500_RESETSTATUS_RESETN4500NSTATUS BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:97:#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ1STATUS BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:106:#define AB8500_STW4500CTRL1_SWOFF BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:110:#define AB8500_STW4500CTRL2_RESETNVAUX1VALID BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:119:#define AB8500_STW4500CTRL3_CLK32KOUT2DIS BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:124:#define AB8500_MAINWDOGCTRL_MAINWDOGENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:131:#define AB8500_LOWBAT_LOWBATENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:182:#define AB8500_SYSCLKCTRL_TVOUTPLLENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:186:#define AB8500_SYSCLKREQ1VALID_SYSCLKREQ1VALID BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:228:#define AB8500_DITHERCLKCTRL_VARMDITHERENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:237:#define AB8500_SWATCTRL_UPDATERF BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:243:#define AB8500_HIQCLKCTRL_SYSCLKREQ1HIQENAVALID BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:252:#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ1VALID BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:261:#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF1ENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:272:#define AB9540_SYSCLK12CONFCTRL_PLL26TO38ENA BIT(0)
include/linux/mfd/abx500/ab8500-sysctrl.h:280:#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF1PDENA BIT(0)
include/linux/mfd/tps65910.h:809:#define TPS65910_GPIO_SET				BIT(0)
include/linux/mfd/max77620.h:181:#define MAX77620_SD_CFG1_FSRADE_SD_MASK		BIT(0)
include/linux/mfd/max77620.h:183:#define MAX77620_SD_CFG1_FSRADE_SD_ENABLE	BIT(0)
include/linux/mfd/max77620.h:192:#define MAX77620_LDO_CFG2_SS_MASK		BIT(0)
include/linux/mfd/max77620.h:193:#define MAX77620_LDO_CFG2_SS_FAST		BIT(0)
include/linux/mfd/max77620.h:211:#define MAX77620_CNFG_GPIO_DRV_MASK		BIT(0)
include/linux/mfd/max77620.h:212:#define MAX77620_CNFG_GPIO_DRV_PUSHPULL		BIT(0)
include/linux/mfd/max77620.h:230:#define MAX77620_IRQ_LVL2_GPIO_EDGE0		BIT(0)
include/linux/mfd/max77620.h:252:#define MAX77620_ONOFFCNFG2_WK_EN0		BIT(0)
include/linux/mfd/max77620.h:254:#define MAX77620_GLBLM_MASK			BIT(0)
include/linux/mfd/max77620.h:271:#define MAX77620_CNFGGLBL1_LBRSTEN		BIT(0)
include/linux/mfd/max77620.h:274:#define MAX77620_CNFGBBC_ENABLE			BIT(0)
include/linux/mfd/rk808.h:195:#define RK818_H5V_EN			BIT(0)
include/linux/mfd/rk808.h:267:#define RK805_IRQ_PWRON_RISE_MSK	BIT(0)
include/linux/mfd/rk808.h:276:#define RK805_PWR_RISE_INT_STATUS	BIT(0)
include/linux/mfd/rk808.h:304:#define RK808_IRQ_VOUT_LO_MSK		BIT(0)
include/linux/mfd/rk808.h:311:#define RK808_IRQ_PLUG_IN_INT_MSK	BIT(0)
include/linux/mfd/rk808.h:332:#define RK818_IRQ_VOUT_LO_MSK		BIT(0)
include/linux/mfd/rk808.h:340:#define RK818_IRQ_PLUG_IN_MSK		BIT(0)
include/linux/mfd/rk808.h:376:#define DEV_OFF		BIT(0)
include/linux/mfd/rk808.h:377:#define RTC_STOP	BIT(0)
include/linux/mfd/rk808.h:382:#define VOUT_LO_INT	BIT(0)
include/linux/mfd/rk808.h:383:#define CLK32KOUT2_EN	BIT(0)
include/linux/mfd/sun4i-gpadc.h:69:#define SUN4I_GPADC_INT_FIFOC_TP_DOWN_IRQ_EN		BIT(0)
include/linux/mfd/sun4i-gpadc.h:78:#define SUN4I_GPADC_INT_FIFOS_TP_DOWN_PENDING		BIT(0)
include/linux/mfd/da8xx-cfgchip.h:142:#define CFGCHIP4_AMUTECLR0			BIT(0)
include/linux/mfd/stmfx.h:66:#define STMFX_REG_SYS_CTRL_GPIO_EN	BIT(0)
include/linux/mfd/stmfx.h:73:#define STMFX_REG_IRQ_OUT_PIN_TYPE	BIT(0) /* 0-OD 1-PP */
include/linux/mfd/stmfx.h:90:	STMFX_FUNC_GPIO		= BIT(0), /* GPIO[15:0] */
include/linux/mfd/tps65217.h:81:#define TPS65217_INT_USBI		BIT(0)
include/linux/mfd/tps65217.h:93:#define TPS65217_CHGCONFIG0_BATTEMP	BIT(0)
include/linux/mfd/tps65217.h:101:#define TPS65217_CHGCONFIG1_CHG_EN	BIT(0)
include/linux/mfd/tps65217.h:111:#define TPS65217_CHGCONFIG2_TRANGE	BIT(0)
include/linux/mfd/tps65217.h:124:#define TPS65217_STATUS_PB		BIT(0)
include/linux/mfd/tps65217.h:134:#define TPS65217_PGOOD_LDO2_PG		BIT(0)
include/linux/mfd/tps65217.h:167:#define TPS65217_ENABLE_LDO2_EN		BIT(0)
include/linux/mfd/tps65217.h:192:#define TPS65217_SEQ6_INSTDWN		BIT(0)
include/linux/mfd/tps65086.h:82:#define TPS65086_IRQ_DIETEMP_MASK	BIT(0)
include/linux/mfd/wl1273-core.h:125:#define WL1273_MODE_RX		BIT(0)
include/linux/mfd/wl1273-core.h:130:#define WL1273_RADIO_CHILD	BIT(0)
include/linux/mfd/wl1273-core.h:145:#define WL1273_AUDIO_ENABLE_I2S		BIT(0)
include/linux/mfd/wl1273-core.h:210:#define WL1273_FR_EVENT			BIT(0)
include/linux/mfd/atmel-hlcdc.h:17:#define ATMEL_HLCDC_HSPOL		BIT(0)
include/linux/mfd/atmel-hlcdc.h:38:#define ATMEL_HLCDC_CLKPOL		BIT(0)
include/linux/mfd/atmel-hlcdc.h:46:#define ATMEL_HLCDC_PIXEL_CLK		BIT(0)
include/linux/mfd/atmel-hlcdc.h:52:#define ATMEL_HLCDC_SOF			BIT(0)
include/linux/mfd/lp873x.h:79:#define LP873X_BUCK0_CTRL_1_BUCK0_EN		BIT(0)
include/linux/mfd/lp873x.h:87:#define LP873X_BUCK1_CTRL_1_BUCK1_EN		BIT(0)
include/linux/mfd/lp873x.h:98:#define LP873X_LDO0_CTRL_LDO0_EN		BIT(0)
include/linux/mfd/lp873x.h:102:#define LP873X_LDO1_CTRL_LDO1_EN		BIT(0)
include/linux/mfd/lp873x.h:131:#define LP873X_GPO_CTRL_GPO_EN			BIT(0)
include/linux/mfd/lp873x.h:139:#define LP873X_EN_SPREAD_SPEC			BIT(0)
include/linux/mfd/lp873x.h:151:#define LP873X_PGOOD_CTRL1_PGOOD_EN_PGOOD_BUCK0	BIT(0)
include/linux/mfd/lp873x.h:155:#define LP873X_PGOOD_CTRL2_PGOOD_MODE		BIT(0)
include/linux/mfd/lp873x.h:160:#define LP873X_PG_FAULT_PG_FAULT_BUCK0		BIT(0)
include/linux/mfd/lp873x.h:162:#define LP873X_RESET_SW_RESET			BIT(0)
include/linux/mfd/lp873x.h:171:#define LP873X_INT_TOP_1_I_MEAS_INT		BIT(0)
include/linux/mfd/lp873x.h:173:#define LP873X_INT_TOP_2_RESET_REG_INT		BIT(0)
include/linux/mfd/lp873x.h:180:#define LP873X_INT_BUCK_BUCK0_ILIM_INT		BIT(0)
include/linux/mfd/lp873x.h:187:#define LP873X_INT_LDO_LDO0_ILIM_INT		BIT(0)
include/linux/mfd/lp873x.h:200:#define LP873X_BUCK_STAT_BUCK0_ILIM_STAT	BIT(0)
include/linux/mfd/lp873x.h:207:#define LP873X_LDO_STAT_LDO0_ILIM_STAT		BIT(0)
include/linux/mfd/lp873x.h:212:#define LP873X_TOP_MASK_1_I_MEAS_MASK		BIT(0)
include/linux/mfd/lp873x.h:214:#define LP873X_TOP_MASK_2_RESET_REG_MASK	BIT(0)
include/linux/mfd/lp873x.h:221:#define LP873X_BUCK_MASK_BUCK0_ILIM_MASK	BIT(0)
include/linux/mfd/lp873x.h:228:#define LP873X_LDO_MASK_LDO0_ILIM_MASK		BIT(0)
include/linux/mfd/lp873x.h:230:#define LP873X_SEL_I_LOAD_CURRENT_BUCK_SELECT	BIT(0)
include/linux/mfd/lp873x.h:232:#define LP873X_I_LOAD_2_BUCK_LOAD_CURRENT	BIT(0)
include/linux/mfd/stm32-timers.h:35:#define TIM_CR1_CEN	BIT(0)	/* Counter Enable	   */
include/linux/mfd/stm32-timers.h:40:#define TIM_SMCR_SMS	(BIT(0) | BIT(1) | BIT(2)) /* Slave mode selection */
include/linux/mfd/stm32-timers.h:42:#define TIM_DIER_UIE	BIT(0)	/* Update interrupt	   */
include/linux/mfd/stm32-timers.h:50:#define TIM_SR_UIF	BIT(0)	/* Update interrupt flag   */
include/linux/mfd/stm32-timers.h:51:#define TIM_EGR_UG	BIT(0)	/* Update Generation       */
include/linux/mfd/stm32-timers.h:54:#define TIM_CCMR_CC1S		(BIT(0) | BIT(1)) /* Capture/compare 1 sel */
include/linux/mfd/stm32-timers.h:58:#define TIM_CCMR_CC1S_TI1	BIT(0)	/* IC1/IC3 selects TI1/TI3 */
include/linux/mfd/stm32-timers.h:62:#define TIM_CCER_CC1E	BIT(0)	/* Capt/Comp 1  out Ena    */
include/linux/mfd/stm32-timers.h:72:#define TIM_CCER_CCXE	(BIT(0) | BIT(4) | BIT(8) | BIT(12))
include/linux/mfd/twl.h:234:#define TWL4030_SIH_CTRL_EXCLEN_MASK	BIT(0)
include/linux/mfd/twl.h:307:#define I2C_SCL_CTRL_PU			BIT(0)
include/linux/mfd/twl.h:755:#define TWL4030_VAUX2		BIT(0)	/* pre-5030 voltage ranges */
include/linux/mfd/max14577-private.h:96:#define MAX14577_INT1_ADC_MASK		BIT(0)
include/linux/mfd/max14577-private.h:101:#define MAX14577_INT2_CHGTYP_MASK	BIT(0)
include/linux/mfd/max14577-private.h:108:#define MAX14577_INT3_EOC_MASK		BIT(0)
include/linux/mfd/ti-lmu-register.h:18:#define LM3631_BL_EN_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:39:#define LM3631_EN_OREF_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:44:#define LM3631_EN_CONT_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:84:#define LM3632_BL_EN_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:90:#define LM3632_EXT_EN_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:103:#define LM3633_HVLED1_CFG_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:149:#define LM3633_PWM_A_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:183:#define LM3695_BL_EN_MASK			BIT(0)
include/linux/mfd/ti-lmu-register.h:199:#define LM36274_EXT_EN_MASK			BIT(0)
include/linux/mfd/intel_soc_pmic_mrfld.h:51:#define BCOVE_LVL1_PWRBTN	BIT(0)	/* power button */
include/linux/mfd/intel_soc_pmic_mrfld.h:61:#define BCOVE_PBIRQ_PBTN	BIT(0)
include/linux/mfd/intel_soc_pmic_mrfld.h:76:#define BCOVE_CHGRIRQ_VBUSDET	BIT(0)
include/linux/mfd/as3722.h:193:#define AS3722_LDO0_CTRL				BIT(0)
include/linux/mfd/as3722.h:231:#define AS3722_INTERRUPT_MASK1_LID			BIT(0)
include/linux/mfd/as3722.h:240:#define AS3722_INTERRUPT_MASK2_SD0_LV			BIT(0)
include/linux/mfd/as3722.h:249:#define AS3722_INTERRUPT_MASK3_RTC_ALARM		BIT(0)
include/linux/mfd/as3722.h:258:#define AS3722_INTERRUPT_MASK4_TEMP_SD0_SHUTDOWN	BIT(0)
include/linux/mfd/as3722.h:267:#define AS3722_ADC1_INTERVAL_TIME			BIT(0)
include/linux/mfd/as3722.h:285:#define AS3722_CTRL_SEQU1_AC_OK_PWR_ON			BIT(0)
include/linux/mfd/as3722.h:322:#define AS3722_RTC_REP_WAKEUP_EN			BIT(0)
include/linux/mfd/as3722.h:329:#define AS3722_WATCHDOG_ON				BIT(0)
include/linux/mfd/as3722.h:330:#define AS3722_WATCHDOG_SW_SIG				BIT(0)
include/linux/mfd/stm32-lptimer.h:34:#define STM32_LPTIM_ENABLE	BIT(0)
include/linux/mfd/lp87565.h:104:#define LP87565_BUCK_CTRL_1_FPWM_MP_0_2		BIT(0)
include/linux/mfd/lp87565.h:118:#define LP87565_RESET_SW_RESET			BIT(0)
include/linux/mfd/lp87565.h:135:#define LP87565_I_LOAD_READY			BIT(0)
include/linux/mfd/lp87565.h:137:#define LP87565_INT_TOP2_RESET_REG		BIT(0)
include/linux/mfd/lp87565.h:144:#define LP87565_BUCK0_ILIM_INT			BIT(0)
include/linux/mfd/lp87565.h:151:#define LP87565_BUCK2_ILIM_INT			BIT(0)
include/linux/mfd/lp87565.h:163:#define LP87565_BUCK0_ILIM_STAT			BIT(0)
include/linux/mfd/lp87565.h:170:#define LP87565_BUCK2_ILIM_STAT			BIT(0)
include/linux/mfd/lp87565.h:175:#define LPL87565_I_LOAD_READY_MASK		BIT(0)
include/linux/mfd/lp87565.h:177:#define LPL87565_RESET_REG_MASK			BIT(0)
include/linux/mfd/lp87565.h:182:#define LPL87565_BUCK0_ILIM_MASK		BIT(0)
include/linux/mfd/lp87565.h:187:#define LPL87565_BUCK2_ILIM_MASK		BIT(0)
include/linux/mfd/lp87565.h:205:#define LP87565_PGOOD_POL			BIT(0)
include/linux/mfd/lp87565.h:210:#define LP87565_PG0_FLT				BIT(0)
include/linux/mfd/lp87565.h:222:#define LP87565_GPIO1_SEL			BIT(0)
include/linux/mfd/lp87565.h:229:#define LP87565_GOIO1_DIR			BIT(0)
include/linux/mfd/lp87565.h:233:#define LP87565_GOIO1_IN			BIT(0)
include/linux/mfd/lp87565.h:237:#define LP87565_GOIO1_OUT			BIT(0)
include/linux/mfd/tps6507x.h:28:#define	TPS6507X_CHG_USB_CURRENT		BIT(0)
include/linux/mfd/tps6507x.h:37:#define	TPS6507X_REG_AC_USB_REMOVED		BIT(0)
include/linux/mfd/tps6507x.h:46:#define	TPS6507X_CON_CTRL1_LDO2_ENABLE		BIT(0)
include/linux/mfd/tps6507x.h:86:#define	TPS6507X_REG_ADRESULT_2_MASK		(BIT(1) | BIT(0))
include/linux/mfd/tps6507x.h:97:#define	TPS6507X_CON_CTRL1_LDO2_ENABLE		BIT(0)
include/linux/mfd/mxs-lradc.h:68:#define LRADC_STATUS_TOUCH_DETECT_RAW		BIT(0)
include/linux/mfd/mxs-lradc.h:134:#define CHAN_MASK_TOUCHBUTTON		(BIT(1) | BIT(0))
include/linux/mfd/tps65218.h:76:#define TPS65218_INT1_PRGC		BIT(0)
include/linux/mfd/tps65218.h:83:#define TPS65218_INT2_LS1_I		BIT(0)
include/linux/mfd/tps65218.h:90:#define TPS65218_INT_MASK1_PRGC		BIT(0)
include/linux/mfd/tps65218.h:97:#define TPS65218_INT_MASK2_LS1_I	BIT(0)
include/linux/mfd/tps65218.h:107:#define TPS65218_CONTROL_CC_AQ	BIT(0)
include/linux/mfd/tps65218.h:116:#define TPS65218_FLAG_DC1_FLG		BIT(0)
include/linux/mfd/tps65218.h:123:#define TPS65218_ENABLE1_DC1_EN		BIT(0)
include/linux/mfd/tps65218.h:131:#define TPS65218_ENABLE2_LDO1_EN	BIT(0)
include/linux/mfd/tps65218.h:155:#define TPS65218_CONFIG3_LS1DCHRG	BIT(0)
include/linux/mfd/tps65218.h:182:#define TPS65218_SEQ1_DLY1		BIT(0)
include/linux/mfd/tps65218.h:185:#define TPS65218_SEQ2_DLY9		BIT(0)
include/linux/mfd/da9150/registers.h:172:#define DA9150_VFAULT_STAT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:178:#define DA9150_VDD33_STAT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:186:#define DA9150_GPIOA_STAT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:198:#define DA9150_DTYPE_DT_USB_OTG			BIT(0)
include/linux/mfd/da9150/registers.h:213:#define DA9150_SESS_VLD_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:227:#define DA9150_VBUS_STAT_WAIT			BIT(0)
include/linux/mfd/da9150/registers.h:244:#define DA9150_CHG_STAT_SUSP			BIT(0)
include/linux/mfd/da9150/registers.h:283:#define DA9150_TEMP_FAULT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:295:#define DA9150_VBUS_FAULT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:301:#define DA9150_E_VBUS_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:319:#define DA9150_E_CONF_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:335:#define DA9150_E_FG_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:353:#define DA9150_E_WKUP_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:357:#define DA9150_M_VBUS_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:367:#define DA9150_M_CONF_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:383:#define DA9150_M_FG_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:401:#define DA9150_M_WKUP_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:437:#define DA9150_LFOSC_EXT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:451:#define DA9150_PM_SPKSUP_DIS_MASK		BIT(0)
include/linux/mfd/da9150/registers.h:465:#define DA9150_VDD33_SL_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:477:#define DA9150_LPM_MASK				BIT(0)
include/linux/mfd/da9150/registers.h:485:#define DA9150_DISABLE_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:491:#define DA9150_GPIOA_PIN_GPO_OD			BIT(0)
include/linux/mfd/da9150/registers.h:505:#define DA9150_GPIOC_PIN_GPO_OD			BIT(0)
include/linux/mfd/da9150/registers.h:517:#define DA9150_GPIOA_MODE_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:545:#define DA9150_GPIOA_ANAEN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:573:#define DA9150_GPIOA_PUPD_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:588:#define DA9150_GPI_V_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:600:#define DA9150_GPADC_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:610:#define DA9150_GPADC_RUN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:655:#define DA9150_DCD_STAT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:679:#define DA9150_AID_DAT_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:688:#define DA9150_VB_MODE_VB_SESS			BIT(0)
include/linux/mfd/da9150/registers.h:766:#define DA9150_VBUS_MODE_CHG			BIT(0)
include/linux/mfd/da9150/registers.h:797:#define DA9150_CHG_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:935:#define DA9150_CORE_RESET_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:955:#define DA9150_BOOTLD_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:997:#define DA9150_FW_FWDL_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1033:#define DA9150_GPADC_CEN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1043:#define DA9150_GPADC_CRUN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1049:#define DA9150_CC_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1081:#define DA9150_TAUX_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1121:#define DA9150_BIF_ISRC_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1125:#define DA9150_TBAT_EN_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1133:#define DA9150_TBAT_SW_FRC_MASK			BIT(0)
include/linux/mfd/da9150/registers.h:1147:#define DA9150_TBAT_RES_DIS_MASK		BIT(0)
include/linux/mfd/rn5t618.h:211:#define RN5T618_REPCNT_REPWRON		BIT(0)
include/linux/mfd/rn5t618.h:212:#define RN5T618_SLPCNT_SWPWROFF		BIT(0)
include/linux/mfd/rn5t618.h:214:#define RN5T618_WATCHDOG_WDOGTIM_M	(BIT(0) | BIT(1))
include/linux/mfd/ti_am335x_tscadc.h:47:#define IRQWKUP_ENB		BIT(0)
include/linux/mfd/ti_am335x_tscadc.h:57:#define IRQENB_HW_PEN		BIT(0)
include/linux/mfd/ti_am335x_tscadc.h:121:#define CNTRLREG_TSCSSENB	BIT(0)
include/linux/mfd/ti_am335x_tscadc.h:137:#define DMA_FIFO0		BIT(0)
include/linux/mfd/syscon/atmel-mc.h:16:#define AT91_MC_RCB			BIT(0)
include/linux/mfd/syscon/atmel-mc.h:19:#define AT91_MC_UNADD			BIT(0)
include/linux/mfd/syscon/atmel-mc.h:43:#define AT91_MC_EBI_DBPUC		BIT(0)
include/linux/mfd/syscon/atmel-mc.h:103:#define AT91_MC_SDRAMC_SRCB		BIT(0)
include/linux/mfd/syscon/atmel-mc.h:106:#define AT91_MC_SDRAMC_LPCB		BIT(0)
include/linux/mfd/syscon/atmel-mc.h:112:#define AT91_MC_SDRAMC_RES		BIT(0)
include/linux/mfd/syscon/atmel-smc.h:35:#define ATMEL_SMC_MODE_READMODE_MASK		BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:90:#define IMX6Q_GPR0_DMAREQ_MUX_SEL0_MASK		BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:92:#define IMX6Q_GPR0_DMAREQ_MUX_SEL0_IOMUX	BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:134:#define IMX6Q_GPR1_ACT_CS0			BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:240:#define IMX6Q_GPR4_IPU_RD_CACHE_CTL		BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:271:#define IMX6Q_GPR9_TZASC1_BYP			BIT(0)
include/linux/mfd/syscon/imx6q-iomuxc-gpr.h:393:#define IMX6Q_GPR13_SATA_TX_EDGE_RATE		BIT(0)
include/linux/mfd/syscon/atmel-st.h:16:#define		AT91_ST_WDRST	BIT(0)	/* Watchdog Timer Restart */
include/linux/mfd/syscon/atmel-st.h:30:#define		AT91_ST_PITS	BIT(0)	/* Period Interval Timer Status */
include/linux/mfd/ingenic-tcu.h:48:#define TCU_WDT_TCER_TCEN	BIT(0)	/* Watchdog timer enable */
include/linux/irq_work.h:16:#define IRQ_WORK_PENDING	BIT(0)
include/linux/i3c/ccc.h:51:#define I3C_CCC_EVENT_SIR		BIT(0)
include/linux/i3c/ccc.h:324:#define I3C_CCC_GETXTIME_SYNC_MODE	BIT(0)
include/linux/i3c/device.h:94:#define I3C_BCR_MAX_DATA_SPEED_LIM	BIT(0)
include/linux/hid.h:314:#define HID_CONNECT_HIDINPUT		BIT(0)
include/linux/hid.h:333:#define HID_QUIRK_INVERT			BIT(0)
include/linux/hid.h:510:#define HID_CLAIMED_INPUT	BIT(0)
include/linux/hid.h:515:#define HID_STAT_ADDED		BIT(0)
include/linux/hid.h:639:#define HID_SCAN_FLAG_MT_WIN_8			BIT(0)
include/linux/rmi.h:68:#define RMI_F11_DISABLE_ABS_REPORT      BIT(0)
include/linux/bio.h:382:	BIOSET_NEED_BVECS = BIT(0),
include/linux/soundwire/sdw.h:63:#define SDW_PORT_FLOW_MODE_TX_CNTRL	BIT(0)
include/linux/soundwire/sdw.h:68:#define SDW_BLOCK_PACKG_PER_PORT	BIT(0)
include/linux/soundwire/sdw_registers.h:43:#define SDW_DP0_INT_TEST_FAIL			BIT(0)
include/linux/soundwire/sdw_registers.h:66:#define SDW_SCP_INT1_PARITY			BIT(0)
include/linux/soundwire/sdw_registers.h:90:#define SDW_SCP_STAT_CLK_STP_NF			BIT(0)
include/linux/soundwire/sdw_registers.h:95:#define SDW_SCP_SYSTEMCTRL_CLK_STP_PREP		BIT(0)
include/linux/soundwire/sdw_registers.h:131:#define SDW_DPN_INT_TEST_FAIL			BIT(0)
include/linux/if_bridge.h:32:#define BR_HAIRPIN_MODE		BIT(0)
include/linux/gpio/consumer.h:38:#define GPIOD_FLAGS_BIT_DIR_SET		BIT(0)
include/linux/gpio/consumer.h:617:#define ACPI_GPIO_QUIRK_NO_IO_RESTRICTION	BIT(0)
include/linux/gpio/driver.h:564:#define BGPIOF_BIG_ENDIAN		BIT(0)
include/linux/i2c-mux.h:42:#define I2C_MUX_LOCKED     BIT(0)
include/linux/tee_drv.h:23:#define TEE_SHM_MAPPED		BIT(0)	/* Memory mapped by the kernel */
include/linux/scmi_protocol.h:134:	((((type) & BIT(0)) << SCMI_POWER_STATE_TYPE_SHIFT) | \
include/linux/bpf.h:452:#define BPF_MAP_CAN_READ	BIT(0)
include/linux/thunderbolt.h:504:#define RING_FLAG_NO_SUSPEND	BIT(0)
include/linux/pstore_ram.h:24:#define PRZ_FLAG_NO_LOCK	BIT(0)
include/linux/pstore_ram.h:126:#define RAMOOPS_FLAG_FTRACE_PER_CPU	BIT(0)
include/linux/audit.h:122:#define AUDIT_TTY_ENABLE	BIT(0)
include/linux/i2c.h:664:#define I2C_AQ_COMB			BIT(0)
include/linux/i2c.h:743:#define I2C_LOCK_ROOT_ADAPTER BIT(0)
include/linux/cpufreq.h:362:#define CPUFREQ_STICKY				BIT(0)
include/linux/rtc/ds1685.h:156:#define RTC_CTRL_A_RS0		BIT(0)	/* Rate-Selection Bit 0 */
include/linux/rtc/ds1685.h:169:#define RTC_CTRL_B_DSE		BIT(0)	/* Daylight Savings Enable */
include/linux/rtc/ds1685.h:176: * BIT(0), BIT(1), BIT(2), & BIT(3) are unused, always return 0, and cannot
include/linux/rtc/ds1685.h:189: * BIT(0) through BIT(6) are unused, always return 0, and cannot
include/linux/rtc/ds1685.h:211:#define RTC_CTRL_4A_KF		BIT(0)	/* Kickstart Flag */
include/linux/rtc/ds1685.h:228:#define RTC_CTRL_4B_KSE		BIT(0)	/* Kickstart Interrupt-Enable */
include/linux/mtd/spinand.h:157:#define CFG_QUAD_ENABLE		BIT(0)
include/linux/mtd/spinand.h:161:#define STATUS_BUSY		BIT(0)
include/linux/mtd/spinand.h:272:#define SPINAND_HAS_QE_BIT		BIT(0)
include/linux/mtd/rawnand.h:118:#define NAND_ECC_GENERIC_ERASED_CHECK	BIT(0)
include/linux/mtd/spi-nor.h:107:#define XSR_PAGESIZE		BIT(0)	/* Page size in Po2 or Linear */
include/linux/mtd/spi-nor.h:124:#define SR_WIP			BIT(0)	/* Write in progress */
include/linux/mtd/spi-nor.h:237:	SNOR_F_USE_FSR		= BIT(0),
include/linux/mtd/spi-nor.h:295: *			smallest Erase Type size being at BIT(0).
include/linux/mtd/spi-nor.h:353:#define SNOR_HWCAPS_READ		BIT(0)
include/linux/mtd/cfi.h:227:#define CFI_POLL_STATUS_REG	BIT(0)
include/linux/amba/pl080.h:40:#define PL080_CONFIG_ENABLE			BIT(0)
include/linux/amba/pl080.h:72:#define PL080_LLI_LM_AHB2			BIT(0)
include/linux/amba/pl080.h:122:#define PL080_CONFIG_ENABLE			BIT(0)
include/linux/amba/pl080.h:156:#define FTDMAC020_CH_CSR_EN			BIT(0)
include/linux/amba/pl080.h:176:#define FTDMAC020_CH_CFG_INT_TC_MASK		BIT(0)
include/linux/amba/pl080.h:198:#define FTDMAC020_CFG_INT_TC_MSK		BIT(0)
include/linux/tpm.h:56:	TPM_OPS_AUTO_STARTUP = BIT(0),
include/linux/sfp.h:439:	SFP_ALARM0_TXPWR_LOW		= BIT(0),
include/linux/sfp.h:453:	SFP_WARN0_TXPWR_LOW		= BIT(0),
include/linux/bcma/bcma_driver_chipcommon.h:102:#define  BCMA_CC_CHIPST_4706_PKG_OPTION		BIT(0) /* 0: full-featured package 1: low-cost package */
include/linux/bcma/bcma_driver_chipcommon.h:512:#define BCMA_CHIPCTL_4331_BT_COEXIST		BIT(0)	/* 0 disable */
include/linux/bcma/bcma_driver_chipcommon.h:543:#define BCMA_RES_4314_LPLDO_PU			BIT(0)
include/linux/ivshmem.h:14:# define IVSHM_PRIV_CNTL_ONESHOT_INT	BIT(0)
include/linux/ivshmem.h:28:#define IVSHM_INT_ENABLE		BIT(0)
include/linux/fpga/fpga-mgr.h:71:#define FPGA_MGR_PARTIAL_RECONFIG	BIT(0)
include/linux/fpga/fpga-mgr.h:140:#define FPGA_MGR_STATUS_OPERATION_ERR		BIT(0)
include/linux/device.h:1084:#define DL_FLAG_STATELESS		BIT(0)
include/linux/suspend.h:213:#define PM_SUSPEND_FLAG_FW_SUSPEND	BIT(0)
include/linux/pm.h:568:#define DPM_FLAG_NEVER_SKIP		BIT(0)
scripts/dtc/include-prefixes/arm/omap3-n950-n9.dtsi:172:	ti,pullups	= <0x000001>; /* BIT(0) */
scripts/dtc/include-prefixes/arm/omap3-cm-t3x30.dtsi:94:	/* pullups: BIT(0) */
scripts/dtc/include-prefixes/arm/omap3-gta04.dtsi:654:	 * BIT(0),  BIT(1), BIT(6), BIT(7), BIT(8), BIT(13)
scripts/dtc/include-prefixes/arm/omap3-gta04.dtsi:657:	ti,pulldowns = <(BIT(0) | BIT(1) | BIT(6) | BIT(7) | BIT(8) |
