Protel Design System Design Rule Check
PCB File : D:\Dropbox\0\Files\0clubs\TAUV\TAUV-Hardware\TAUV-Interfacer\TAUV-Interfacer.PcbDoc
Date     : 5/24/2019
Time     : 1:48:34 AM

Processing Rule : Clearance Constraint (Gap=8mil) (Not ((InComponent('J7') OR InComponent('J8')))),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=30mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=200mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-1(2256.89mil,1611.87mil) on Component Side And Pad CD1-2(2300.197mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.268mil < 10mil) Between Pad CD1-14(2615.552mil,1615.413mil) on Component Side And Pad CD1-8(2560.04mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [0.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CD1-14(2615.552mil,1615.413mil) on Component Side And Pad CD1-9(2640.945mil,1550.453mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-2(2300.197mil,1611.87mil) on Component Side And Pad CD1-3(2343.504mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-3(2343.504mil,1611.87mil) on Component Side And Pad CD1-4(2386.811mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-4(2386.811mil,1611.87mil) on Component Side And Pad CD1-5(2430.119mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-5(2430.119mil,1611.87mil) on Component Side And Pad CD1-6(2473.426mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-6(2473.426mil,1611.87mil) on Component Side And Pad CD1-7(2516.733mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD1-7(2516.733mil,1611.87mil) on Component Side And Pad CD1-8(2560.04mil,1611.87mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-1(3805.827mil,1615.748mil) on Component Side And Pad CD2-2(3849.134mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.268mil < 10mil) Between Pad CD2-14(4164.488mil,1619.291mil) on Component Side And Pad CD2-8(4108.976mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [0.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CD2-14(4164.488mil,1619.291mil) on Component Side And Pad CD2-9(4189.882mil,1554.331mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-2(3849.134mil,1615.748mil) on Component Side And Pad CD2-3(3892.441mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-3(3892.441mil,1615.748mil) on Component Side And Pad CD2-4(3935.748mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-4(3935.748mil,1615.748mil) on Component Side And Pad CD2-5(3979.055mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-5(3979.055mil,1615.748mil) on Component Side And Pad CD2-6(4022.362mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-6(4022.362mil,1615.748mil) on Component Side And Pad CD2-7(4065.669mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CD2-7(4065.669mil,1615.748mil) on Component Side And Pad CD2-8(4108.976mil,1615.748mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J7-1(2914.547mil,1173.012mil) on Component Side And Pad J7-2(2940.138mil,1173.012mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J7-2(2940.138mil,1173.012mil) on Component Side And Pad J7-3(2965.729mil,1173.012mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J7-3(2965.729mil,1173.012mil) on Component Side And Pad J7-4(2991.319mil,1173.012mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J7-4(2991.319mil,1173.012mil) on Component Side And Pad J7-5(3016.91mil,1173.012mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J8-1(4477.323mil,1160.236mil) on Component Side And Pad J8-2(4502.914mil,1160.236mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J8-2(4502.914mil,1160.236mil) on Component Side And Pad J8-3(4528.504mil,1160.236mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J8-3(4528.504mil,1160.236mil) on Component Side And Pad J8-4(4554.095mil,1160.236mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J8-4(4554.095mil,1160.236mil) on Component Side And Pad J8-5(4579.685mil,1160.236mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S1-1(4917.48mil,1097.165mil) on Component Side And Pad S1-2(4860.394mil,1097.165mil) on Component Side [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S1-1(4917.48mil,1229.055mil) on Component Side And Pad S1-2(4860.394mil,1229.055mil) on Component Side [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S2-1(3373.032mil,1070.177mil) on Component Side And Pad S2-2(3315.945mil,1070.177mil) on Component Side [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad S2-1(3373.032mil,1202.067mil) on Component Side And Pad S2-2(3315.945mil,1202.067mil) on Component Side [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1_H1-1(6132.402mil,1816.221mil) on Component Side And Pad U1_H1-2(6095mil,1816.221mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1_H1-2(6095mil,1816.221mil) on Component Side And Pad U1_H1-3(6057.599mil,1816.221mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1_H2-1(5897.402mil,1815.63mil) on Component Side And Pad U1_H2-2(5860mil,1815.63mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1_H2-2(5860mil,1815.63mil) on Component Side And Pad U1_H2-3(5822.599mil,1815.63mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1_H3-1(5662.402mil,1816.378mil) on Component Side And Pad U1_H3-2(5625mil,1816.378mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1_H3-2(5625mil,1816.378mil) on Component Side And Pad U1_H3-3(5587.599mil,1816.378mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1_H4-1(5427.402mil,1815.63mil) on Component Side And Pad U1_H4-2(5390mil,1815.63mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1_H4-2(5390mil,1815.63mil) on Component Side And Pad U1_H4-3(5352.599mil,1815.63mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2_H1-1(6055mil,2288.819mil) on Component Side And Pad U2_H1-2(6092.402mil,2288.819mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2_H1-2(6092.402mil,2288.819mil) on Component Side And Pad U2_H1-3(6129.803mil,2288.819mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2_H2-1(5820mil,2288.228mil) on Component Side And Pad U2_H2-2(5857.402mil,2288.228mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2_H2-2(5857.402mil,2288.228mil) on Component Side And Pad U2_H2-3(5894.803mil,2288.228mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2_H3-1(5585mil,2288.977mil) on Component Side And Pad U2_H3-2(5622.402mil,2288.977mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2_H3-2(5622.402mil,2288.977mil) on Component Side And Pad U2_H3-3(5659.803mil,2288.977mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2_H4-1(5350mil,2288.228mil) on Component Side And Pad U2_H4-2(5387.402mil,2288.228mil) on Component Side [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2_H4-2(5387.402mil,2288.228mil) on Component Side And Pad U2_H4-3(5424.803mil,2288.228mil) on Component Side [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(4121.929mil,2702.992mil) on Component Side And Pad U3-2(4121.929mil,2665.59mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(4121.929mil,2665.59mil) on Component Side And Pad U3-3(4121.929mil,2628.188mil) on Component Side [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(4900.63mil,1799.193mil) on Component Side And Pad U5-2(4900.63mil,1818.878mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(4900.63mil,1976.358mil) on Component Side And Pad U5-11(4900.63mil,1996.043mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(4900.63mil,1976.358mil) on Component Side And Pad U5-9(4900.63mil,1956.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-100(4840.591mil,1739.153mil) on Component Side And Pad U5-99(4820.905mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-11(4900.63mil,1996.043mil) on Component Side And Pad U5-12(4900.63mil,2015.728mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-12(4900.63mil,2015.728mil) on Component Side And Pad U5-13(4900.63mil,2035.413mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-13(4900.63mil,2035.413mil) on Component Side And Pad U5-14(4900.63mil,2055.098mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-14(4900.63mil,2055.098mil) on Component Side And Pad U5-15(4900.63mil,2074.783mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-15(4900.63mil,2074.783mil) on Component Side And Pad U5-16(4900.63mil,2094.468mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-16(4900.63mil,2094.468mil) on Component Side And Pad U5-17(4900.63mil,2114.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-17(4900.63mil,2114.153mil) on Component Side And Pad U5-18(4900.63mil,2133.838mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-18(4900.63mil,2133.838mil) on Component Side And Pad U5-19(4900.63mil,2153.523mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-19(4900.63mil,2153.523mil) on Component Side And Pad U5-20(4900.63mil,2173.209mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(4900.63mil,1818.878mil) on Component Side And Pad U5-3(4900.63mil,1838.563mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-20(4900.63mil,2173.209mil) on Component Side And Pad U5-21(4900.63mil,2192.894mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-21(4900.63mil,2192.894mil) on Component Side And Pad U5-22(4900.63mil,2212.579mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-22(4900.63mil,2212.579mil) on Component Side And Pad U5-23(4900.63mil,2232.264mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-23(4900.63mil,2232.264mil) on Component Side And Pad U5-24(4900.63mil,2251.949mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-24(4900.63mil,2251.949mil) on Component Side And Pad U5-25(4900.63mil,2271.634mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-26(4840.591mil,2331.673mil) on Component Side And Pad U5-27(4820.905mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-27(4820.905mil,2331.673mil) on Component Side And Pad U5-28(4801.221mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-28(4801.221mil,2331.673mil) on Component Side And Pad U5-29(4781.535mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-29(4781.535mil,2331.673mil) on Component Side And Pad U5-30(4761.85mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(4900.63mil,1838.563mil) on Component Side And Pad U5-4(4900.63mil,1858.248mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-30(4761.85mil,2331.673mil) on Component Side And Pad U5-31(4742.165mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-31(4742.165mil,2331.673mil) on Component Side And Pad U5-32(4722.48mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-32(4722.48mil,2331.673mil) on Component Side And Pad U5-33(4702.795mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-33(4702.795mil,2331.673mil) on Component Side And Pad U5-34(4683.11mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-34(4683.11mil,2331.673mil) on Component Side And Pad U5-35(4663.425mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-35(4663.425mil,2331.673mil) on Component Side And Pad U5-36(4643.74mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-36(4643.74mil,2331.673mil) on Component Side And Pad U5-37(4624.055mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-37(4624.055mil,2331.673mil) on Component Side And Pad U5-38(4604.37mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-38(4604.37mil,2331.673mil) on Component Side And Pad U5-39(4584.685mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-39(4584.685mil,2331.673mil) on Component Side And Pad U5-40(4565mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-4(4900.63mil,1858.248mil) on Component Side And Pad U5-5(4900.63mil,1877.933mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-40(4565mil,2331.673mil) on Component Side And Pad U5-41(4545.315mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-41(4545.315mil,2331.673mil) on Component Side And Pad U5-42(4525.63mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-42(4525.63mil,2331.673mil) on Component Side And Pad U5-43(4505.945mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-43(4505.945mil,2331.673mil) on Component Side And Pad U5-44(4486.26mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-44(4486.26mil,2331.673mil) on Component Side And Pad U5-45(4466.575mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-45(4466.575mil,2331.673mil) on Component Side And Pad U5-46(4446.89mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-46(4446.89mil,2331.673mil) on Component Side And Pad U5-47(4427.205mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-47(4427.205mil,2331.673mil) on Component Side And Pad U5-48(4407.52mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-48(4407.52mil,2331.673mil) on Component Side And Pad U5-49(4387.835mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-49(4387.835mil,2331.673mil) on Component Side And Pad U5-50(4368.15mil,2331.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(4900.63mil,1877.933mil) on Component Side And Pad U5-6(4900.63mil,1897.618mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-51(4308.11mil,2271.634mil) on Component Side And Pad U5-52(4308.11mil,2251.949mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-52(4308.11mil,2251.949mil) on Component Side And Pad U5-53(4308.11mil,2232.264mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-53(4308.11mil,2232.264mil) on Component Side And Pad U5-54(4308.11mil,2212.579mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-54(4308.11mil,2212.579mil) on Component Side And Pad U5-55(4308.11mil,2192.894mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-55(4308.11mil,2192.894mil) on Component Side And Pad U5-56(4308.11mil,2173.209mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-56(4308.11mil,2173.209mil) on Component Side And Pad U5-57(4308.11mil,2153.523mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-57(4308.11mil,2153.523mil) on Component Side And Pad U5-58(4308.11mil,2133.838mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-58(4308.11mil,2133.838mil) on Component Side And Pad U5-59(4308.11mil,2114.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-59(4308.11mil,2114.153mil) on Component Side And Pad U5-60(4308.11mil,2094.468mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(4900.63mil,1897.618mil) on Component Side And Pad U5-7(4900.63mil,1917.303mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-60(4308.11mil,2094.468mil) on Component Side And Pad U5-61(4308.11mil,2074.783mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-61(4308.11mil,2074.783mil) on Component Side And Pad U5-62(4308.11mil,2055.098mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-62(4308.11mil,2055.098mil) on Component Side And Pad U5-63(4308.11mil,2035.413mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-63(4308.11mil,2035.413mil) on Component Side And Pad U5-64(4308.11mil,2015.728mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-64(4308.11mil,2015.728mil) on Component Side And Pad U5-65(4308.11mil,1996.043mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-65(4308.11mil,1996.043mil) on Component Side And Pad U5-66(4308.11mil,1976.358mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-66(4308.11mil,1976.358mil) on Component Side And Pad U5-67(4308.11mil,1956.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-67(4308.11mil,1956.673mil) on Component Side And Pad U5-68(4308.11mil,1936.988mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-68(4308.11mil,1936.988mil) on Component Side And Pad U5-69(4308.11mil,1917.303mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-69(4308.11mil,1917.303mil) on Component Side And Pad U5-70(4308.11mil,1897.618mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-7(4900.63mil,1917.303mil) on Component Side And Pad U5-8(4900.63mil,1936.988mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-70(4308.11mil,1897.618mil) on Component Side And Pad U5-71(4308.11mil,1877.933mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-71(4308.11mil,1877.933mil) on Component Side And Pad U5-72(4308.11mil,1858.248mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-72(4308.11mil,1858.248mil) on Component Side And Pad U5-73(4308.11mil,1838.563mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-73(4308.11mil,1838.563mil) on Component Side And Pad U5-74(4308.11mil,1818.878mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-74(4308.11mil,1818.878mil) on Component Side And Pad U5-75(4308.11mil,1799.193mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-76(4368.15mil,1739.153mil) on Component Side And Pad U5-77(4387.835mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-77(4387.835mil,1739.153mil) on Component Side And Pad U5-78(4407.52mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-78(4407.52mil,1739.153mil) on Component Side And Pad U5-79(4427.205mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-79(4427.205mil,1739.153mil) on Component Side And Pad U5-80(4446.89mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-8(4900.63mil,1936.988mil) on Component Side And Pad U5-9(4900.63mil,1956.673mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-80(4446.89mil,1739.153mil) on Component Side And Pad U5-81(4466.575mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-81(4466.575mil,1739.153mil) on Component Side And Pad U5-82(4486.26mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-82(4486.26mil,1739.153mil) on Component Side And Pad U5-83(4505.945mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-83(4505.945mil,1739.153mil) on Component Side And Pad U5-84(4525.63mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-84(4525.63mil,1739.153mil) on Component Side And Pad U5-85(4545.315mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-85(4545.315mil,1739.153mil) on Component Side And Pad U5-86(4565mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-86(4565mil,1739.153mil) on Component Side And Pad U5-87(4584.685mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-87(4584.685mil,1739.153mil) on Component Side And Pad U5-88(4604.37mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-88(4604.37mil,1739.153mil) on Component Side And Pad U5-89(4624.055mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-89(4624.055mil,1739.153mil) on Component Side And Pad U5-90(4643.74mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-90(4643.74mil,1739.153mil) on Component Side And Pad U5-91(4663.425mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-91(4663.425mil,1739.153mil) on Component Side And Pad U5-92(4683.11mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-92(4683.11mil,1739.153mil) on Component Side And Pad U5-93(4702.795mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-93(4702.795mil,1739.153mil) on Component Side And Pad U5-94(4722.48mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-94(4722.48mil,1739.153mil) on Component Side And Pad U5-95(4742.165mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-95(4742.165mil,1739.153mil) on Component Side And Pad U5-96(4761.85mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-96(4761.85mil,1739.153mil) on Component Side And Pad U5-97(4781.535mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-97(4781.535mil,1739.153mil) on Component Side And Pad U5-98(4801.221mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-98(4801.221mil,1739.153mil) on Component Side And Pad U5-99(4820.905mil,1739.153mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-1(3473.386mil,1806.476mil) on Component Side And Pad U6-2(3473.386mil,1826.161mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-10(3473.386mil,1983.642mil) on Component Side And Pad U6-11(3473.386mil,2003.327mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-10(3473.386mil,1983.642mil) on Component Side And Pad U6-9(3473.386mil,1963.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-100(3413.347mil,1746.437mil) on Component Side And Pad U6-99(3393.662mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-11(3473.386mil,2003.327mil) on Component Side And Pad U6-12(3473.386mil,2023.012mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-12(3473.386mil,2023.012mil) on Component Side And Pad U6-13(3473.386mil,2042.697mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-13(3473.386mil,2042.697mil) on Component Side And Pad U6-14(3473.386mil,2062.382mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-14(3473.386mil,2062.382mil) on Component Side And Pad U6-15(3473.386mil,2082.067mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-15(3473.386mil,2082.067mil) on Component Side And Pad U6-16(3473.386mil,2101.752mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-16(3473.386mil,2101.752mil) on Component Side And Pad U6-17(3473.386mil,2121.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-17(3473.386mil,2121.437mil) on Component Side And Pad U6-18(3473.386mil,2141.122mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-18(3473.386mil,2141.122mil) on Component Side And Pad U6-19(3473.386mil,2160.807mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-19(3473.386mil,2160.807mil) on Component Side And Pad U6-20(3473.386mil,2180.492mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-2(3473.386mil,1826.161mil) on Component Side And Pad U6-3(3473.386mil,1845.846mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-20(3473.386mil,2180.492mil) on Component Side And Pad U6-21(3473.386mil,2200.177mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-21(3473.386mil,2200.177mil) on Component Side And Pad U6-22(3473.386mil,2219.862mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-22(3473.386mil,2219.862mil) on Component Side And Pad U6-23(3473.386mil,2239.547mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-23(3473.386mil,2239.547mil) on Component Side And Pad U6-24(3473.386mil,2259.232mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-24(3473.386mil,2259.232mil) on Component Side And Pad U6-25(3473.386mil,2278.917mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-26(3413.347mil,2338.957mil) on Component Side And Pad U6-27(3393.662mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-27(3393.662mil,2338.957mil) on Component Side And Pad U6-28(3373.977mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-28(3373.977mil,2338.957mil) on Component Side And Pad U6-29(3354.292mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-29(3354.292mil,2338.957mil) on Component Side And Pad U6-30(3334.607mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-3(3473.386mil,1845.846mil) on Component Side And Pad U6-4(3473.386mil,1865.532mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-30(3334.607mil,2338.957mil) on Component Side And Pad U6-31(3314.922mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-31(3314.922mil,2338.957mil) on Component Side And Pad U6-32(3295.237mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-32(3295.237mil,2338.957mil) on Component Side And Pad U6-33(3275.552mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-33(3275.552mil,2338.957mil) on Component Side And Pad U6-34(3255.867mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-34(3255.867mil,2338.957mil) on Component Side And Pad U6-35(3236.182mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-35(3236.182mil,2338.957mil) on Component Side And Pad U6-36(3216.497mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-36(3216.497mil,2338.957mil) on Component Side And Pad U6-37(3196.811mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-37(3196.811mil,2338.957mil) on Component Side And Pad U6-38(3177.126mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-38(3177.126mil,2338.957mil) on Component Side And Pad U6-39(3157.441mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-39(3157.441mil,2338.957mil) on Component Side And Pad U6-40(3137.756mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-4(3473.386mil,1865.532mil) on Component Side And Pad U6-5(3473.386mil,1885.216mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-40(3137.756mil,2338.957mil) on Component Side And Pad U6-41(3118.071mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-41(3118.071mil,2338.957mil) on Component Side And Pad U6-42(3098.386mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-42(3098.386mil,2338.957mil) on Component Side And Pad U6-43(3078.701mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-43(3078.701mil,2338.957mil) on Component Side And Pad U6-44(3059.016mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-44(3059.016mil,2338.957mil) on Component Side And Pad U6-45(3039.331mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-45(3039.331mil,2338.957mil) on Component Side And Pad U6-46(3019.646mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-46(3019.646mil,2338.957mil) on Component Side And Pad U6-47(2999.961mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-47(2999.961mil,2338.957mil) on Component Side And Pad U6-48(2980.276mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-48(2980.276mil,2338.957mil) on Component Side And Pad U6-49(2960.591mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-49(2960.591mil,2338.957mil) on Component Side And Pad U6-50(2940.906mil,2338.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-5(3473.386mil,1885.216mil) on Component Side And Pad U6-6(3473.386mil,1904.902mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-51(2880.867mil,2278.917mil) on Component Side And Pad U6-52(2880.867mil,2259.232mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-52(2880.867mil,2259.232mil) on Component Side And Pad U6-53(2880.867mil,2239.547mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-53(2880.867mil,2239.547mil) on Component Side And Pad U6-54(2880.867mil,2219.862mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-54(2880.867mil,2219.862mil) on Component Side And Pad U6-55(2880.867mil,2200.177mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-55(2880.867mil,2200.177mil) on Component Side And Pad U6-56(2880.867mil,2180.492mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-56(2880.867mil,2180.492mil) on Component Side And Pad U6-57(2880.867mil,2160.807mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-57(2880.867mil,2160.807mil) on Component Side And Pad U6-58(2880.867mil,2141.122mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-58(2880.867mil,2141.122mil) on Component Side And Pad U6-59(2880.867mil,2121.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-59(2880.867mil,2121.437mil) on Component Side And Pad U6-60(2880.867mil,2101.752mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-6(3473.386mil,1904.902mil) on Component Side And Pad U6-7(3473.386mil,1924.587mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-60(2880.867mil,2101.752mil) on Component Side And Pad U6-61(2880.867mil,2082.067mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-61(2880.867mil,2082.067mil) on Component Side And Pad U6-62(2880.867mil,2062.382mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-62(2880.867mil,2062.382mil) on Component Side And Pad U6-63(2880.867mil,2042.697mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-63(2880.867mil,2042.697mil) on Component Side And Pad U6-64(2880.867mil,2023.012mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-64(2880.867mil,2023.012mil) on Component Side And Pad U6-65(2880.867mil,2003.327mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-65(2880.867mil,2003.327mil) on Component Side And Pad U6-66(2880.867mil,1983.642mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-66(2880.867mil,1983.642mil) on Component Side And Pad U6-67(2880.867mil,1963.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-67(2880.867mil,1963.957mil) on Component Side And Pad U6-68(2880.867mil,1944.272mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-68(2880.867mil,1944.272mil) on Component Side And Pad U6-69(2880.867mil,1924.587mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-69(2880.867mil,1924.587mil) on Component Side And Pad U6-70(2880.867mil,1904.902mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-7(3473.386mil,1924.587mil) on Component Side And Pad U6-8(3473.386mil,1944.272mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-70(2880.867mil,1904.902mil) on Component Side And Pad U6-71(2880.867mil,1885.216mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-71(2880.867mil,1885.216mil) on Component Side And Pad U6-72(2880.867mil,1865.532mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-72(2880.867mil,1865.532mil) on Component Side And Pad U6-73(2880.867mil,1845.846mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-73(2880.867mil,1845.846mil) on Component Side And Pad U6-74(2880.867mil,1826.161mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-74(2880.867mil,1826.161mil) on Component Side And Pad U6-75(2880.867mil,1806.476mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-76(2940.906mil,1746.437mil) on Component Side And Pad U6-77(2960.591mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-77(2960.591mil,1746.437mil) on Component Side And Pad U6-78(2980.276mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-78(2980.276mil,1746.437mil) on Component Side And Pad U6-79(2999.961mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-79(2999.961mil,1746.437mil) on Component Side And Pad U6-80(3019.646mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-8(3473.386mil,1944.272mil) on Component Side And Pad U6-9(3473.386mil,1963.957mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-80(3019.646mil,1746.437mil) on Component Side And Pad U6-81(3039.331mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-81(3039.331mil,1746.437mil) on Component Side And Pad U6-82(3059.016mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-82(3059.016mil,1746.437mil) on Component Side And Pad U6-83(3078.701mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-83(3078.701mil,1746.437mil) on Component Side And Pad U6-84(3098.386mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-84(3098.386mil,1746.437mil) on Component Side And Pad U6-85(3118.071mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-85(3118.071mil,1746.437mil) on Component Side And Pad U6-86(3137.756mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-86(3137.756mil,1746.437mil) on Component Side And Pad U6-87(3157.441mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-87(3157.441mil,1746.437mil) on Component Side And Pad U6-88(3177.126mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-88(3177.126mil,1746.437mil) on Component Side And Pad U6-89(3196.811mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-89(3196.811mil,1746.437mil) on Component Side And Pad U6-90(3216.497mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-90(3216.497mil,1746.437mil) on Component Side And Pad U6-91(3236.182mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-91(3236.182mil,1746.437mil) on Component Side And Pad U6-92(3255.867mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-92(3255.867mil,1746.437mil) on Component Side And Pad U6-93(3275.552mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-93(3275.552mil,1746.437mil) on Component Side And Pad U6-94(3295.237mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-94(3295.237mil,1746.437mil) on Component Side And Pad U6-95(3314.922mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-95(3314.922mil,1746.437mil) on Component Side And Pad U6-96(3334.607mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-96(3334.607mil,1746.437mil) on Component Side And Pad U6-97(3354.292mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-97(3354.292mil,1746.437mil) on Component Side And Pad U6-98(3373.977mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-98(3373.977mil,1746.437mil) on Component Side And Pad U6-99(3393.662mil,1746.437mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-1(3786.378mil,2722.244mil) on Component Side And Pad U9-2(3748.977mil,2722.244mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U9-2(3748.977mil,2722.244mil) on Component Side And Pad U9-3(3711.575mil,2722.244mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
Rule Violations :242

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.151mil < 10mil) Between Arc (3821.812mil,2722.244mil) on Top Overlay And Pad R12-1(3850mil,2697.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [1.151mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.019mil < 10mil) Between Arc (5316.535mil,2288.228mil) on Top Overlay And Pad C4_H4-1(5285mil,2270mil) on Component Side [Top Overlay] to [Top Solder] clearance [2.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.019mil < 10mil) Between Arc (5551.535mil,2288.977mil) on Top Overlay And Pad C4_H3-1(5520mil,2270.748mil) on Component Side [Top Overlay] to [Top Solder] clearance [2.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.019mil < 10mil) Between Arc (5786.535mil,2288.228mil) on Top Overlay And Pad C4_H2-1(5755mil,2270mil) on Component Side [Top Overlay] to [Top Solder] clearance [2.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.019mil < 10mil) Between Arc (6021.535mil,2288.819mil) on Top Overlay And Pad C4_H1-1(5990mil,2270.591mil) on Component Side [Top Overlay] to [Top Solder] clearance [2.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H1-1(5990mil,1820.591mil) on Component Side And Track (5974.252mil,1850.119mil)(5974.252mil,1854.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H1-1(5990mil,1820.591mil) on Component Side And Track (6005.748mil,1850.119mil)(6005.748mil,1854.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H1-2(5990mil,1883.583mil) on Component Side And Track (5974.252mil,1850.119mil)(5974.252mil,1854.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_H1-2(5990mil,1883.583mil) on Component Side And Track (6005.748mil,1850.119mil)(6005.748mil,1854.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H2-1(5755mil,1820mil) on Component Side And Track (5739.252mil,1849.528mil)(5739.252mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H2-1(5755mil,1820mil) on Component Side And Track (5770.748mil,1849.528mil)(5770.748mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H2-2(5755mil,1882.992mil) on Component Side And Track (5739.252mil,1849.528mil)(5739.252mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_H2-2(5755mil,1882.992mil) on Component Side And Track (5770.748mil,1849.528mil)(5770.748mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H3-1(5520mil,1820.748mil) on Component Side And Track (5504.252mil,1850.276mil)(5504.252mil,1854.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H3-1(5520mil,1820.748mil) on Component Side And Track (5535.748mil,1850.276mil)(5535.748mil,1854.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H3-2(5520mil,1883.74mil) on Component Side And Track (5504.252mil,1850.276mil)(5504.252mil,1854.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_H3-2(5520mil,1883.74mil) on Component Side And Track (5535.748mil,1850.276mil)(5535.748mil,1854.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H4-1(5285mil,1820mil) on Component Side And Track (5269.252mil,1849.528mil)(5269.252mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H4-1(5285mil,1820mil) on Component Side And Track (5300.748mil,1849.528mil)(5300.748mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_H4-2(5285mil,1882.992mil) on Component Side And Track (5269.252mil,1849.528mil)(5269.252mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_H4-2(5285mil,1882.992mil) on Component Side And Track (5300.748mil,1849.528mil)(5300.748mil,1853.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(5099.877mil,1930mil) on Component Side And Track (5066.413mil,1914.252mil)(5070.35mil,1914.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C17-1(5099.877mil,1930mil) on Component Side And Track (5066.413mil,1945.748mil)(5070.35mil,1945.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(5036.885mil,1930mil) on Component Side And Track (5066.413mil,1914.252mil)(5070.35mil,1914.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(5036.885mil,1930mil) on Component Side And Track (5066.413mil,1945.748mil)(5070.35mil,1945.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(5185.669mil,1993.504mil) on Component Side And Track (5169.921mil,2023.032mil)(5169.921mil,2026.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(5185.669mil,1993.504mil) on Component Side And Track (5201.417mil,2023.032mil)(5201.417mil,2026.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(5185.669mil,2056.496mil) on Component Side And Track (5169.921mil,2023.032mil)(5169.921mil,2026.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C18-2(5185.669mil,2056.496mil) on Component Side And Track (5201.417mil,2023.032mil)(5201.417mil,2026.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(4892.441mil,1351.85mil) on Component Side And Track (4921.968mil,1336.102mil)(4925.905mil,1336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(4892.441mil,1351.85mil) on Component Side And Track (4921.968mil,1367.598mil)(4925.905mil,1367.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(4955.433mil,1351.85mil) on Component Side And Track (4921.968mil,1336.102mil)(4925.905mil,1336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C19-2(4955.433mil,1351.85mil) on Component Side And Track (4921.968mil,1367.598mil)(4925.905mil,1367.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H1-1(5990mil,1700.591mil) on Component Side And Track (5974.252mil,1730.119mil)(5974.252mil,1734.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H1-1(5990mil,1700.591mil) on Component Side And Track (6005.748mil,1730.119mil)(6005.748mil,1734.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H1-2(5990mil,1763.583mil) on Component Side And Track (5974.252mil,1730.119mil)(5974.252mil,1734.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_H1-2(5990mil,1763.583mil) on Component Side And Track (6005.748mil,1730.119mil)(6005.748mil,1734.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H2-1(5755mil,1700mil) on Component Side And Track (5739.252mil,1729.528mil)(5739.252mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H2-1(5755mil,1700mil) on Component Side And Track (5770.748mil,1729.528mil)(5770.748mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H2-2(5755mil,1762.992mil) on Component Side And Track (5739.252mil,1729.528mil)(5739.252mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_H2-2(5755mil,1762.992mil) on Component Side And Track (5770.748mil,1729.528mil)(5770.748mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H3-1(5520mil,1700.748mil) on Component Side And Track (5504.252mil,1730.276mil)(5504.252mil,1734.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H3-1(5520mil,1700.748mil) on Component Side And Track (5535.748mil,1730.276mil)(5535.748mil,1734.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H3-2(5520mil,1763.74mil) on Component Side And Track (5504.252mil,1730.276mil)(5504.252mil,1734.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_H3-2(5520mil,1763.74mil) on Component Side And Track (5535.748mil,1730.276mil)(5535.748mil,1734.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H4-1(5285mil,1700mil) on Component Side And Track (5269.252mil,1729.528mil)(5269.252mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H4-1(5285mil,1700mil) on Component Side And Track (5300.748mil,1729.528mil)(5300.748mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_H4-2(5285mil,1762.992mil) on Component Side And Track (5269.252mil,1729.528mil)(5269.252mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_H4-2(5285mil,1762.992mil) on Component Side And Track (5300.748mil,1729.528mil)(5300.748mil,1733.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Pad C20-1(4173.504mil,1850mil) on Component Side And Text "C20" (4067.283mil,1838.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(4173.504mil,1850mil) on Component Side And Track (4203.032mil,1834.252mil)(4206.969mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(4173.504mil,1850mil) on Component Side And Track (4203.032mil,1865.748mil)(4206.969mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(4236.496mil,1850mil) on Component Side And Track (4203.032mil,1834.252mil)(4206.969mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C20-2(4236.496mil,1850mil) on Component Side And Track (4203.032mil,1865.748mil)(4206.969mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(4425mil,2480.984mil) on Component Side And Track (4409.252mil,2447.52mil)(4409.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C21-1(4425mil,2480.984mil) on Component Side And Track (4440.748mil,2447.52mil)(4440.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(4425mil,2417.992mil) on Component Side And Track (4409.252mil,2447.52mil)(4409.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(4425mil,2417.992mil) on Component Side And Track (4440.748mil,2447.52mil)(4440.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3660.552mil,1948.76mil) on Component Side And Track (3627.087mil,1933.012mil)(3631.024mil,1933.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-1(3660.552mil,1948.76mil) on Component Side And Track (3627.087mil,1964.508mil)(3631.024mil,1964.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3597.559mil,1948.76mil) on Component Side And Track (3627.087mil,1933.012mil)(3631.024mil,1933.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3597.559mil,1948.76mil) on Component Side And Track (3627.087mil,1964.508mil)(3631.024mil,1964.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3742.559mil,2017.264mil) on Component Side And Track (3726.811mil,2046.791mil)(3726.811mil,2050.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3742.559mil,2017.264mil) on Component Side And Track (3758.307mil,2046.791mil)(3758.307mil,2050.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3742.559mil,2080.256mil) on Component Side And Track (3726.811mil,2046.791mil)(3726.811mil,2050.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-2(3742.559mil,2080.256mil) on Component Side And Track (3758.307mil,2046.791mil)(3758.307mil,2050.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3339.056mil,1351.122mil) on Component Side And Track (3368.583mil,1335.374mil)(3372.52mil,1335.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3339.056mil,1351.122mil) on Component Side And Track (3368.583mil,1366.87mil)(3372.52mil,1366.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3402.048mil,1351.122mil) on Component Side And Track (3368.583mil,1335.374mil)(3372.52mil,1335.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-2(3402.048mil,1351.122mil) on Component Side And Track (3368.583mil,1366.87mil)(3372.52mil,1366.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(2737.008mil,1850mil) on Component Side And Track (2766.535mil,1834.252mil)(2770.472mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(2737.008mil,1850mil) on Component Side And Track (2766.535mil,1865.748mil)(2770.472mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(2800mil,1850mil) on Component Side And Track (2766.535mil,1834.252mil)(2770.472mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C25-2(2800mil,1850mil) on Component Side And Track (2766.535mil,1865.748mil)(2770.472mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(2980.276mil,2480.984mil) on Component Side And Track (2964.528mil,2447.52mil)(2964.528mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-1(2980.276mil,2480.984mil) on Component Side And Track (2996.024mil,2447.52mil)(2996.024mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(2980.276mil,2417.992mil) on Component Side And Track (2964.528mil,2447.52mil)(2964.528mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(2980.276mil,2417.992mil) on Component Side And Track (2996.024mil,2447.52mil)(2996.024mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(3661.496mil,1814.547mil) on Component Side And Track (3628.031mil,1798.799mil)(3631.968mil,1798.799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C27-1(3661.496mil,1814.547mil) on Component Side And Track (3628.031mil,1830.295mil)(3631.968mil,1830.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3598.504mil,1814.547mil) on Component Side And Track (3628.031mil,1798.799mil)(3631.968mil,1798.799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3598.504mil,1814.547mil) on Component Side And Track (3628.031mil,1830.295mil)(3631.968mil,1830.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(2737.008mil,1775mil) on Component Side And Track (2766.535mil,1759.252mil)(2770.472mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(2737.008mil,1775mil) on Component Side And Track (2766.535mil,1790.748mil)(2770.472mil,1790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(2800mil,1775mil) on Component Side And Track (2766.535mil,1759.252mil)(2770.472mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C28-2(2800mil,1775mil) on Component Side And Track (2766.535mil,1790.748mil)(2770.472mil,1790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(2905mil,2480.984mil) on Component Side And Track (2889.252mil,2447.52mil)(2889.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C29-1(2905mil,2480.984mil) on Component Side And Track (2920.748mil,2447.52mil)(2920.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(2905mil,2417.992mil) on Component Side And Track (2889.252mil,2447.52mil)(2889.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(2905mil,2417.992mil) on Component Side And Track (2920.748mil,2447.52mil)(2920.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H1-1(5990mil,2387.087mil) on Component Side And Track (5974.252mil,2416.615mil)(5974.252mil,2420.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H1-1(5990mil,2387.087mil) on Component Side And Track (6005.748mil,2416.615mil)(6005.748mil,2420.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H1-2(5990mil,2450.079mil) on Component Side And Track (5974.252mil,2416.615mil)(5974.252mil,2420.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3_H1-2(5990mil,2450.079mil) on Component Side And Track (6005.748mil,2416.615mil)(6005.748mil,2420.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H2-1(5755mil,2386.496mil) on Component Side And Track (5739.252mil,2416.024mil)(5739.252mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H2-1(5755mil,2386.496mil) on Component Side And Track (5770.748mil,2416.024mil)(5770.748mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H2-2(5755mil,2449.488mil) on Component Side And Track (5739.252mil,2416.024mil)(5739.252mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3_H2-2(5755mil,2449.488mil) on Component Side And Track (5770.748mil,2416.024mil)(5770.748mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H3-1(5520mil,2387.244mil) on Component Side And Track (5504.252mil,2416.772mil)(5504.252mil,2420.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H3-1(5520mil,2387.244mil) on Component Side And Track (5535.748mil,2416.772mil)(5535.748mil,2420.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H3-2(5520mil,2450.236mil) on Component Side And Track (5504.252mil,2416.772mil)(5504.252mil,2420.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3_H3-2(5520mil,2450.236mil) on Component Side And Track (5535.748mil,2416.772mil)(5535.748mil,2420.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H4-1(5285mil,2386.496mil) on Component Side And Track (5269.252mil,2416.024mil)(5269.252mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H4-1(5285mil,2386.496mil) on Component Side And Track (5300.748mil,2416.024mil)(5300.748mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3_H4-2(5285mil,2449.488mil) on Component Side And Track (5269.252mil,2416.024mil)(5269.252mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3_H4-2(5285mil,2449.488mil) on Component Side And Track (5300.748mil,2416.024mil)(5300.748mil,2419.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(3466.496mil,2425mil) on Component Side And Track (3433.031mil,2409.252mil)(3436.968mil,2409.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C30-1(3466.496mil,2425mil) on Component Side And Track (3433.031mil,2440.748mil)(3436.968mil,2440.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-2(3403.504mil,2425mil) on Component Side And Track (3433.031mil,2409.252mil)(3436.968mil,2409.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-2(3403.504mil,2425mil) on Component Side And Track (3433.031mil,2440.748mil)(3436.968mil,2440.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(3661.496mil,1886.211mil) on Component Side And Track (3628.031mil,1870.463mil)(3631.968mil,1870.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C31-1(3661.496mil,1886.211mil) on Component Side And Track (3628.031mil,1901.959mil)(3631.968mil,1901.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(3598.504mil,1886.211mil) on Component Side And Track (3628.031mil,1870.463mil)(3631.968mil,1870.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(3598.504mil,1886.211mil) on Component Side And Track (3628.031mil,1901.959mil)(3631.968mil,1901.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(3433.504mil,1656.122mil) on Component Side And Track (3463.032mil,1640.374mil)(3466.969mil,1640.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(3433.504mil,1656.122mil) on Component Side And Track (3463.032mil,1671.87mil)(3466.969mil,1671.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(3496.496mil,1656.122mil) on Component Side And Track (3463.032mil,1640.374mil)(3466.969mil,1640.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C32-2(3496.496mil,1656.122mil) on Component Side And Track (3463.032mil,1671.87mil)(3466.969mil,1671.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.317mil < 10mil) Between Pad C33-1(4858.504mil,1660.492mil) on Component Side And Text "C33" (4850mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-1(4858.504mil,1660.492mil) on Component Side And Track (4888.032mil,1644.744mil)(4891.969mil,1644.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-1(4858.504mil,1660.492mil) on Component Side And Track (4888.032mil,1676.24mil)(4891.969mil,1676.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.317mil < 10mil) Between Pad C33-2(4921.496mil,1660.492mil) on Component Side And Text "C33" (4850mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-2(4921.496mil,1660.492mil) on Component Side And Track (4888.032mil,1644.744mil)(4891.969mil,1644.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C33-2(4921.496mil,1660.492mil) on Component Side And Track (4888.032mil,1676.24mil)(4891.969mil,1676.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-1(5099.877mil,1795mil) on Component Side And Track (5066.413mil,1779.252mil)(5070.35mil,1779.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C34-1(5099.877mil,1795mil) on Component Side And Track (5066.413mil,1810.748mil)(5070.35mil,1810.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-2(5036.885mil,1795mil) on Component Side And Track (5066.413mil,1779.252mil)(5070.35mil,1779.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-2(5036.885mil,1795mil) on Component Side And Track (5066.413mil,1810.748mil)(5070.35mil,1810.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Pad C35-1(4173.504mil,1775mil) on Component Side And Text "C35" (4067.283mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-1(4173.504mil,1775mil) on Component Side And Track (4203.032mil,1759.252mil)(4206.969mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-1(4173.504mil,1775mil) on Component Side And Track (4203.032mil,1790.748mil)(4206.969mil,1790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-2(4236.496mil,1775mil) on Component Side And Track (4203.032mil,1759.252mil)(4206.969mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C35-2(4236.496mil,1775mil) on Component Side And Track (4203.032mil,1790.748mil)(4206.969mil,1790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(5099.877mil,1870mil) on Component Side And Track (5066.413mil,1854.252mil)(5070.35mil,1854.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C36-1(5099.877mil,1870mil) on Component Side And Track (5066.413mil,1885.748mil)(5070.35mil,1885.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-2(5036.885mil,1870mil) on Component Side And Track (5066.413mil,1854.252mil)(5070.35mil,1854.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-2(5036.885mil,1870mil) on Component Side And Track (5066.413mil,1885.748mil)(5070.35mil,1885.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(4860mil,2429.488mil) on Component Side And Track (4826.536mil,2413.74mil)(4830.473mil,2413.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C37-1(4860mil,2429.488mil) on Component Side And Track (4826.536mil,2445.236mil)(4830.473mil,2445.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-2(4797.008mil,2429.488mil) on Component Side And Track (4826.536mil,2413.74mil)(4830.473mil,2413.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-2(4797.008mil,2429.488mil) on Component Side And Track (4826.536mil,2445.236mil)(4830.473mil,2445.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-1(4350mil,2480.984mil) on Component Side And Track (4334.252mil,2447.52mil)(4334.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C38-1(4350mil,2480.984mil) on Component Side And Track (4365.748mil,2447.52mil)(4365.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(4350mil,2417.992mil) on Component Side And Track (4334.252mil,2447.52mil)(4334.252mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(4350mil,2417.992mil) on Component Side And Track (4365.748mil,2447.52mil)(4365.748mil,2451.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(3466.496mil,2485mil) on Component Side And Track (3433.031mil,2469.252mil)(3436.968mil,2469.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C39-1(3466.496mil,2485mil) on Component Side And Track (3433.031mil,2500.748mil)(3436.968mil,2500.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(3403.504mil,2485mil) on Component Side And Track (3433.031mil,2469.252mil)(3436.968mil,2469.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(3403.504mil,2485mil) on Component Side And Track (3433.031mil,2500.748mil)(3436.968mil,2500.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H1-1(5990mil,2270.591mil) on Component Side And Track (5974.252mil,2300.119mil)(5974.252mil,2304.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H1-1(5990mil,2270.591mil) on Component Side And Track (6005.748mil,2300.119mil)(6005.748mil,2304.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H1-2(5990mil,2333.583mil) on Component Side And Track (5974.252mil,2300.119mil)(5974.252mil,2304.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_H1-2(5990mil,2333.583mil) on Component Side And Track (6005.748mil,2300.119mil)(6005.748mil,2304.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H2-1(5755mil,2270mil) on Component Side And Track (5739.252mil,2299.528mil)(5739.252mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H2-1(5755mil,2270mil) on Component Side And Track (5770.748mil,2299.528mil)(5770.748mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H2-2(5755mil,2332.992mil) on Component Side And Track (5739.252mil,2299.528mil)(5739.252mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_H2-2(5755mil,2332.992mil) on Component Side And Track (5770.748mil,2299.528mil)(5770.748mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H3-1(5520mil,2270.748mil) on Component Side And Track (5504.252mil,2300.276mil)(5504.252mil,2304.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H3-1(5520mil,2270.748mil) on Component Side And Track (5535.748mil,2300.276mil)(5535.748mil,2304.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H3-2(5520mil,2333.74mil) on Component Side And Track (5504.252mil,2300.276mil)(5504.252mil,2304.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_H3-2(5520mil,2333.74mil) on Component Side And Track (5535.748mil,2300.276mil)(5535.748mil,2304.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H4-1(5285mil,2270mil) on Component Side And Track (5269.252mil,2299.528mil)(5269.252mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H4-1(5285mil,2270mil) on Component Side And Track (5300.748mil,2299.528mil)(5300.748mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_H4-2(5285mil,2332.992mil) on Component Side And Track (5269.252mil,2299.528mil)(5269.252mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_H4-2(5285mil,2332.992mil) on Component Side And Track (5300.748mil,2299.528mil)(5300.748mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-1(3665mil,2228.819mil) on Component Side And Track (3631.535mil,2213.071mil)(3635.472mil,2213.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C40-1(3665mil,2228.819mil) on Component Side And Track (3631.535mil,2244.567mil)(3635.472mil,2244.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-2(3602.008mil,2228.819mil) on Component Side And Track (3631.535mil,2213.071mil)(3635.472mil,2213.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-2(3602.008mil,2228.819mil) on Component Side And Track (3631.535mil,2244.567mil)(3635.472mil,2244.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-1(3665mil,2288.819mil) on Component Side And Track (3631.535mil,2273.071mil)(3635.472mil,2273.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C41-1(3665mil,2288.819mil) on Component Side And Track (3631.535mil,2304.567mil)(3635.472mil,2304.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-2(3602.008mil,2288.819mil) on Component Side And Track (3631.535mil,2273.071mil)(3635.472mil,2273.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-2(3602.008mil,2288.819mil) on Component Side And Track (3631.535mil,2304.567mil)(3635.472mil,2304.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C42-1(4860.394mil,2495mil) on Component Side And Text "C37" (4773.709mil,2485.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(4860.394mil,2495mil) on Component Side And Track (4826.929mil,2479.252mil)(4830.866mil,2479.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C42-1(4860.394mil,2495mil) on Component Side And Track (4826.929mil,2510.748mil)(4830.866mil,2510.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C42-2(4797.401mil,2495mil) on Component Side And Text "C37" (4773.709mil,2485.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(4797.401mil,2495mil) on Component Side And Track (4826.929mil,2479.252mil)(4830.866mil,2479.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(4797.401mil,2495mil) on Component Side And Track (4826.929mil,2510.748mil)(4830.866mil,2510.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-1(5106.496mil,2218.76mil) on Component Side And Track (5073.031mil,2203.012mil)(5076.968mil,2203.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C43-1(5106.496mil,2218.76mil) on Component Side And Track (5073.031mil,2234.508mil)(5076.968mil,2234.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-2(5043.504mil,2218.76mil) on Component Side And Track (5073.031mil,2203.012mil)(5076.968mil,2203.012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-2(5043.504mil,2218.76mil) on Component Side And Track (5073.031mil,2234.508mil)(5076.968mil,2234.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-1(5106.496mil,2281.752mil) on Component Side And Track (5073.031mil,2266.004mil)(5076.968mil,2266.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C44-1(5106.496mil,2281.752mil) on Component Side And Track (5073.031mil,2297.5mil)(5076.968mil,2297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-2(5043.504mil,2281.752mil) on Component Side And Track (5073.031mil,2266.004mil)(5076.968mil,2266.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C44-2(5043.504mil,2281.752mil) on Component Side And Track (5073.031mil,2297.5mil)(5076.968mil,2297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-1(2458.071mil,1736.122mil) on Component Side And Track (2424.606mil,1720.374mil)(2428.544mil,1720.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C45-1(2458.071mil,1736.122mil) on Component Side And Track (2424.606mil,1751.87mil)(2428.544mil,1751.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-2(2395.079mil,1736.122mil) on Component Side And Track (2424.606mil,1720.374mil)(2428.544mil,1720.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-2(2395.079mil,1736.122mil) on Component Side And Track (2424.606mil,1751.87mil)(2428.544mil,1751.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(2458.071mil,1796.122mil) on Component Side And Track (2424.606mil,1780.374mil)(2428.544mil,1780.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C46-1(2458.071mil,1796.122mil) on Component Side And Track (2424.606mil,1811.87mil)(2428.544mil,1811.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(2395.079mil,1796.122mil) on Component Side And Track (2424.606mil,1780.374mil)(2428.544mil,1780.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(2395.079mil,1796.122mil) on Component Side And Track (2424.606mil,1811.87mil)(2428.544mil,1811.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-1(4016.496mil,1728.504mil) on Component Side And Track (3983.031mil,1712.756mil)(3986.968mil,1712.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C47-1(4016.496mil,1728.504mil) on Component Side And Track (3983.031mil,1744.252mil)(3986.968mil,1744.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.463mil < 10mil) Between Pad C47-2(3953.504mil,1728.504mil) on Component Side And Text "C47" (3846.85mil,1712.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-2(3953.504mil,1728.504mil) on Component Side And Track (3983.031mil,1712.756mil)(3986.968mil,1712.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-2(3953.504mil,1728.504mil) on Component Side And Track (3983.031mil,1744.252mil)(3986.968mil,1744.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C48-1(4016.496mil,1790mil) on Component Side And Track (3983.031mil,1774.252mil)(3986.968mil,1774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C48-1(4016.496mil,1790mil) on Component Side And Track (3983.031mil,1805.748mil)(3986.968mil,1805.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.313mil < 10mil) Between Pad C48-2(3953.504mil,1790mil) on Component Side And Text "C48" (3845mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C48-2(3953.504mil,1790mil) on Component Side And Track (3983.031mil,1774.252mil)(3986.968mil,1774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C48-2(3953.504mil,1790mil) on Component Side And Track (3983.031mil,1805.748mil)(3986.968mil,1805.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H1-1(6065mil,2618.583mil) on Component Side And Track (6049.252mil,2585.118mil)(6049.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_H1-1(6065mil,2618.583mil) on Component Side And Track (6080.748mil,2585.118mil)(6080.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H1-2(6065mil,2555.591mil) on Component Side And Track (6049.252mil,2585.118mil)(6049.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H1-2(6065mil,2555.591mil) on Component Side And Track (6080.748mil,2585.118mil)(6080.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H2-1(5830mil,2617.992mil) on Component Side And Track (5814.252mil,2584.528mil)(5814.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_H2-1(5830mil,2617.992mil) on Component Side And Track (5845.748mil,2584.528mil)(5845.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H2-2(5830mil,2555mil) on Component Side And Track (5814.252mil,2584.528mil)(5814.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H2-2(5830mil,2555mil) on Component Side And Track (5845.748mil,2584.528mil)(5845.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H3-1(5595mil,2618.74mil) on Component Side And Track (5579.252mil,2585.276mil)(5579.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_H3-1(5595mil,2618.74mil) on Component Side And Track (5610.748mil,2585.276mil)(5610.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H3-2(5595mil,2555.748mil) on Component Side And Track (5579.252mil,2585.276mil)(5579.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H3-2(5595mil,2555.748mil) on Component Side And Track (5610.748mil,2585.276mil)(5610.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H4-1(5360mil,2617.992mil) on Component Side And Track (5344.252mil,2584.528mil)(5344.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_H4-1(5360mil,2617.992mil) on Component Side And Track (5375.748mil,2584.528mil)(5375.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H4-2(5360mil,2555mil) on Component Side And Track (5344.252mil,2584.528mil)(5344.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_H4-2(5360mil,2555mil) on Component Side And Track (5375.748mil,2584.528mil)(5375.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C54-1(1848.504mil,2320mil) on Component Side And Track (1878.032mil,2304.252mil)(1881.969mil,2304.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C54-1(1848.504mil,2320mil) on Component Side And Track (1878.032mil,2335.748mil)(1881.969mil,2335.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C54-2(1911.496mil,2320mil) on Component Side And Track (1878.032mil,2304.252mil)(1881.969mil,2304.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C54-2(1911.496mil,2320mil) on Component Side And Track (1878.032mil,2335.748mil)(1881.969mil,2335.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C55-1(2187.067mil,2504.626mil) on Component Side And Text "A" (2095mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-1(3785mil,2565mil) on Component Side And Track (3751.535mil,2549.252mil)(3755.472mil,2549.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C56-1(3785mil,2565mil) on Component Side And Track (3751.535mil,2580.748mil)(3755.472mil,2580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-2(3722.008mil,2565mil) on Component Side And Track (3751.535mil,2549.252mil)(3755.472mil,2549.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-2(3722.008mil,2565mil) on Component Side And Track (3751.535mil,2580.748mil)(3755.472mil,2580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C57-1(3768.977mil,2851.496mil) on Component Side And Track (3753.229mil,2818.031mil)(3753.229mil,2821.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C57-1(3768.977mil,2851.496mil) on Component Side And Track (3784.725mil,2818.031mil)(3784.725mil,2821.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C57-2(3768.977mil,2788.504mil) on Component Side And Track (3753.229mil,2818.031mil)(3753.229mil,2821.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C57-2(3768.977mil,2788.504mil) on Component Side And Track (3784.725mil,2818.031mil)(3784.725mil,2821.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H1-1(6073.504mil,2002.087mil) on Component Side And Track (6103.032mil,1986.339mil)(6106.969mil,1986.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H1-1(6073.504mil,2002.087mil) on Component Side And Track (6103.032mil,2017.835mil)(6106.969mil,2017.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H1-2(6136.496mil,2002.087mil) on Component Side And Track (6103.032mil,1986.339mil)(6106.969mil,1986.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6_H1-2(6136.496mil,2002.087mil) on Component Side And Track (6103.032mil,2017.835mil)(6106.969mil,2017.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H2-1(5838.504mil,2001.496mil) on Component Side And Track (5868.032mil,1985.748mil)(5871.969mil,1985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H2-1(5838.504mil,2001.496mil) on Component Side And Track (5868.032mil,2017.244mil)(5871.969mil,2017.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H2-2(5901.496mil,2001.496mil) on Component Side And Track (5868.032mil,1985.748mil)(5871.969mil,1985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6_H2-2(5901.496mil,2001.496mil) on Component Side And Track (5868.032mil,2017.244mil)(5871.969mil,2017.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H3-1(5603.504mil,2002.244mil) on Component Side And Track (5633.032mil,1986.496mil)(5636.969mil,1986.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H3-1(5603.504mil,2002.244mil) on Component Side And Track (5633.032mil,2017.992mil)(5636.969mil,2017.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H3-2(5666.496mil,2002.244mil) on Component Side And Track (5633.032mil,1986.496mil)(5636.969mil,1986.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6_H3-2(5666.496mil,2002.244mil) on Component Side And Track (5633.032mil,2017.992mil)(5636.969mil,2017.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H4-1(5368.504mil,2001.496mil) on Component Side And Track (5398.032mil,1985.748mil)(5401.969mil,1985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H4-1(5368.504mil,2001.496mil) on Component Side And Track (5398.032mil,2017.244mil)(5401.969mil,2017.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6_H4-2(5431.496mil,2001.496mil) on Component Side And Track (5398.032mil,1985.748mil)(5401.969mil,1985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6_H4-2(5431.496mil,2001.496mil) on Component Side And Track (5398.032mil,2017.244mil)(5401.969mil,2017.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H1-1(6135mil,2742.087mil) on Component Side And Track (6119.252mil,2708.622mil)(6119.252mil,2712.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7_H1-1(6135mil,2742.087mil) on Component Side And Track (6150.748mil,2708.622mil)(6150.748mil,2712.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H1-2(6135mil,2679.095mil) on Component Side And Track (6119.252mil,2708.622mil)(6119.252mil,2712.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H1-2(6135mil,2679.095mil) on Component Side And Track (6150.748mil,2708.622mil)(6150.748mil,2712.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H2-1(5900mil,2741.496mil) on Component Side And Track (5884.252mil,2708.031mil)(5884.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7_H2-1(5900mil,2741.496mil) on Component Side And Track (5915.748mil,2708.031mil)(5915.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H2-2(5900mil,2678.504mil) on Component Side And Track (5884.252mil,2708.031mil)(5884.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H2-2(5900mil,2678.504mil) on Component Side And Track (5915.748mil,2708.031mil)(5915.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H3-1(5665mil,2742.244mil) on Component Side And Track (5649.252mil,2708.78mil)(5649.252mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7_H3-1(5665mil,2742.244mil) on Component Side And Track (5680.748mil,2708.78mil)(5680.748mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H3-2(5665mil,2679.252mil) on Component Side And Track (5649.252mil,2708.78mil)(5649.252mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H3-2(5665mil,2679.252mil) on Component Side And Track (5680.748mil,2708.78mil)(5680.748mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H4-1(5430mil,2741.496mil) on Component Side And Track (5414.252mil,2708.031mil)(5414.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7_H4-1(5430mil,2741.496mil) on Component Side And Track (5445.748mil,2708.031mil)(5445.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H4-2(5430mil,2678.504mil) on Component Side And Track (5414.252mil,2708.031mil)(5414.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_H4-2(5430mil,2678.504mil) on Component Side And Track (5445.748mil,2708.031mil)(5445.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H1-1(6136.496mil,1937.087mil) on Component Side And Track (6103.031mil,1921.339mil)(6106.968mil,1921.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8_H1-1(6136.496mil,1937.087mil) on Component Side And Track (6103.031mil,1952.835mil)(6106.968mil,1952.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H1-2(6073.504mil,1937.087mil) on Component Side And Track (6103.031mil,1921.339mil)(6106.968mil,1921.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H1-2(6073.504mil,1937.087mil) on Component Side And Track (6103.031mil,1952.835mil)(6106.968mil,1952.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H2-1(5901.496mil,1936.496mil) on Component Side And Track (5868.031mil,1920.748mil)(5871.968mil,1920.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8_H2-1(5901.496mil,1936.496mil) on Component Side And Track (5868.031mil,1952.244mil)(5871.968mil,1952.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H2-2(5838.504mil,1936.496mil) on Component Side And Track (5868.031mil,1920.748mil)(5871.968mil,1920.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H2-2(5838.504mil,1936.496mil) on Component Side And Track (5868.031mil,1952.244mil)(5871.968mil,1952.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H3-1(5666.496mil,1937.244mil) on Component Side And Track (5633.031mil,1921.496mil)(5636.968mil,1921.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8_H3-1(5666.496mil,1937.244mil) on Component Side And Track (5633.031mil,1952.992mil)(5636.968mil,1952.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H3-2(5603.504mil,1937.244mil) on Component Side And Track (5633.031mil,1921.496mil)(5636.968mil,1921.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H3-2(5603.504mil,1937.244mil) on Component Side And Track (5633.031mil,1952.992mil)(5636.968mil,1952.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H4-1(5431.496mil,1936.496mil) on Component Side And Track (5398.031mil,1920.748mil)(5401.968mil,1920.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8_H4-1(5431.496mil,1936.496mil) on Component Side And Track (5398.031mil,1952.244mil)(5401.968mil,1952.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H4-2(5368.504mil,1936.496mil) on Component Side And Track (5398.031mil,1920.748mil)(5401.968mil,1920.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_H4-2(5368.504mil,1936.496mil) on Component Side And Track (5398.031mil,1952.244mil)(5401.968mil,1952.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4153.504mil,2775mil) on Component Side And Track (4183.032mil,2759.252mil)(4186.969mil,2759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4153.504mil,2775mil) on Component Side And Track (4183.032mil,2790.748mil)(4186.969mil,2790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(4216.496mil,2775mil) on Component Side And Track (4183.032mil,2759.252mil)(4186.969mil,2759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-2(4216.496mil,2775mil) on Component Side And Track (4183.032mil,2790.748mil)(4186.969mil,2790.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(5220mil,3224.565mil) on Component Side And Track (5188.504mil,3230.045mil)(5188.504mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D10-1(5220mil,3224.565mil) on Component Side And Track (5188.504mil,3257.305mil)(5251.496mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(5220mil,3224.565mil) on Component Side And Track (5202.283mil,3170.431mil)(5202.283mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(5220mil,3224.565mil) on Component Side And Track (5237.717mil,3170.431mil)(5237.717mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(5220mil,3224.565mil) on Component Side And Track (5251.496mil,3230.47mil)(5251.496mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5220mil,3132.045mil) on Component Side And Track (5202.283mil,3170.431mil)(5202.283mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5220mil,3132.045mil) on Component Side And Track (5237.717mil,3170.431mil)(5237.717mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D1-1(1828.74mil,1781.24mil) on Component Side And Track (1796mil,1749.744mil)(1796mil,1812.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D1-1(1828.74mil,1781.24mil) on Component Side And Track (1796mil,1749.744mil)(1823.26mil,1749.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D1-1(1828.74mil,1781.24mil) on Component Side And Track (1796mil,1812.736mil)(1822.835mil,1812.736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-1(1828.74mil,1781.24mil) on Component Side And Track (1867.126mil,1763.523mil)(1882.874mil,1763.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-1(1828.74mil,1781.24mil) on Component Side And Track (1867.126mil,1798.956mil)(1882.874mil,1798.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(4908.648mil,2682.362mil) on Component Side And Track (4854.514mil,2664.646mil)(4870.262mil,2664.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(4908.648mil,2682.362mil) on Component Side And Track (4854.514mil,2700.079mil)(4870.262mil,2700.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(4908.648mil,2682.362mil) on Component Side And Track (4914.128mil,2713.858mil)(4941.388mil,2713.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(4908.648mil,2682.362mil) on Component Side And Track (4914.553mil,2650.866mil)(4941.388mil,2650.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D11-1(4908.648mil,2682.362mil) on Component Side And Track (4941.388mil,2650.866mil)(4941.388mil,2713.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.73mil < 10mil) Between Pad D11-2(4816.128mil,2682.362mil) on Component Side And Text "D11" (4795mil,2618.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(4816.128mil,2682.362mil) on Component Side And Track (4854.514mil,2664.646mil)(4870.262mil,2664.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(4816.128mil,2682.362mil) on Component Side And Track (4854.514mil,2700.079mil)(4870.262mil,2700.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(1921.26mil,1781.24mil) on Component Side And Track (1867.126mil,1763.523mil)(1882.874mil,1763.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(1921.26mil,1781.24mil) on Component Side And Track (1867.126mil,1798.956mil)(1882.874mil,1798.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D12-1(4308.74mil,2850mil) on Component Side And Track (4276mil,2818.504mil)(4276mil,2881.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(4308.74mil,2850mil) on Component Side And Track (4276mil,2818.504mil)(4303.26mil,2818.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(4308.74mil,2850mil) on Component Side And Track (4276mil,2881.496mil)(4302.835mil,2881.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(4308.74mil,2850mil) on Component Side And Track (4347.126mil,2832.283mil)(4362.874mil,2832.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(4308.74mil,2850mil) on Component Side And Track (4347.126mil,2867.716mil)(4362.874mil,2867.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(4401.26mil,2850mil) on Component Side And Track (4347.126mil,2832.283mil)(4362.874mil,2832.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(4401.26mil,2850mil) on Component Side And Track (4347.126mil,2867.716mil)(4362.874mil,2867.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(5038.937mil,1208.11mil) on Component Side And Track (5007.441mil,1213.59mil)(5007.441mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D13-1(5038.937mil,1208.11mil) on Component Side And Track (5007.441mil,1240.85mil)(5070.433mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(5038.937mil,1208.11mil) on Component Side And Track (5021.22mil,1153.976mil)(5021.22mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(5038.937mil,1208.11mil) on Component Side And Track (5056.653mil,1153.976mil)(5056.653mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(5038.937mil,1208.11mil) on Component Side And Track (5070.433mil,1214.016mil)(5070.433mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(5038.937mil,1115.59mil) on Component Side And Track (5021.22mil,1153.976mil)(5021.22mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(5038.937mil,1115.59mil) on Component Side And Track (5056.653mil,1153.976mil)(5056.653mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(5118.937mil,1208.11mil) on Component Side And Track (5087.441mil,1213.59mil)(5087.441mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D14-1(5118.937mil,1208.11mil) on Component Side And Track (5087.441mil,1240.85mil)(5150.433mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(5118.937mil,1208.11mil) on Component Side And Track (5101.22mil,1153.976mil)(5101.22mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(5118.937mil,1208.11mil) on Component Side And Track (5136.653mil,1153.976mil)(5136.653mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(5118.937mil,1208.11mil) on Component Side And Track (5150.433mil,1214.016mil)(5150.433mil,1240.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(5118.937mil,1115.59mil) on Component Side And Track (5101.22mil,1153.976mil)(5101.22mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(5118.937mil,1115.59mil) on Component Side And Track (5136.653mil,1153.976mil)(5136.653mil,1169.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D15-1(3470.985mil,1177.382mil) on Component Side And Track (3439.489mil,1182.862mil)(3439.489mil,1210.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D15-1(3470.985mil,1177.382mil) on Component Side And Track (3439.489mil,1210.122mil)(3502.481mil,1210.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-1(3470.985mil,1177.382mil) on Component Side And Track (3453.268mil,1123.248mil)(3453.268mil,1138.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-1(3470.985mil,1177.382mil) on Component Side And Track (3488.701mil,1123.248mil)(3488.701mil,1138.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D15-1(3470.985mil,1177.382mil) on Component Side And Track (3502.481mil,1183.287mil)(3502.481mil,1210.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-2(3470.985mil,1084.862mil) on Component Side And Track (3453.268mil,1123.248mil)(3453.268mil,1138.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-2(3470.985mil,1084.862mil) on Component Side And Track (3488.701mil,1123.248mil)(3488.701mil,1138.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D16-1(3553.012mil,1176.26mil) on Component Side And Track (3521.516mil,1181.74mil)(3521.516mil,1209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D16-1(3553.012mil,1176.26mil) on Component Side And Track (3521.516mil,1209mil)(3584.508mil,1209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(3553.012mil,1176.26mil) on Component Side And Track (3535.295mil,1122.126mil)(3535.295mil,1137.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(3553.012mil,1176.26mil) on Component Side And Track (3570.728mil,1122.126mil)(3570.728mil,1137.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D16-1(3553.012mil,1176.26mil) on Component Side And Track (3584.508mil,1182.165mil)(3584.508mil,1209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(3553.012mil,1083.74mil) on Component Side And Track (3535.295mil,1122.126mil)(3535.295mil,1137.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(3553.012mil,1083.74mil) on Component Side And Track (3570.728mil,1122.126mil)(3570.728mil,1137.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-1(3961.26mil,2851.496mil) on Component Side And Track (3907.126mil,2833.78mil)(3922.874mil,2833.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-1(3961.26mil,2851.496mil) on Component Side And Track (3907.126mil,2869.213mil)(3922.874mil,2869.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D17-1(3961.26mil,2851.496mil) on Component Side And Track (3966.74mil,2882.992mil)(3994mil,2882.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D17-1(3961.26mil,2851.496mil) on Component Side And Track (3967.165mil,2820mil)(3994mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D17-1(3961.26mil,2851.496mil) on Component Side And Track (3994mil,2820mil)(3994mil,2882.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.197mil < 10mil) Between Pad D17-2(3868.74mil,2851.496mil) on Component Side And Text "R15" (3845mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-2(3868.74mil,2851.496mil) on Component Side And Track (3907.126mil,2833.78mil)(3922.874mil,2833.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-2(3868.74mil,2851.496mil) on Component Side And Track (3907.126mil,2869.213mil)(3922.874mil,2869.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D2-1(4160mil,2471.26mil) on Component Side And Track (4128.504mil,2476.74mil)(4128.504mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D2-1(4160mil,2471.26mil) on Component Side And Track (4128.504mil,2504mil)(4191.496mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-1(4160mil,2471.26mil) on Component Side And Track (4142.283mil,2417.126mil)(4142.283mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-1(4160mil,2471.26mil) on Component Side And Track (4177.717mil,2417.126mil)(4177.717mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D2-1(4160mil,2471.26mil) on Component Side And Track (4191.496mil,2477.165mil)(4191.496mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-2(4160mil,2378.74mil) on Component Side And Track (4142.283mil,2417.126mil)(4142.283mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-2(4160mil,2378.74mil) on Component Side And Track (4177.717mil,2417.126mil)(4177.717mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D3-1(1828.74mil,1706.122mil) on Component Side And Track (1796mil,1674.626mil)(1796mil,1737.618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D3-1(1828.74mil,1706.122mil) on Component Side And Track (1796mil,1674.626mil)(1823.26mil,1674.626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D3-1(1828.74mil,1706.122mil) on Component Side And Track (1796mil,1737.618mil)(1822.835mil,1737.618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-1(1828.74mil,1706.122mil) on Component Side And Track (1867.126mil,1688.405mil)(1882.874mil,1688.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-1(1828.74mil,1706.122mil) on Component Side And Track (1867.126mil,1723.839mil)(1882.874mil,1723.839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-2(1921.26mil,1706.122mil) on Component Side And Track (1867.126mil,1688.405mil)(1882.874mil,1688.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-2(1921.26mil,1706.122mil) on Component Side And Track (1867.126mil,1723.839mil)(1882.874mil,1723.839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(4085mil,2471.26mil) on Component Side And Track (4053.504mil,2476.74mil)(4053.504mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D4-1(4085mil,2471.26mil) on Component Side And Track (4053.504mil,2504mil)(4116.496mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(4085mil,2471.26mil) on Component Side And Track (4067.283mil,2417.126mil)(4067.283mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(4085mil,2471.26mil) on Component Side And Track (4102.717mil,2417.126mil)(4102.717mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(4085mil,2471.26mil) on Component Side And Track (4116.496mil,2477.165mil)(4116.496mil,2504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(4085mil,2378.74mil) on Component Side And Track (4067.283mil,2417.126mil)(4067.283mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(4085mil,2378.74mil) on Component Side And Track (4102.717mil,2417.126mil)(4102.717mil,2432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(1825mil,3122.52mil) on Component Side And Track (1793.504mil,3128mil)(1793.504mil,3155.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D5-1(1825mil,3122.52mil) on Component Side And Track (1793.504mil,3155.26mil)(1856.496mil,3155.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(1825mil,3122.52mil) on Component Side And Track (1807.283mil,3068.386mil)(1807.283mil,3084.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(1825mil,3122.52mil) on Component Side And Track (1842.716mil,3068.386mil)(1842.716mil,3084.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(1825mil,3122.52mil) on Component Side And Track (1856.496mil,3128.425mil)(1856.496mil,3155.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.903mil < 10mil) Between Pad D5-2(1825mil,3030mil) on Component Side And Text "D5" (1801mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(1825mil,3030mil) on Component Side And Track (1807.283mil,3068.386mil)(1807.283mil,3084.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(1825mil,3030mil) on Component Side And Track (1842.716mil,3068.386mil)(1842.716mil,3084.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(4908.648mil,2831.496mil) on Component Side And Track (4854.514mil,2813.78mil)(4870.262mil,2813.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(4908.648mil,2831.496mil) on Component Side And Track (4854.514mil,2849.213mil)(4870.262mil,2849.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D6-1(4908.648mil,2831.496mil) on Component Side And Track (4914.128mil,2862.992mil)(4941.388mil,2862.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D6-1(4908.648mil,2831.496mil) on Component Side And Track (4914.553mil,2800mil)(4941.388mil,2800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D6-1(4908.648mil,2831.496mil) on Component Side And Track (4941.388mil,2800mil)(4941.388mil,2862.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-2(4816.128mil,2831.496mil) on Component Side And Track (4854.514mil,2813.78mil)(4870.262mil,2813.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-2(4816.128mil,2831.496mil) on Component Side And Track (4854.514mil,2849.213mil)(4870.262mil,2849.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(5140mil,3224.565mil) on Component Side And Track (5108.504mil,3230.045mil)(5108.504mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D7-1(5140mil,3224.565mil) on Component Side And Track (5108.504mil,3257.305mil)(5171.496mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(5140mil,3224.565mil) on Component Side And Track (5122.283mil,3170.431mil)(5122.283mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(5140mil,3224.565mil) on Component Side And Track (5157.717mil,3170.431mil)(5157.717mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(5140mil,3224.565mil) on Component Side And Track (5171.496mil,3230.47mil)(5171.496mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5140mil,3132.045mil) on Component Side And Track (5122.283mil,3170.431mil)(5122.283mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5140mil,3132.045mil) on Component Side And Track (5157.717mil,3170.431mil)(5157.717mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4908.648mil,2756.496mil) on Component Side And Track (4854.514mil,2738.78mil)(4870.262mil,2738.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4908.648mil,2756.496mil) on Component Side And Track (4854.514mil,2774.213mil)(4870.262mil,2774.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4908.648mil,2756.496mil) on Component Side And Track (4914.128mil,2787.992mil)(4941.388mil,2787.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4908.648mil,2756.496mil) on Component Side And Track (4914.553mil,2725mil)(4941.388mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D8-1(4908.648mil,2756.496mil) on Component Side And Track (4941.388mil,2725mil)(4941.388mil,2787.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(4816.128mil,2756.496mil) on Component Side And Track (4854.514mil,2738.78mil)(4870.262mil,2738.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(4816.128mil,2756.496mil) on Component Side And Track (4854.514mil,2774.213mil)(4870.262mil,2774.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(5054.823mil,3224.565mil) on Component Side And Track (5023.327mil,3230.045mil)(5023.327mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D9-1(5054.823mil,3224.565mil) on Component Side And Track (5023.327mil,3257.305mil)(5086.319mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(5054.823mil,3224.565mil) on Component Side And Track (5037.106mil,3170.431mil)(5037.106mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(5054.823mil,3224.565mil) on Component Side And Track (5072.539mil,3170.431mil)(5072.539mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(5054.823mil,3224.565mil) on Component Side And Track (5086.319mil,3230.47mil)(5086.319mil,3257.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5054.823mil,3132.045mil) on Component Side And Track (5037.106mil,3170.431mil)(5037.106mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5054.823mil,3132.045mil) on Component Side And Track (5072.539mil,3170.431mil)(5072.539mil,3186.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.68mil < 10mil) Between Pad FB1-1(5177.618mil,2415.118mil) on Component Side And Text "FB1" (5194mil,2303.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB2-2(5410mil,3293.957mil) on Component Side And Text "C58" (5351mil,3262.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad J5-10(4683.229mil,1547.795mil) on Component Side And Track (4712.756mil,1577.323mil)(4830.866mil,1577.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad J5-2(4483.229mil,1547.795mil) on Component Side And Track (4334.803mil,1577.323mil)(4456.851mil,1577.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J5-9(4683.229mil,1394.252mil) on Component Side And Track (4708.819mil,1364.724mil)(4830.866mil,1364.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad J6-10(3126.654mil,1542.382mil) on Component Side And Track (3156.181mil,1571.91mil)(3274.291mil,1571.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad J6-2(2926.654mil,1542.382mil) on Component Side And Track (2778.229mil,1571.91mil)(2900.276mil,1571.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J6-9(3126.654mil,1388.839mil) on Component Side And Track (3152.244mil,1359.312mil)(3274.291mil,1359.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad J7-6(3053.327mil,1185.807mil) on Multi-Layer And Text "k" (3875mil,1030mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.439mil < 10mil) Between Pad J9-2(3565mil,2640mil) on Component Side And Text "J9" (3541.043mil,2594.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.02mil < 10mil) Between Pad P4-(1873.504mil,1900mil) on Multi-Layer And Text "e" (1830mil,1280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-1(2155mil,2195.276mil) on Multi-Layer And Text "c" (1720mil,2085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.564mil < 10mil) Between Pad P4-2(2155mil,2096.85mil) on Multi-Layer And Text "c" (1720mil,2085mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-3(2155mil,1998.425mil) on Multi-Layer And Text "e" (1830mil,1280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.176mil < 10mil) Between Pad P4-4(2155mil,1900mil) on Multi-Layer And Text "e" (1830mil,1280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H1-1(6136.496mil,2082.087mil) on Component Side And Track (6103.032mil,2066.339mil)(6106.968mil,2066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1_H1-1(6136.496mil,2082.087mil) on Component Side And Track (6103.032mil,2097.835mil)(6106.968mil,2097.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H1-2(6073.504mil,2082.087mil) on Component Side And Track (6103.032mil,2066.339mil)(6106.968mil,2066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H1-2(6073.504mil,2082.087mil) on Component Side And Track (6103.032mil,2097.835mil)(6106.968mil,2097.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H2-1(5901.496mil,2081.496mil) on Component Side And Track (5868.032mil,2065.748mil)(5871.968mil,2065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1_H2-1(5901.496mil,2081.496mil) on Component Side And Track (5868.032mil,2097.244mil)(5871.968mil,2097.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H2-2(5838.504mil,2081.496mil) on Component Side And Track (5868.032mil,2065.748mil)(5871.968mil,2065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H2-2(5838.504mil,2081.496mil) on Component Side And Track (5868.032mil,2097.244mil)(5871.968mil,2097.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H3-1(5666.496mil,2082.244mil) on Component Side And Track (5633.032mil,2066.496mil)(5636.968mil,2066.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1_H3-1(5666.496mil,2082.244mil) on Component Side And Track (5633.032mil,2097.992mil)(5636.968mil,2097.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H3-2(5603.504mil,2082.244mil) on Component Side And Track (5633.032mil,2066.496mil)(5636.968mil,2066.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H3-2(5603.504mil,2082.244mil) on Component Side And Track (5633.032mil,2097.992mil)(5636.968mil,2097.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H4-1(5431.496mil,2081.496mil) on Component Side And Track (5398.032mil,2065.748mil)(5401.968mil,2065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1_H4-1(5431.496mil,2081.496mil) on Component Side And Track (5398.032mil,2097.244mil)(5401.968mil,2097.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H4-2(5368.504mil,2081.496mil) on Component Side And Track (5398.032mil,2065.748mil)(5401.968mil,2065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_H4-2(5368.504mil,2081.496mil) on Component Side And Track (5398.032mil,2097.244mil)(5401.968mil,2097.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H1-1(6073.504mil,2152.087mil) on Component Side And Track (6103.032mil,2136.339mil)(6106.968mil,2136.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H1-1(6073.504mil,2152.087mil) on Component Side And Track (6103.032mil,2167.835mil)(6106.968mil,2167.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H1-2(6136.496mil,2152.087mil) on Component Side And Track (6103.032mil,2136.339mil)(6106.968mil,2136.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_H1-2(6136.496mil,2152.087mil) on Component Side And Track (6103.032mil,2167.835mil)(6106.968mil,2167.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H2-1(5838.504mil,2151.496mil) on Component Side And Track (5868.032mil,2135.748mil)(5871.968mil,2135.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H2-1(5838.504mil,2151.496mil) on Component Side And Track (5868.032mil,2167.244mil)(5871.968mil,2167.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H2-2(5901.496mil,2151.496mil) on Component Side And Track (5868.032mil,2135.748mil)(5871.968mil,2135.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_H2-2(5901.496mil,2151.496mil) on Component Side And Track (5868.032mil,2167.244mil)(5871.968mil,2167.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H3-1(5603.504mil,2152.244mil) on Component Side And Track (5633.032mil,2136.496mil)(5636.968mil,2136.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H3-1(5603.504mil,2152.244mil) on Component Side And Track (5633.032mil,2167.992mil)(5636.968mil,2167.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H3-2(5666.496mil,2152.244mil) on Component Side And Track (5633.032mil,2136.496mil)(5636.968mil,2136.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_H3-2(5666.496mil,2152.244mil) on Component Side And Track (5633.032mil,2167.992mil)(5636.968mil,2167.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H4-1(5368.504mil,2151.496mil) on Component Side And Track (5398.032mil,2135.748mil)(5401.968mil,2135.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H4-1(5368.504mil,2151.496mil) on Component Side And Track (5398.032mil,2167.244mil)(5401.968mil,2167.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_H4-2(5431.496mil,2151.496mil) on Component Side And Track (5398.032mil,2135.748mil)(5401.968mil,2135.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_H4-2(5431.496mil,2151.496mil) on Component Side And Track (5398.032mil,2167.244mil)(5401.968mil,2167.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(4018.504mil,2785mil) on Component Side And Track (4048.032mil,2769.252mil)(4051.968mil,2769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(4018.504mil,2785mil) on Component Side And Track (4048.032mil,2800.748mil)(4051.968mil,2800.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(4081.496mil,2785mil) on Component Side And Track (4048.032mil,2769.252mil)(4051.968mil,2769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R11-2(4081.496mil,2785mil) on Component Side And Track (4048.032mil,2800.748mil)(4051.968mil,2800.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3850mil,2697.559mil) on Component Side And Track (3834.252mil,2664.095mil)(3834.252mil,2668.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R12-1(3850mil,2697.559mil) on Component Side And Track (3865.748mil,2664.095mil)(3865.748mil,2668.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3850mil,2634.567mil) on Component Side And Track (3834.252mil,2664.095mil)(3834.252mil,2668.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3850mil,2634.567mil) on Component Side And Track (3865.748mil,2664.095mil)(3865.748mil,2668.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(4480mil,2634.016mil) on Component Side And Track (4464.252mil,2663.543mil)(4464.252mil,2667.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(4480mil,2634.016mil) on Component Side And Track (4495.748mil,2663.543mil)(4495.748mil,2667.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(4480mil,2697.008mil) on Component Side And Track (4464.252mil,2663.543mil)(4464.252mil,2667.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R13-2(4480mil,2697.008mil) on Component Side And Track (4495.748mil,2663.543mil)(4495.748mil,2667.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(4323.504mil,2780mil) on Component Side And Track (4353.032mil,2764.252mil)(4356.968mil,2764.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(4323.504mil,2780mil) on Component Side And Track (4353.032mil,2795.748mil)(4356.968mil,2795.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(4386.496mil,2780mil) on Component Side And Track (4353.032mil,2764.252mil)(4356.968mil,2764.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R14-2(4386.496mil,2780mil) on Component Side And Track (4353.032mil,2795.748mil)(4356.968mil,2795.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(3946.496mil,2785mil) on Component Side And Track (3913.032mil,2769.252mil)(3916.968mil,2769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R15-1(3946.496mil,2785mil) on Component Side And Track (3913.032mil,2800.748mil)(3916.968mil,2800.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3883.504mil,2785mil) on Component Side And Track (3913.032mil,2769.252mil)(3916.968mil,2769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3883.504mil,2785mil) on Component Side And Track (3913.032mil,2800.748mil)(3916.968mil,2800.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H1-1(5990mil,2555.591mil) on Component Side And Track (5974.252mil,2585.118mil)(5974.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H1-1(5990mil,2555.591mil) on Component Side And Track (6005.748mil,2585.118mil)(6005.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H1-2(5990mil,2618.583mil) on Component Side And Track (5974.252mil,2585.118mil)(5974.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2_H1-2(5990mil,2618.583mil) on Component Side And Track (6005.748mil,2585.118mil)(6005.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H2-1(5755mil,2555mil) on Component Side And Track (5739.252mil,2584.528mil)(5739.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H2-1(5755mil,2555mil) on Component Side And Track (5770.748mil,2584.528mil)(5770.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H2-2(5755mil,2617.992mil) on Component Side And Track (5739.252mil,2584.528mil)(5739.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2_H2-2(5755mil,2617.992mil) on Component Side And Track (5770.748mil,2584.528mil)(5770.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H3-1(5520mil,2555.748mil) on Component Side And Track (5504.252mil,2585.276mil)(5504.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H3-1(5520mil,2555.748mil) on Component Side And Track (5535.748mil,2585.276mil)(5535.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H3-2(5520mil,2618.74mil) on Component Side And Track (5504.252mil,2585.276mil)(5504.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2_H3-2(5520mil,2618.74mil) on Component Side And Track (5535.748mil,2585.276mil)(5535.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H4-1(5285mil,2555mil) on Component Side And Track (5269.252mil,2584.528mil)(5269.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H4-1(5285mil,2555mil) on Component Side And Track (5300.748mil,2584.528mil)(5300.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2_H4-2(5285mil,2617.992mil) on Component Side And Track (5269.252mil,2584.528mil)(5269.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2_H4-2(5285mil,2617.992mil) on Component Side And Track (5300.748mil,2584.528mil)(5300.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(2061.496mil,1781.24mil) on Component Side And Track (2028.032mil,1765.492mil)(2031.968mil,1765.492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R29-1(2061.496mil,1781.24mil) on Component Side And Track (2028.032mil,1796.988mil)(2031.968mil,1796.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1998.504mil,1781.24mil) on Component Side And Track (2028.032mil,1765.492mil)(2031.968mil,1765.492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1998.504mil,1781.24mil) on Component Side And Track (2028.032mil,1796.988mil)(2031.968mil,1796.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H1-1(6065mil,2747.087mil) on Component Side And Track (6049.252mil,2713.622mil)(6049.252mil,2717.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3_H1-1(6065mil,2747.087mil) on Component Side And Track (6080.748mil,2713.622mil)(6080.748mil,2717.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H1-2(6065mil,2684.095mil) on Component Side And Track (6049.252mil,2713.622mil)(6049.252mil,2717.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H1-2(6065mil,2684.095mil) on Component Side And Track (6080.748mil,2713.622mil)(6080.748mil,2717.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H2-1(5830mil,2741.496mil) on Component Side And Track (5814.252mil,2708.032mil)(5814.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3_H2-1(5830mil,2741.496mil) on Component Side And Track (5845.748mil,2708.032mil)(5845.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H2-2(5830mil,2678.504mil) on Component Side And Track (5814.252mil,2708.032mil)(5814.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H2-2(5830mil,2678.504mil) on Component Side And Track (5845.748mil,2708.032mil)(5845.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H3-1(5595mil,2742.244mil) on Component Side And Track (5579.252mil,2708.78mil)(5579.252mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3_H3-1(5595mil,2742.244mil) on Component Side And Track (5610.748mil,2708.78mil)(5610.748mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H3-2(5595mil,2679.252mil) on Component Side And Track (5579.252mil,2708.78mil)(5579.252mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H3-2(5595mil,2679.252mil) on Component Side And Track (5610.748mil,2708.78mil)(5610.748mil,2712.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H4-1(5360mil,2741.496mil) on Component Side And Track (5344.252mil,2708.032mil)(5344.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3_H4-1(5360mil,2741.496mil) on Component Side And Track (5375.748mil,2708.032mil)(5375.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H4-2(5360mil,2678.504mil) on Component Side And Track (5344.252mil,2708.032mil)(5344.252mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_H4-2(5360mil,2678.504mil) on Component Side And Track (5375.748mil,2708.032mil)(5375.748mil,2711.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.825mil < 10mil) Between Pad R30-1(4160mil,2238.504mil) on Component Side And Text "R30" (4220mil,2234.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(4160mil,2238.504mil) on Component Side And Track (4144.252mil,2268.032mil)(4144.252mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(4160mil,2238.504mil) on Component Side And Track (4175.748mil,2268.032mil)(4175.748mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.825mil < 10mil) Between Pad R30-2(4160mil,2301.496mil) on Component Side And Text "R30" (4220mil,2234.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(4160mil,2301.496mil) on Component Side And Track (4144.252mil,2268.032mil)(4144.252mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R30-2(4160mil,2301.496mil) on Component Side And Track (4175.748mil,2268.032mil)(4175.748mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2061.496mil,1710mil) on Component Side And Track (2028.032mil,1694.252mil)(2031.968mil,1694.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R31-1(2061.496mil,1710mil) on Component Side And Track (2028.032mil,1725.748mil)(2031.968mil,1725.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(1998.504mil,1710mil) on Component Side And Track (2028.032mil,1694.252mil)(2031.968mil,1694.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(1998.504mil,1710mil) on Component Side And Track (2028.032mil,1725.748mil)(2031.968mil,1725.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.484mil < 10mil) Between Pad R32-1(4085mil,2238.504mil) on Component Side And Text "R32" (4059.331mil,2242.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(4085mil,2238.504mil) on Component Side And Track (4069.252mil,2268.032mil)(4069.252mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(4085mil,2238.504mil) on Component Side And Track (4100.748mil,2268.032mil)(4100.748mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.484mil < 10mil) Between Pad R32-2(4085mil,2301.496mil) on Component Side And Text "R32" (4059.331mil,2242.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(4085mil,2301.496mil) on Component Side And Track (4069.252mil,2268.032mil)(4069.252mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R32-2(4085mil,2301.496mil) on Component Side And Track (4100.748mil,2268.032mil)(4100.748mil,2271.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Pad R33-1(1828.74mil,2936.496mil) on Component Side And Text "D5" (1801mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.555mil < 10mil) Between Pad R33-1(1828.74mil,2936.496mil) on Component Side And Text "R33" (1800mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(1828.74mil,2936.496mil) on Component Side And Track (1812.992mil,2903.032mil)(1812.992mil,2906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R33-1(1828.74mil,2936.496mil) on Component Side And Track (1844.488mil,2903.032mil)(1844.488mil,2906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.555mil < 10mil) Between Pad R33-2(1828.74mil,2873.504mil) on Component Side And Text "R33" (1800mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(1828.74mil,2873.504mil) on Component Side And Track (1812.992mil,2903.032mil)(1812.992mil,2906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(1828.74mil,2873.504mil) on Component Side And Track (1844.488mil,2903.032mil)(1844.488mil,2906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(4675.892mil,2831.496mil) on Component Side And Track (4705.419mil,2815.748mil)(4709.356mil,2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(4675.892mil,2831.496mil) on Component Side And Track (4705.419mil,2847.244mil)(4709.356mil,2847.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(4738.884mil,2831.496mil) on Component Side And Track (4705.419mil,2815.748mil)(4709.356mil,2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R34-2(4738.884mil,2831.496mil) on Component Side And Track (4705.419mil,2847.244mil)(4709.356mil,2847.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(5139.823mil,3054.801mil) on Component Side And Track (5124.075mil,3021.336mil)(5124.075mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R35-1(5139.823mil,3054.801mil) on Component Side And Track (5155.571mil,3021.336mil)(5155.571mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(5139.823mil,2991.809mil) on Component Side And Track (5124.075mil,3021.336mil)(5124.075mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(5139.823mil,2991.809mil) on Component Side And Track (5155.571mil,3021.336mil)(5155.571mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4675.892mil,2757.342mil) on Component Side And Track (4705.419mil,2741.594mil)(4709.356mil,2741.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4675.892mil,2757.342mil) on Component Side And Track (4705.419mil,2773.09mil)(4709.356mil,2773.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(4738.884mil,2757.342mil) on Component Side And Track (4705.419mil,2741.594mil)(4709.356mil,2741.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R36-2(4738.884mil,2757.342mil) on Component Side And Track (4705.419mil,2773.09mil)(4709.356mil,2773.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(5054.823mil,3054.801mil) on Component Side And Track (5039.075mil,3021.336mil)(5039.075mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R37-1(5054.823mil,3054.801mil) on Component Side And Track (5070.571mil,3021.336mil)(5070.571mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(5054.823mil,2991.809mil) on Component Side And Track (5039.075mil,3021.336mil)(5039.075mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(5054.823mil,2991.809mil) on Component Side And Track (5070.571mil,3021.336mil)(5070.571mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(5220mil,3054.801mil) on Component Side And Track (5204.252mil,3021.336mil)(5204.252mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R38-1(5220mil,3054.801mil) on Component Side And Track (5235.748mil,3021.336mil)(5235.748mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(5220mil,2991.809mil) on Component Side And Track (5204.252mil,3021.336mil)(5204.252mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(5220mil,2991.809mil) on Component Side And Track (5235.748mil,3021.336mil)(5235.748mil,3025.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.701mil < 10mil) Between Pad R39-1(4675.892mil,2682.362mil) on Component Side And Text "R39" (4570mil,2668.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4675.892mil,2682.362mil) on Component Side And Track (4705.419mil,2666.614mil)(4709.356mil,2666.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4675.892mil,2682.362mil) on Component Side And Track (4705.419mil,2698.11mil)(4709.356mil,2698.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(4738.884mil,2682.362mil) on Component Side And Track (4705.419mil,2666.614mil)(4709.356mil,2666.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R39-2(4738.884mil,2682.362mil) on Component Side And Track (4705.419mil,2698.11mil)(4709.356mil,2698.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H1-1(6068.504mil,2492.087mil) on Component Side And Track (6098.032mil,2476.339mil)(6101.968mil,2476.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H1-1(6068.504mil,2492.087mil) on Component Side And Track (6098.032mil,2507.835mil)(6101.968mil,2507.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H1-2(6131.496mil,2492.087mil) on Component Side And Track (6098.032mil,2476.339mil)(6101.968mil,2476.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4_H1-2(6131.496mil,2492.087mil) on Component Side And Track (6098.032mil,2507.835mil)(6101.968mil,2507.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H2-1(5833.504mil,2491.496mil) on Component Side And Track (5863.032mil,2475.748mil)(5866.968mil,2475.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H2-1(5833.504mil,2491.496mil) on Component Side And Track (5863.032mil,2507.244mil)(5866.968mil,2507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H2-2(5896.496mil,2491.496mil) on Component Side And Track (5863.032mil,2475.748mil)(5866.968mil,2475.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4_H2-2(5896.496mil,2491.496mil) on Component Side And Track (5863.032mil,2507.244mil)(5866.968mil,2507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H3-1(5598.504mil,2492.244mil) on Component Side And Track (5628.032mil,2476.496mil)(5631.968mil,2476.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H3-1(5598.504mil,2492.244mil) on Component Side And Track (5628.032mil,2507.992mil)(5631.968mil,2507.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H3-2(5661.496mil,2492.244mil) on Component Side And Track (5628.032mil,2476.496mil)(5631.968mil,2476.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4_H3-2(5661.496mil,2492.244mil) on Component Side And Track (5628.032mil,2507.992mil)(5631.968mil,2507.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H4-1(5363.504mil,2491.496mil) on Component Side And Track (5393.032mil,2475.748mil)(5396.968mil,2475.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H4-1(5363.504mil,2491.496mil) on Component Side And Track (5393.032mil,2507.244mil)(5396.968mil,2507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4_H4-2(5426.496mil,2491.496mil) on Component Side And Track (5393.032mil,2475.748mil)(5396.968mil,2475.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4_H4-2(5426.496mil,2491.496mil) on Component Side And Track (5393.032mil,2507.244mil)(5396.968mil,2507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4571.811mil,1270mil) on Component Side And Track (4601.339mil,1254.252mil)(4605.276mil,1254.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4571.811mil,1270mil) on Component Side And Track (4601.339mil,1285.748mil)(4605.276mil,1285.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(4634.803mil,1270mil) on Component Side And Track (4601.339mil,1254.252mil)(4605.276mil,1254.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R41-2(4634.803mil,1270mil) on Component Side And Track (4601.339mil,1285.748mil)(4605.276mil,1285.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(5052.441mil,1416.85mil) on Component Side And Track (5081.968mil,1401.102mil)(5085.905mil,1401.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(5052.441mil,1416.85mil) on Component Side And Track (5081.968mil,1432.598mil)(5085.905mil,1432.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(5115.433mil,1416.85mil) on Component Side And Track (5081.968mil,1401.102mil)(5085.905mil,1401.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R42-2(5115.433mil,1416.85mil) on Component Side And Track (5081.968mil,1432.598mil)(5085.905mil,1432.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(5115.433mil,1351.85mil) on Component Side And Track (5081.968mil,1336.102mil)(5085.905mil,1336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R43-1(5115.433mil,1351.85mil) on Component Side And Track (5081.968mil,1367.598mil)(5085.905mil,1367.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(5052.441mil,1351.85mil) on Component Side And Track (5081.968mil,1336.102mil)(5085.905mil,1336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(5052.441mil,1351.85mil) on Component Side And Track (5081.968mil,1367.598mil)(5085.905mil,1367.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(5048.937mil,1543.346mil) on Component Side And Track (5033.189mil,1509.882mil)(5033.189mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R44-1(5048.937mil,1543.346mil) on Component Side And Track (5064.685mil,1509.882mil)(5064.685mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(5048.937mil,1480.354mil) on Component Side And Track (5033.189mil,1509.882mil)(5033.189mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(5048.937mil,1480.354mil) on Component Side And Track (5064.685mil,1509.882mil)(5064.685mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(4738.937mil,1660.492mil) on Component Side And Track (4768.465mil,1644.744mil)(4772.402mil,1644.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(4738.937mil,1660.492mil) on Component Side And Track (4768.465mil,1676.24mil)(4772.402mil,1676.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-2(4801.929mil,1660.492mil) on Component Side And Track (4768.465mil,1644.744mil)(4772.402mil,1644.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R45-2(4801.929mil,1660.492mil) on Component Side And Track (4768.465mil,1676.24mil)(4772.402mil,1676.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(5113.937mil,1480.354mil) on Component Side And Track (5098.189mil,1509.882mil)(5098.189mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(5113.937mil,1480.354mil) on Component Side And Track (5129.685mil,1509.882mil)(5129.685mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(5113.937mil,1543.346mil) on Component Side And Track (5098.189mil,1509.882mil)(5098.189mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R46-2(5113.937mil,1543.346mil) on Component Side And Track (5129.685mil,1509.882mil)(5129.685mil,1513.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-1(2990.158mil,1268.839mil) on Component Side And Track (3019.685mil,1253.091mil)(3023.622mil,1253.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-1(2990.158mil,1268.839mil) on Component Side And Track (3019.685mil,1284.587mil)(3023.622mil,1284.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-2(3053.15mil,1268.839mil) on Component Side And Track (3019.685mil,1253.091mil)(3023.622mil,1253.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R47-2(3053.15mil,1268.839mil) on Component Side And Track (3019.685mil,1284.587mil)(3023.622mil,1284.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-1(3557.559mil,1351.122mil) on Component Side And Track (3524.095mil,1335.374mil)(3528.032mil,1335.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R48-1(3557.559mil,1351.122mil) on Component Side And Track (3524.095mil,1366.87mil)(3528.032mil,1366.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(3494.567mil,1351.122mil) on Component Side And Track (3524.095mil,1335.374mil)(3528.032mil,1335.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(3494.567mil,1351.122mil) on Component Side And Track (3524.095mil,1366.87mil)(3528.032mil,1366.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-1(3493.347mil,1542.618mil) on Component Side And Track (3477.599mil,1509.153mil)(3477.599mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R49-1(3493.347mil,1542.618mil) on Component Side And Track (3509.095mil,1509.153mil)(3509.095mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-2(3493.347mil,1479.626mil) on Component Side And Track (3477.599mil,1509.153mil)(3477.599mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-2(3493.347mil,1479.626mil) on Component Side And Track (3509.095mil,1509.153mil)(3509.095mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H1-1(5990mil,1597.461mil) on Component Side And Track (5974.252mil,1563.996mil)(5974.252mil,1567.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5_H1-1(5990mil,1597.461mil) on Component Side And Track (6005.748mil,1563.996mil)(6005.748mil,1567.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H1-2(5990mil,1534.469mil) on Component Side And Track (5974.252mil,1563.996mil)(5974.252mil,1567.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H1-2(5990mil,1534.469mil) on Component Side And Track (6005.748mil,1563.996mil)(6005.748mil,1567.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H2-1(5755mil,1596.87mil) on Component Side And Track (5739.252mil,1563.406mil)(5739.252mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5_H2-1(5755mil,1596.87mil) on Component Side And Track (5770.748mil,1563.406mil)(5770.748mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H2-2(5755mil,1533.878mil) on Component Side And Track (5739.252mil,1563.406mil)(5739.252mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H2-2(5755mil,1533.878mil) on Component Side And Track (5770.748mil,1563.406mil)(5770.748mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H3-1(5520mil,1597.618mil) on Component Side And Track (5504.252mil,1564.154mil)(5504.252mil,1568.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5_H3-1(5520mil,1597.618mil) on Component Side And Track (5535.748mil,1564.154mil)(5535.748mil,1568.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H3-2(5520mil,1534.626mil) on Component Side And Track (5504.252mil,1564.154mil)(5504.252mil,1568.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H3-2(5520mil,1534.626mil) on Component Side And Track (5535.748mil,1564.154mil)(5535.748mil,1568.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H4-1(5285mil,1596.87mil) on Component Side And Track (5269.252mil,1563.406mil)(5269.252mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5_H4-1(5285mil,1596.87mil) on Component Side And Track (5300.748mil,1563.406mil)(5300.748mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H4-2(5285mil,1533.878mil) on Component Side And Track (5269.252mil,1563.406mil)(5269.252mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_H4-2(5285mil,1533.878mil) on Component Side And Track (5300.748mil,1563.406mil)(5300.748mil,1567.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(3309.567mil,1656.122mil) on Component Side And Track (3339.095mil,1640.374mil)(3343.032mil,1640.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(3309.567mil,1656.122mil) on Component Side And Track (3339.095mil,1671.87mil)(3343.032mil,1671.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-2(3372.559mil,1656.122mil) on Component Side And Track (3339.095mil,1640.374mil)(3343.032mil,1640.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R50-2(3372.559mil,1656.122mil) on Component Side And Track (3339.095mil,1671.87mil)(3343.032mil,1671.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(3556.063mil,1479.626mil) on Component Side And Track (3540.315mil,1509.153mil)(3540.315mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(3556.063mil,1479.626mil) on Component Side And Track (3571.811mil,1509.153mil)(3571.811mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-2(3556.063mil,1542.618mil) on Component Side And Track (3540.315mil,1509.153mil)(3540.315mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R51-2(3556.063mil,1542.618mil) on Component Side And Track (3571.811mil,1509.153mil)(3571.811mil,1513.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(5106.496mil,2160mil) on Component Side And Track (5073.032mil,2144.252mil)(5076.968mil,2144.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R52-1(5106.496mil,2160mil) on Component Side And Track (5073.032mil,2175.748mil)(5076.968mil,2175.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(5043.504mil,2160mil) on Component Side And Track (5073.032mil,2144.252mil)(5076.968mil,2144.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(5043.504mil,2160mil) on Component Side And Track (5073.032mil,2175.748mil)(5076.968mil,2175.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-1(3665mil,2168.327mil) on Component Side And Track (3631.535mil,2152.579mil)(3635.472mil,2152.579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R53-1(3665mil,2168.327mil) on Component Side And Track (3631.535mil,2184.075mil)(3635.472mil,2184.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3602.008mil,2168.327mil) on Component Side And Track (3631.535mil,2152.579mil)(3635.472mil,2152.579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3602.008mil,2168.327mil) on Component Side And Track (3631.535mil,2184.075mil)(3635.472mil,2184.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R54-1(2361.575mil,2051.87mil) on Component Side And Track (2345.827mil,2081.398mil)(2345.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R54-1(2361.575mil,2051.87mil) on Component Side And Track (2377.323mil,2081.398mil)(2377.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R54-2(2361.575mil,2114.862mil) on Component Side And Track (2345.827mil,2081.398mil)(2345.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R54-2(2361.575mil,2114.862mil) on Component Side And Track (2377.323mil,2081.398mil)(2377.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R55-1(2421.575mil,2051.87mil) on Component Side And Track (2405.827mil,2081.398mil)(2405.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R55-1(2421.575mil,2051.87mil) on Component Side And Track (2437.323mil,2081.398mil)(2437.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R55-2(2421.575mil,2114.862mil) on Component Side And Track (2405.827mil,2081.398mil)(2405.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R55-2(2421.575mil,2114.862mil) on Component Side And Track (2437.323mil,2081.398mil)(2437.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(2481.575mil,2051.87mil) on Component Side And Track (2465.827mil,2081.398mil)(2465.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(2481.575mil,2051.87mil) on Component Side And Track (2497.323mil,2081.398mil)(2497.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-2(2481.575mil,2114.862mil) on Component Side And Track (2465.827mil,2081.398mil)(2465.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R56-2(2481.575mil,2114.862mil) on Component Side And Track (2497.323mil,2081.398mil)(2497.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-1(2541.575mil,2051.87mil) on Component Side And Track (2525.827mil,2081.398mil)(2525.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-1(2541.575mil,2051.87mil) on Component Side And Track (2557.323mil,2081.398mil)(2557.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-2(2541.575mil,2114.862mil) on Component Side And Track (2525.827mil,2081.398mil)(2525.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R57-2(2541.575mil,2114.862mil) on Component Side And Track (2557.323mil,2081.398mil)(2557.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-1(2601.575mil,2051.87mil) on Component Side And Track (2585.827mil,2081.398mil)(2585.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-1(2601.575mil,2051.87mil) on Component Side And Track (2617.323mil,2081.398mil)(2617.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-2(2601.575mil,2114.862mil) on Component Side And Track (2585.827mil,2081.398mil)(2585.827mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R58-2(2601.575mil,2114.862mil) on Component Side And Track (2617.323mil,2081.398mil)(2617.323mil,2085.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(2716.575mil,1547.618mil) on Component Side And Track (2700.827mil,1514.153mil)(2700.827mil,1518.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R59-1(2716.575mil,1547.618mil) on Component Side And Track (2732.323mil,1514.153mil)(2732.323mil,1518.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-2(2716.575mil,1484.626mil) on Component Side And Track (2700.827mil,1514.153mil)(2700.827mil,1518.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-2(2716.575mil,1484.626mil) on Component Side And Track (2732.323mil,1514.153mil)(2732.323mil,1518.091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H1-1(5990mil,2128.583mil) on Component Side And Track (5974.252mil,2095.118mil)(5974.252mil,2099.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_H1-1(5990mil,2128.583mil) on Component Side And Track (6005.748mil,2095.118mil)(6005.748mil,2099.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H1-2(5990mil,2065.591mil) on Component Side And Track (5974.252mil,2095.118mil)(5974.252mil,2099.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H1-2(5990mil,2065.591mil) on Component Side And Track (6005.748mil,2095.118mil)(6005.748mil,2099.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H2-1(5755mil,2127.992mil) on Component Side And Track (5739.252mil,2094.528mil)(5739.252mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_H2-1(5755mil,2127.992mil) on Component Side And Track (5770.748mil,2094.528mil)(5770.748mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H2-2(5755mil,2065mil) on Component Side And Track (5739.252mil,2094.528mil)(5739.252mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H2-2(5755mil,2065mil) on Component Side And Track (5770.748mil,2094.528mil)(5770.748mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H3-1(5520mil,2128.74mil) on Component Side And Track (5504.252mil,2095.276mil)(5504.252mil,2099.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_H3-1(5520mil,2128.74mil) on Component Side And Track (5535.748mil,2095.276mil)(5535.748mil,2099.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H3-2(5520mil,2065.748mil) on Component Side And Track (5504.252mil,2095.276mil)(5504.252mil,2099.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H3-2(5520mil,2065.748mil) on Component Side And Track (5535.748mil,2095.276mil)(5535.748mil,2099.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H4-1(5285mil,2127.992mil) on Component Side And Track (5269.252mil,2094.528mil)(5269.252mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_H4-1(5285mil,2127.992mil) on Component Side And Track (5300.748mil,2094.528mil)(5300.748mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H4-2(5285mil,2065mil) on Component Side And Track (5269.252mil,2094.528mil)(5269.252mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_H4-2(5285mil,2065mil) on Component Side And Track (5300.748mil,2094.528mil)(5300.748mil,2098.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-1(3905mil,2051.693mil) on Component Side And Track (3889.252mil,2081.221mil)(3889.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-1(3905mil,2051.693mil) on Component Side And Track (3920.748mil,2081.221mil)(3920.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-2(3905mil,2114.685mil) on Component Side And Track (3889.252mil,2081.221mil)(3889.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R60-2(3905mil,2114.685mil) on Component Side And Track (3920.748mil,2081.221mil)(3920.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-1(3965mil,2051.693mil) on Component Side And Track (3949.252mil,2081.221mil)(3949.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-1(3965mil,2051.693mil) on Component Side And Track (3980.748mil,2081.221mil)(3980.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-2(3965mil,2114.685mil) on Component Side And Track (3949.252mil,2081.221mil)(3949.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R61-2(3965mil,2114.685mil) on Component Side And Track (3980.748mil,2081.221mil)(3980.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R62-1(4025mil,2051.693mil) on Component Side And Track (4009.252mil,2081.221mil)(4009.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R62-1(4025mil,2051.693mil) on Component Side And Track (4040.748mil,2081.221mil)(4040.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R62-2(4025mil,2114.685mil) on Component Side And Track (4009.252mil,2081.221mil)(4009.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R62-2(4025mil,2114.685mil) on Component Side And Track (4040.748mil,2081.221mil)(4040.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R63-1(4085mil,2051.693mil) on Component Side And Track (4069.252mil,2081.221mil)(4069.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R63-1(4085mil,2051.693mil) on Component Side And Track (4100.748mil,2081.221mil)(4100.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R63-2(4085mil,2114.685mil) on Component Side And Track (4069.252mil,2081.221mil)(4069.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R63-2(4085mil,2114.685mil) on Component Side And Track (4100.748mil,2081.221mil)(4100.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R64-1(4145mil,2051.693mil) on Component Side And Track (4129.252mil,2081.221mil)(4129.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R64-1(4145mil,2051.693mil) on Component Side And Track (4160.748mil,2081.221mil)(4160.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R64-2(4145mil,2114.685mil) on Component Side And Track (4129.252mil,2081.221mil)(4129.252mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R64-2(4145mil,2114.685mil) on Component Side And Track (4160.748mil,2081.221mil)(4160.748mil,2085.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R65-1(4260mil,1551.496mil) on Component Side And Track (4244.252mil,1518.032mil)(4244.252mil,1521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R65-1(4260mil,1551.496mil) on Component Side And Track (4275.748mil,1518.032mil)(4275.748mil,1521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R65-2(4260mil,1488.504mil) on Component Side And Track (4244.252mil,1518.032mil)(4244.252mil,1521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R65-2(4260mil,1488.504mil) on Component Side And Track (4275.748mil,1518.032mil)(4275.748mil,1521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R68-1(1870mil,2628.504mil) on Component Side And Track (1854.252mil,2658.032mil)(1854.252mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R68-1(1870mil,2628.504mil) on Component Side And Track (1885.748mil,2658.032mil)(1885.748mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R68-2(1870mil,2691.496mil) on Component Side And Track (1854.252mil,2658.032mil)(1854.252mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R68-2(1870mil,2691.496mil) on Component Side And Track (1885.748mil,2658.032mil)(1885.748mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R69-1(1810mil,2628.504mil) on Component Side And Track (1794.252mil,2658.032mil)(1794.252mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R69-1(1810mil,2628.504mil) on Component Side And Track (1825.748mil,2658.032mil)(1825.748mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R69-2(1810mil,2691.496mil) on Component Side And Track (1794.252mil,2658.032mil)(1794.252mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R69-2(1810mil,2691.496mil) on Component Side And Track (1825.748mil,2658.032mil)(1825.748mil,2661.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H1-1(5990mil,2003.583mil) on Component Side And Track (5974.252mil,1970.118mil)(5974.252mil,1974.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_H1-1(5990mil,2003.583mil) on Component Side And Track (6005.748mil,1970.118mil)(6005.748mil,1974.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H1-2(5990mil,1940.591mil) on Component Side And Track (5974.252mil,1970.118mil)(5974.252mil,1974.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H1-2(5990mil,1940.591mil) on Component Side And Track (6005.748mil,1970.118mil)(6005.748mil,1974.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H2-1(5755mil,2002.992mil) on Component Side And Track (5739.252mil,1969.528mil)(5739.252mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_H2-1(5755mil,2002.992mil) on Component Side And Track (5770.748mil,1969.528mil)(5770.748mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H2-2(5755mil,1940mil) on Component Side And Track (5739.252mil,1969.528mil)(5739.252mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H2-2(5755mil,1940mil) on Component Side And Track (5770.748mil,1969.528mil)(5770.748mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H3-1(5520mil,2003.74mil) on Component Side And Track (5504.252mil,1970.276mil)(5504.252mil,1974.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_H3-1(5520mil,2003.74mil) on Component Side And Track (5535.748mil,1970.276mil)(5535.748mil,1974.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H3-2(5520mil,1940.748mil) on Component Side And Track (5504.252mil,1970.276mil)(5504.252mil,1974.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H3-2(5520mil,1940.748mil) on Component Side And Track (5535.748mil,1970.276mil)(5535.748mil,1974.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H4-1(5285mil,2002.992mil) on Component Side And Track (5269.252mil,1969.528mil)(5269.252mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_H4-1(5285mil,2002.992mil) on Component Side And Track (5300.748mil,1969.528mil)(5300.748mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H4-2(5285mil,1940mil) on Component Side And Track (5269.252mil,1969.528mil)(5269.252mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_H4-2(5285mil,1940mil) on Component Side And Track (5300.748mil,1969.528mil)(5300.748mil,1973.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R71-1(3709.529mil,2851.968mil) on Component Side And Track (3693.781mil,2818.504mil)(3693.781mil,2822.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R71-1(3709.529mil,2851.968mil) on Component Side And Track (3725.277mil,2818.504mil)(3725.277mil,2822.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R71-2(3709.529mil,2788.976mil) on Component Side And Track (3693.781mil,2818.504mil)(3693.781mil,2822.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R71-2(3709.529mil,2788.976mil) on Component Side And Track (3725.277mil,2818.504mil)(3725.277mil,2822.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-1(3497.441mil,2684.528mil) on Component Side And Track (3483.662mil,2647.126mil)(3483.662mil,2662.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R72-1(3497.441mil,2684.528mil) on Component Side And Track (3511.221mil,2647.126mil)(3511.221mil,2662.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(3497.441mil,2625.472mil) on Component Side And Track (3483.662mil,2647.126mil)(3483.662mil,2662.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(3497.441mil,2625.472mil) on Component Side And Track (3511.221mil,2647.126mil)(3511.221mil,2662.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(3635mil,2625mil) on Component Side And Track (3621.22mil,2646.653mil)(3621.22mil,2662.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(3635mil,2625mil) on Component Side And Track (3648.78mil,2646.653mil)(3648.78mil,2662.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.665mil < 10mil) Between Pad R73-2(3635mil,2684.055mil) on Component Side And Text "U9" (3680.709mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-2(3635mil,2684.055mil) on Component Side And Track (3621.22mil,2646.653mil)(3621.22mil,2662.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R73-2(3635mil,2684.055mil) on Component Side And Track (3648.78mil,2646.653mil)(3648.78mil,2662.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R75-1(3494.567mil,1416.122mil) on Component Side And Text "R75" (3395mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R75-1(3494.567mil,1416.122mil) on Component Side And Track (3524.095mil,1400.374mil)(3528.032mil,1400.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R75-1(3494.567mil,1416.122mil) on Component Side And Track (3524.095mil,1431.87mil)(3528.032mil,1431.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R75-2(3557.559mil,1416.122mil) on Component Side And Track (3524.095mil,1400.374mil)(3528.032mil,1400.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R75-2(3557.559mil,1416.122mil) on Component Side And Track (3524.095mil,1431.87mil)(3528.032mil,1431.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H1-1(6073.504mil,2227.087mil) on Component Side And Track (6103.032mil,2211.339mil)(6106.968mil,2211.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H1-1(6073.504mil,2227.087mil) on Component Side And Track (6103.032mil,2242.835mil)(6106.968mil,2242.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H1-2(6136.496mil,2227.087mil) on Component Side And Track (6103.032mil,2211.339mil)(6106.968mil,2211.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8_H1-2(6136.496mil,2227.087mil) on Component Side And Track (6103.032mil,2242.835mil)(6106.968mil,2242.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H2-1(5838.504mil,2226.496mil) on Component Side And Track (5868.032mil,2210.748mil)(5871.968mil,2210.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H2-1(5838.504mil,2226.496mil) on Component Side And Track (5868.032mil,2242.244mil)(5871.968mil,2242.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H2-2(5901.496mil,2226.496mil) on Component Side And Track (5868.032mil,2210.748mil)(5871.968mil,2210.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8_H2-2(5901.496mil,2226.496mil) on Component Side And Track (5868.032mil,2242.244mil)(5871.968mil,2242.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H3-1(5603.504mil,2227.244mil) on Component Side And Track (5633.032mil,2211.496mil)(5636.968mil,2211.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H3-1(5603.504mil,2227.244mil) on Component Side And Track (5633.032mil,2242.992mil)(5636.968mil,2242.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H3-2(5666.496mil,2227.244mil) on Component Side And Track (5633.032mil,2211.496mil)(5636.968mil,2211.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8_H3-2(5666.496mil,2227.244mil) on Component Side And Track (5633.032mil,2242.992mil)(5636.968mil,2242.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H4-1(5368.504mil,2226.496mil) on Component Side And Track (5398.032mil,2210.748mil)(5401.968mil,2210.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H4-1(5368.504mil,2226.496mil) on Component Side And Track (5398.032mil,2242.244mil)(5401.968mil,2242.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8_H4-2(5431.496mil,2226.496mil) on Component Side And Track (5398.032mil,2210.748mil)(5401.968mil,2210.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8_H4-2(5431.496mil,2226.496mil) on Component Side And Track (5398.032mil,2242.244mil)(5401.968mil,2242.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H1-1(6135mil,2618.583mil) on Component Side And Track (6119.252mil,2585.118mil)(6119.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_H1-1(6135mil,2618.583mil) on Component Side And Track (6150.748mil,2585.118mil)(6150.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H1-2(6135mil,2555.591mil) on Component Side And Track (6119.252mil,2585.118mil)(6119.252mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H1-2(6135mil,2555.591mil) on Component Side And Track (6150.748mil,2585.118mil)(6150.748mil,2589.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H2-1(5900mil,2617.992mil) on Component Side And Track (5884.252mil,2584.528mil)(5884.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_H2-1(5900mil,2617.992mil) on Component Side And Track (5915.748mil,2584.528mil)(5915.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H2-2(5900mil,2555mil) on Component Side And Track (5884.252mil,2584.528mil)(5884.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H2-2(5900mil,2555mil) on Component Side And Track (5915.748mil,2584.528mil)(5915.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H3-1(5665mil,2618.74mil) on Component Side And Track (5649.252mil,2585.276mil)(5649.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_H3-1(5665mil,2618.74mil) on Component Side And Track (5680.748mil,2585.276mil)(5680.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H3-2(5665mil,2555.748mil) on Component Side And Track (5649.252mil,2585.276mil)(5649.252mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H3-2(5665mil,2555.748mil) on Component Side And Track (5680.748mil,2585.276mil)(5680.748mil,2589.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H4-1(5430mil,2617.992mil) on Component Side And Track (5414.252mil,2584.528mil)(5414.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_H4-1(5430mil,2617.992mil) on Component Side And Track (5445.748mil,2584.528mil)(5445.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H4-2(5430mil,2555mil) on Component Side And Track (5414.252mil,2584.528mil)(5414.252mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_H4-2(5430mil,2555mil) on Component Side And Track (5445.748mil,2584.528mil)(5445.748mil,2588.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S1-1(4917.48mil,1097.165mil) on Component Side And Track (4948.937mil,1093.11mil)(4953.937mil,1093.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S1-1(4917.48mil,1229.055mil) on Component Side And Track (4948.937mil,1233.11mil)(4953.937mil,1233.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S1-2(4860.394mil,1097.165mil) on Component Side And Track (4823.937mil,1093.11mil)(4828.937mil,1093.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S1-2(4860.394mil,1229.055mil) on Component Side And Track (4823.937mil,1233.11mil)(4828.937mil,1233.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-1(3373.032mil,1070.177mil) on Component Side And Track (3404.489mil,1066.122mil)(3409.489mil,1066.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-1(3373.032mil,1202.067mil) on Component Side And Track (3404.489mil,1206.122mil)(3409.489mil,1206.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-2(3315.945mil,1070.177mil) on Component Side And Track (3279.489mil,1066.122mil)(3284.489mil,1066.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad S2-2(3315.945mil,1202.067mil) on Component Side And Track (3279.489mil,1206.122mil)(3284.489mil,1206.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP1_H4-1(5390mil,1555.374mil) on Multi-Layer And Text "A" (6165mil,1320mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :790

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2065.334mil,2345.059mil) on Top Overlay And Text "U8" (2050mil,2320mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.404mil < 10mil) Between Arc (3387.756mil,1832.067mil) on Top Overlay And Text "U6" (3305mil,1815mil) on Top Overlay Silk Text to Silk Clearance [7.405mil]
   Violation between Silk To Silk Clearance Constraint: (8.894mil < 10mil) Between Arc (4815mil,1824.783mil) on Top Overlay And Text "U5" (4730mil,1810mil) on Top Overlay Silk Text to Silk Clearance [8.894mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (3728.229mil,2252.52mil) on Top Overlay And Track (3758.229mil,2222.52mil)(3758.229mil,2422.52mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (3708.229mil,2352.52mil) on Top Overlay And Track (3758.229mil,2222.52mil)(3758.229mil,2422.52mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "3" (3968.229mil,2252.52mil) on Top Overlay And Track (3958.229mil,2222.52mil)(3958.229mil,2422.52mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "4" (3968.229mil,2352.52mil) on Top Overlay And Track (3958.229mil,2222.52mil)(3958.229mil,2422.52mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "A" (2095mil,2380mil) on Top Overlay And Text "C29" (2915mil,2520mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.526mil < 10mil) Between Text "Acoustics" (5235mil,1367.598mil) on Top Overlay And Text "R42" (5150mil,1401.102mil) on Top Overlay Silk Text to Silk Clearance [2.526mil]
   Violation between Silk To Silk Clearance Constraint: (3.162mil < 10mil) Between Text "Acoustics" (5235mil,1367.598mil) on Top Overlay And Text "R43" (5150mil,1340mil) on Top Overlay Silk Text to Silk Clearance [3.162mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Acoustics" (5235mil,1367.598mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "C17" (5145mil,1885mil) on Top Overlay And Text "C36" (5145mil,1845mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "C17" (5145mil,1885mil) on Top Overlay And Text "X1" (5150mil,1925mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.524mil < 10mil) Between Text "C17" (5145mil,1885mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [7.524mil]
   Violation between Silk To Silk Clearance Constraint: (7.524mil < 10mil) Between Text "C18" (5145mil,2098.465mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [7.524mil]
   Violation between Silk To Silk Clearance Constraint: (9.754mil < 10mil) Between Text "C19" (4785mil,1317.48mil) on Top Overlay And Track (4708.819mil,1364.724mil)(4830.866mil,1364.724mil) on Top Overlay Silk Text to Silk Clearance [9.754mil]
   Violation between Silk To Silk Clearance Constraint: (8.317mil < 10mil) Between Text "C33" (4850mil,1600mil) on Top Overlay And Track (4888.032mil,1644.744mil)(4891.969mil,1644.744mil) on Top Overlay Silk Text to Silk Clearance [8.317mil]
   Violation between Silk To Silk Clearance Constraint: (2.526mil < 10mil) Between Text "C34" (5145mil,1781.929mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [2.526mil]
   Violation between Silk To Silk Clearance Constraint: (2.526mil < 10mil) Between Text "C36" (5145mil,1845mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [2.526mil]
   Violation between Silk To Silk Clearance Constraint: (0.408mil < 10mil) Between Text "C37" (4773.709mil,2485.488mil) on Top Overlay And Track (4826.929mil,2479.252mil)(4830.866mil,2479.252mil) on Top Overlay Silk Text to Silk Clearance [0.408mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C37" (4773.709mil,2485.488mil) on Top Overlay And Track (4826.929mil,2510.748mil)(4830.866mil,2510.748mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.526mil < 10mil) Between Text "C43" (5140mil,2205mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [7.526mil]
   Violation between Silk To Silk Clearance Constraint: (8.474mil < 10mil) Between Text "C44" (5140mil,2260mil) on Top Overlay And Text "FB1" (5194mil,2303.465mil) on Top Overlay Silk Text to Silk Clearance [8.474mil]
   Violation between Silk To Silk Clearance Constraint: (7.526mil < 10mil) Between Text "C44" (5140mil,2260mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [7.526mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "D1" (1900mil,1640mil) on Top Overlay And Text "D3" (1900mil,1600mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "D11" (4795mil,2618.488mil) on Top Overlay And Track (4854.514mil,2664.646mil)(4870.262mil,2664.646mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
   Violation between Silk To Silk Clearance Constraint: (8.402mil < 10mil) Between Text "D14" (5110mil,1254.252mil) on Top Overlay And Track (5087.441mil,1240.85mil)(5150.433mil,1240.85mil) on Top Overlay Silk Text to Silk Clearance [8.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.409mil < 10mil) Between Text "D14" (5110mil,1254.252mil) on Top Overlay And Track (5150.433mil,1214.016mil)(5150.433mil,1240.85mil) on Top Overlay Silk Text to Silk Clearance [8.409mil]
   Violation between Silk To Silk Clearance Constraint: (6.138mil < 10mil) Between Text "D15" (3425mil,1221.26mil) on Top Overlay And Track (3439.489mil,1182.862mil)(3439.489mil,1210.122mil) on Top Overlay Silk Text to Silk Clearance [6.138mil]
   Violation between Silk To Silk Clearance Constraint: (6.138mil < 10mil) Between Text "D15" (3425mil,1221.26mil) on Top Overlay And Track (3439.489mil,1210.122mil)(3502.481mil,1210.122mil) on Top Overlay Silk Text to Silk Clearance [6.138mil]
   Violation between Silk To Silk Clearance Constraint: (8.43mil < 10mil) Between Text "D15" (3425mil,1221.26mil) on Top Overlay And Track (3502.481mil,1183.287mil)(3502.481mil,1210.122mil) on Top Overlay Silk Text to Silk Clearance [8.43mil]
   Violation between Silk To Silk Clearance Constraint: (8.884mil < 10mil) Between Text "D16" (3528.032mil,1221.26mil) on Top Overlay And Track (3521.516mil,1181.74mil)(3521.516mil,1209mil) on Top Overlay Silk Text to Silk Clearance [8.884mil]
   Violation between Silk To Silk Clearance Constraint: (7.26mil < 10mil) Between Text "D16" (3528.032mil,1221.26mil) on Top Overlay And Track (3521.516mil,1209mil)(3584.508mil,1209mil) on Top Overlay Silk Text to Silk Clearance [7.26mil]
   Violation between Silk To Silk Clearance Constraint: (7.751mil < 10mil) Between Text "D16" (3528.032mil,1221.26mil) on Top Overlay And Track (3584.508mil,1182.165mil)(3584.508mil,1209mil) on Top Overlay Silk Text to Silk Clearance [7.751mil]
   Violation between Silk To Silk Clearance Constraint: (3.768mil < 10mil) Between Text "D2" (4160mil,2512.638mil) on Top Overlay And Track (4128.504mil,2476.74mil)(4128.504mil,2504mil) on Top Overlay Silk Text to Silk Clearance [3.768mil]
   Violation between Silk To Silk Clearance Constraint: (3.638mil < 10mil) Between Text "D2" (4160mil,2512.638mil) on Top Overlay And Track (4128.504mil,2504mil)(4191.496mil,2504mil) on Top Overlay Silk Text to Silk Clearance [3.638mil]
   Violation between Silk To Silk Clearance Constraint: (3.657mil < 10mil) Between Text "D4" (4084.071mil,2512.638mil) on Top Overlay And Track (4053.504mil,2476.74mil)(4053.504mil,2504mil) on Top Overlay Silk Text to Silk Clearance [3.657mil]
   Violation between Silk To Silk Clearance Constraint: (3.638mil < 10mil) Between Text "D4" (4084.071mil,2512.638mil) on Top Overlay And Track (4053.504mil,2504mil)(4116.496mil,2504mil) on Top Overlay Silk Text to Silk Clearance [3.638mil]
   Violation between Silk To Silk Clearance Constraint: (2.293mil < 10mil) Between Text "D6" (4792.388mil,2905mil) on Top Overlay And Text "D8" (4792.388mil,2867.716mil) on Top Overlay Silk Text to Silk Clearance [2.293mil]
   Violation between Silk To Silk Clearance Constraint: (2.352mil < 10mil) Between Text "D6" (4792.388mil,2905mil) on Top Overlay And Track (4533.032mil,2942.795mil)(4931.654mil,2942.795mil) on Top Overlay Silk Text to Silk Clearance [2.352mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "D7" (5020mil,3170mil) on Top Overlay And Text "D9" (4980mil,3170mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (6.127mil < 10mil) Between Text "J5" (4334.803mil,1590mil) on Top Overlay And Track (4334.803mil,1364.724mil)(4334.803mil,1577.323mil) on Top Overlay Silk Text to Silk Clearance [6.127mil]
   Violation between Silk To Silk Clearance Constraint: (5.177mil < 10mil) Between Text "J5" (4334.803mil,1590mil) on Top Overlay And Track (4334.803mil,1577.323mil)(4456.851mil,1577.323mil) on Top Overlay Silk Text to Silk Clearance [5.177mil]
   Violation between Silk To Silk Clearance Constraint: (8.976mil < 10mil) Between Text "J7" (2785mil,1195mil) on Top Overlay And Track (2818.091mil,1160.099mil)(2818.091mil,1179.902mil) on Top Overlay Silk Text to Silk Clearance [8.976mil]
   Violation between Silk To Silk Clearance Constraint: (8.976mil < 10mil) Between Text "J7" (2785mil,1195mil) on Top Overlay And Track (2818.091mil,1179.902mil)(2841.752mil,1179.902mil) on Top Overlay Silk Text to Silk Clearance [8.976mil]
   Violation between Silk To Silk Clearance Constraint: (8.256mil < 10mil) Between Text "MCU
Acoustics" (4395mil,1920mil) on Top Overlay And Track (4854.37mil,1785.413mil)(4854.37mil,2285.413mil) on Top Overlay Silk Text to Silk Clearance [8.256mil]
   Violation between Silk To Silk Clearance Constraint: (3.917mil < 10mil) Between Text "P6" (3900mil,2432.874mil) on Top Overlay And Track (3758.229mil,2422.52mil)(3958.229mil,2422.52mil) on Top Overlay Silk Text to Silk Clearance [3.917mil]
   Violation between Silk To Silk Clearance Constraint: (4.484mil < 10mil) Between Text "Q2" (3295mil,1415mil) on Top Overlay And Track (3311.497mil,1455.807mil)(3311.497mil,1487.303mil) on Top Overlay Silk Text to Silk Clearance [4.484mil]
   Violation between Silk To Silk Clearance Constraint: (4.38mil < 10mil) Between Text "Q2" (3295mil,1415mil) on Top Overlay And Track (3311.497mil,1455.807mil)(3342.993mil,1455.807mil) on Top Overlay Silk Text to Silk Clearance [4.38mil]
   Violation between Silk To Silk Clearance Constraint: (4.812mil < 10mil) Between Text "Q5" (4325mil,2565mil) on Top Overlay And Track (4327.441mil,2605.945mil)(4327.441mil,2637.441mil) on Top Overlay Silk Text to Silk Clearance [4.812mil]
   Violation between Silk To Silk Clearance Constraint: (4.518mil < 10mil) Between Text "Q5" (4325mil,2565mil) on Top Overlay And Track (4327.441mil,2605.945mil)(4358.937mil,2605.945mil) on Top Overlay Silk Text to Silk Clearance [4.518mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "R29" (1985mil,1640mil) on Top Overlay And Text "R31" (1985mil,1600mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.825mil < 10mil) Between Text "R30" (4220mil,2234.508mil) on Top Overlay And Track (4175.748mil,2268.032mil)(4175.748mil,2271.968mil) on Top Overlay Silk Text to Silk Clearance [7.825mil]
   Violation between Silk To Silk Clearance Constraint: (4.808mil < 10mil) Between Text "R32" (4059.331mil,2242.274mil) on Top Overlay And Track (4069.252mil,2268.032mil)(4069.252mil,2271.968mil) on Top Overlay Silk Text to Silk Clearance [4.808mil]
   Violation between Silk To Silk Clearance Constraint: (6.555mil < 10mil) Between Text "R33" (1800mil,2865mil) on Top Overlay And Track (1812.992mil,2903.032mil)(1812.992mil,2906.968mil) on Top Overlay Silk Text to Silk Clearance [6.555mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R42" (5150mil,1401.102mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R43" (5150mil,1340mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.526mil < 10mil) Between Text "R52" (5140mil,2150mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [7.526mil]
   Violation between Silk To Silk Clearance Constraint: (6.437mil < 10mil) Between Text "S1" (4810mil,1190mil) on Top Overlay And Track (4823.937mil,1093.11mil)(4823.937mil,1233.11mil) on Top Overlay Silk Text to Silk Clearance [6.437mil]
   Violation between Silk To Silk Clearance Constraint: (6.782mil < 10mil) Between Text "S1" (4810mil,1190mil) on Top Overlay And Track (4823.937mil,1233.11mil)(4828.937mil,1233.11mil) on Top Overlay Silk Text to Silk Clearance [6.782mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TAUV
Management
Board" (5235mil,1000mil) on Top Overlay And Track (5235mil,1000mil)(5235mil,2848.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :61

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room H3 (Bounding Region = (5470mil, 1490.748mil, 5710mil, 2822.244mil) (InComponentClass('H3'))
Rule Violations :0

Processing Rule : Room H4 (Bounding Region = (5235mil, 1490mil, 5475mil, 2821.496mil) (InComponentClass('H4'))
Rule Violations :0

Processing Rule : Room H2 (Bounding Region = (5705mil, 1490mil, 5945mil, 2821.496mil) (InComponentClass('H2'))
Rule Violations :0

Processing Rule : Room H1 (Bounding Region = (5940mil, 1490.591mil, 6180mil, 2822.087mil) (InComponentClass('H1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1093
Waived Violations : 0
Time Elapsed        : 00:00:03