<dec f='llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h' l='544' type='int64_t'/>
<offset>128</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h' l='534'>/// Byte offset (possibly negative) from start of amd_kernel_code_t
  /// object to kernel&apos;s entry point instruction. The actual code for
  /// the kernel is required to be 256 byte aligned to match hardware
  /// requirements (SQ cache line is 16). The code must be position
  /// independent code (PIC) for AMD devices to give runtime the
  /// option of copying code to discrete GPU memory or APU L2
  /// cache. The Finalizer should endeavour to allocate all kernel
  /// machine code in contiguous memory pages so that a device
  /// pre-fetcher will tend to only pre-fetch Kernel Code objects,
  /// improving cache performance.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='439' u='w' c='_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_sPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='r' c='_ZL15getPrinterTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='a' c='_ZL15getPrinterTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='r' c='_ZL15getPrinterTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='a' c='_ZL15getPrinterTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='r' c='_ZL14getParserTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='a' c='_ZL14getParserTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='r' c='_ZL14getParserTablev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h' l='74' u='a' c='_ZL14getParserTablev'/>
