{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@158:168@HdlIdDef", "  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@97:107", "\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg               streaming_on;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@157:167", "  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@163:173", "  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@95:105", "  reg     [31:0]    delay_counter = 'd0;\n  reg               triggered = 'd0;\n\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@161:171", "  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@162:172", "  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@100:110", "  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg               streaming_on;\n\n  reg     [15:0]    adc_data_m2 = 'd0;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@160:170", "  reg               trigger_out_mixed;\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@94:104", "\n  reg     [31:0]    delay_counter = 'd0;\n  reg               triggered = 'd0;\n\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@98:108", "  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg               streaming_on;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@166:176", "  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@156:166", "\n  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n  reg               up_triggered;\n  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@99:109", "  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg               streaming_on;\n\n  reg     [15:0]    adc_data_m2 = 'd0;\n"]], "Diff Content": {"Delete": [[163, "  reg               up_triggered_d2;\n"]], "Add": []}}