// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        src_mat_420_dout,
        src_mat_420_empty_n,
        src_mat_420_read,
        p_read2,
        p_read3,
        dst_mat_421_din,
        dst_mat_421_full_n,
        dst_mat_421_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [23:0] src_mat_420_dout;
input   src_mat_420_empty_n;
output   src_mat_420_read;
input  [31:0] p_read2;
input  [31:0] p_read3;
output  [23:0] dst_mat_421_din;
input   dst_mat_421_full_n;
output   dst_mat_421_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_mat_420_read;
reg dst_mat_421_write;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] trunc_ln305_fu_247_p1;
reg   [15:0] trunc_ln305_reg_837;
wire   [15:0] trunc_ln306_fu_251_p1;
reg   [15:0] trunc_ln306_reg_842;
wire   [32:0] tmp_fu_285_p3;
reg   [32:0] tmp_reg_847;
wire    ap_CS_fsm_state2;
wire   [63:0] xnew_fu_293_p3;
reg   [63:0] xnew_reg_852;
wire   [47:0] trunc_ln712_fu_301_p1;
reg   [47:0] trunc_ln712_reg_857;
wire    ap_CS_fsm_state3;
wire   [63:0] ynew_fu_305_p3;
reg   [63:0] ynew_reg_862;
wire   [47:0] trunc_ln712_1_fu_313_p1;
reg   [47:0] trunc_ln712_1_reg_867;
wire    ap_CS_fsm_state4;
reg   [21:0] conv_i_i_i322_i_cast_reg_872;
reg   [37:0] conv_i_i10_i309_i2_reg_877;
wire   [31:0] loop_row_count_fu_341_p3;
reg   [31:0] loop_row_count_reg_882;
wire    ap_CS_fsm_state5;
wire   [31:0] loop_col_count_fu_351_p3;
reg   [31:0] loop_col_count_reg_887;
wire   [31:0] sub272_fu_357_p2;
reg   [31:0] sub272_reg_892;
wire   [31:0] tmp_V_fu_362_p2;
reg   [31:0] tmp_V_reg_897;
wire   [42:0] conv_i_i10_i309_i2_cast_fu_367_p1;
reg   [42:0] conv_i_i10_i309_i2_cast_reg_902;
wire   [53:0] shl_i_i_i_i233_i_fu_375_p3;
reg   [53:0] shl_i_i_i_i233_i_reg_907;
wire   [53:0] shl_i_i_i_i_i_fu_383_p3;
reg   [53:0] shl_i_i_i_i_i_reg_912;
wire   [41:0] indexx_pre_V_1_fu_395_p3;
reg   [41:0] indexx_pre_V_1_reg_917;
wire   [41:0] shl_i_i_i216_i_fu_407_p3;
reg   [41:0] shl_i_i_i216_i_reg_922;
wire   [21:0] sub_ln902_fu_415_p2;
reg   [21:0] sub_ln902_reg_927;
wire   [0:0] slt_fu_443_p2;
reg   [0:0] slt_reg_938;
wire    ap_CS_fsm_state7;
wire   [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;
reg  signed [41:0] indexy_pre_comp_V_reg_943;
wire    ap_CS_fsm_state13;
wire   [0:0] cmp_i_i235_i_fu_456_p2;
reg   [0:0] cmp_i_i235_i_reg_950;
wire   [0:0] icmp_ln902_fu_461_p2;
reg   [0:0] icmp_ln902_reg_955;
wire   [38:0] empty_44_fu_518_p1;
reg   [38:0] empty_44_reg_960;
wire    ap_CS_fsm_state14;
reg   [0:0] tmp_9_reg_965;
wire   [23:0] trunc_ln394_fu_530_p1;
reg   [23:0] trunc_ln394_reg_970;
wire   [16:0] ret_V_35_fu_541_p3;
reg   [16:0] ret_V_35_reg_975;
wire   [0:0] cmp89_fu_552_p2;
reg   [0:0] cmp89_reg_984;
wire    ap_CS_fsm_state15;
wire   [31:0] op2_assign_fu_557_p2;
reg   [31:0] op2_assign_reg_992;
wire   [0:0] rev124_fu_563_p2;
reg   [0:0] rev124_reg_999;
wire   [0:0] cmp277_fu_568_p2;
reg   [0:0] cmp277_reg_1005;
wire   [31:0] op2_assign_1_fu_573_p2;
reg   [31:0] op2_assign_1_reg_1011;
wire   [0:0] xor_ln1076_fu_588_p2;
reg   [0:0] xor_ln1076_reg_1017;
wire   [31:0] first_row_index_fu_606_p2;
reg   [31:0] first_row_index_reg_1031;
wire    ap_CS_fsm_state17;
reg   [11:0] line_buffer_V_address0;
reg    line_buffer_V_ce0;
reg    line_buffer_V_we0;
reg   [23:0] line_buffer_V_d0;
reg    line_buffer_V_ce1;
wire   [23:0] line_buffer_V_q1;
reg    line_buffer_V_ce2;
wire   [23:0] line_buffer_V_q2;
reg   [11:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
reg    line_buffer_V_1_we0;
reg   [23:0] line_buffer_V_1_d0;
reg    line_buffer_V_1_ce1;
wire   [23:0] line_buffer_V_1_q1;
reg    line_buffer_V_1_ce2;
wire   [23:0] line_buffer_V_1_q2;
wire    grp_xfUDivResize_fu_172_ap_start;
wire    grp_xfUDivResize_fu_172_ap_done;
wire    grp_xfUDivResize_fu_172_ap_idle;
wire    grp_xfUDivResize_fu_172_ap_ready;
reg   [63:0] grp_xfUDivResize_fu_172_in_n;
reg   [15:0] grp_xfUDivResize_fu_172_in_d;
wire   [63:0] grp_xfUDivResize_fu_172_ap_return;
reg   [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex;
reg   [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_idle;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_idle;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1;
wire   [11:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s;
wire   [23:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld;
wire   [16:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out_ap_vld;
wire   [16:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out_ap_vld;
wire   [31:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1;
wire   [47:0] grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2;
wire    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce;
reg    grp_xfUDivResize_fu_172_ap_start_reg;
reg    ap_block_state3_on_subcall_done;
reg    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg;
reg    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg;
wire    ap_CS_fsm_state16;
reg   [23:0] read_pixel_fu_104;
reg   [31:0] read_rows_count_fu_108;
wire   [31:0] read_rows_count_2_fu_697_p3;
wire    ap_CS_fsm_state18;
reg   [31:0] output_rows_count_fu_112;
wire   [31:0] output_rows_count_1_fu_654_p3;
reg   [31:0] first_row_index_1_fu_116;
wire   [31:0] first_row_index_4_fu_710_p3;
reg   [31:0] i_2_fu_120;
wire   [31:0] i_3_fu_428_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln387_fu_423_p2;
reg   [16:0] nextYScale_V_fu_124;
reg   [16:0] indexy_V_fu_128;
wire   [0:0] icmp_ln359_fu_337_p2;
wire   [0:0] icmp_ln361_fu_347_p2;
wire   [31:0] i_op_assign_fu_370_p2;
wire   [19:0] empty_42_fu_391_p1;
wire   [19:0] empty_43_fu_403_p1;
wire  signed [41:0] trunc_ln392_fu_448_p0;
wire  signed [41:0] conv_i_i255_i_fu_452_p0;
wire  signed [53:0] conv_i_i255_i_fu_452_p1;
wire   [21:0] trunc_ln392_fu_448_p1;
wire  signed [42:0] conv_i_i_i300_i_fu_466_p1;
wire   [42:0] p_Val2_s_fu_469_p2;
wire   [16:0] ret_V_cast_fu_474_p4;
wire   [0:0] tmp_8_fu_492_p3;
wire   [41:0] spec_select275_fu_505_p3;
wire   [41:0] indexy_pre_V_fu_510_p3;
wire   [16:0] add_i_i_i_i_i286_i_fu_499_p2;
wire   [0:0] tmp_7_fu_484_p3;
wire   [16:0] select_ln901_fu_534_p3;
wire   [31:0] zext_ln1076_1_fu_579_p1;
wire   [0:0] icmp_ln1076_1_fu_582_p2;
wire   [31:0] zext_ln1064_fu_617_p1;
wire   [0:0] icmp_ln1064_fu_621_p2;
wire   [0:0] and_ln514_fu_626_p2;
wire   [0:0] icmp_ln1064_1_fu_631_p2;
wire   [0:0] or_ln514_fu_636_p2;
wire   [31:0] add_ln516_fu_642_p2;
wire   [31:0] select_ln514_fu_647_p3;
wire   [31:0] zext_ln1076_fu_660_p1;
wire   [0:0] icmp_ln527_fu_669_p2;
wire   [31:0] read_rows_count_1_fu_681_p2;
wire   [0:0] icmp_ln1076_fu_664_p2;
wire   [0:0] and_ln1076_fu_692_p2;
wire   [31:0] sel_tmp1_fu_686_p3;
wire   [31:0] first_row_index_2_fu_674_p3;
wire   [31:0] first_row_index_3_fu_704_p3;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_xfUDivResize_fu_172_ap_start_reg = 1'b0;
#0 grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg = 1'b0;
#0 grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg = 1'b0;
end

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_address0),
    .ce0(line_buffer_V_ce0),
    .we0(line_buffer_V_we0),
    .d0(line_buffer_V_d0),
    .address1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1),
    .ce1(line_buffer_V_ce1),
    .q1(line_buffer_V_q1),
    .address2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2),
    .ce2(line_buffer_V_ce2),
    .q2(line_buffer_V_q2)
);

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .we0(line_buffer_V_1_we0),
    .d0(line_buffer_V_1_d0),
    .address1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1),
    .ce1(line_buffer_V_1_ce1),
    .q1(line_buffer_V_1_q1),
    .address2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2),
    .ce2(line_buffer_V_1_ce2),
    .q2(line_buffer_V_1_q2)
);

resize_accel_xfUDivResize grp_xfUDivResize_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfUDivResize_fu_172_ap_start),
    .ap_done(grp_xfUDivResize_fu_172_ap_done),
    .ap_idle(grp_xfUDivResize_fu_172_ap_idle),
    .ap_ready(grp_xfUDivResize_fu_172_ap_ready),
    .in_n(grp_xfUDivResize_fu_172_in_n),
    .in_d(grp_xfUDivResize_fu_172_in_d),
    .ap_return(grp_xfUDivResize_fu_172_ap_return)
);

resize_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .currindex(grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex),
    .inscale(grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale),
    .ap_return(grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return),
    .ap_ce(grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce)
);

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2 grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start),
    .ap_done(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done),
    .ap_idle(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_idle),
    .ap_ready(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready),
    .src_mat_420_dout(src_mat_420_dout),
    .src_mat_420_empty_n(src_mat_420_empty_n),
    .src_mat_420_read(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read),
    .bound(tmp_reg_847),
    .p_read1(p_read1),
    .line_buffer_V_address0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0),
    .line_buffer_V_ce0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0),
    .line_buffer_V_we0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0),
    .line_buffer_V_d0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0),
    .line_buffer_V_1_address0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0),
    .line_buffer_V_1_ce0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0),
    .line_buffer_V_1_we0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0),
    .line_buffer_V_1_d0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0)
);

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5 grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start),
    .ap_done(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done),
    .ap_idle(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_idle),
    .ap_ready(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready),
    .src_mat_420_dout(src_mat_420_dout),
    .src_mat_420_empty_n(src_mat_420_empty_n),
    .src_mat_420_read(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read),
    .dst_mat_421_din(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din),
    .dst_mat_421_full_n(dst_mat_421_full_n),
    .dst_mat_421_write(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write),
    .indexy_V(indexy_V_fu_128),
    .nextYScale_V(nextYScale_V_fu_124),
    .ret_V_35(ret_V_35_reg_975),
    .loop_col_count(loop_col_count_reg_887),
    .cmp273(rev124_reg_999),
    .line_buffer_V_address0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0),
    .line_buffer_V_ce0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0),
    .line_buffer_V_we0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0),
    .line_buffer_V_d0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0),
    .line_buffer_V_address1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1),
    .line_buffer_V_ce1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1),
    .line_buffer_V_q1(line_buffer_V_q1),
    .line_buffer_V_address2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2),
    .line_buffer_V_ce2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2),
    .line_buffer_V_q2(line_buffer_V_q2),
    .line_buffer_V_1_address0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0),
    .line_buffer_V_1_ce0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0),
    .line_buffer_V_1_we0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0),
    .line_buffer_V_1_d0(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0),
    .line_buffer_V_1_address1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1),
    .line_buffer_V_1_ce1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1),
    .line_buffer_V_1_q1(line_buffer_V_1_q1),
    .line_buffer_V_1_address2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2),
    .line_buffer_V_1_ce2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2),
    .line_buffer_V_1_q2(line_buffer_V_1_q2),
    .tmp_V(tmp_V_reg_897),
    .first_row_index_5(first_row_index_1_fu_116),
    .trunc_ln3(trunc_ln712_reg_857),
    .indexy_pre_V(empty_44_reg_960),
    .p_Result_s(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s),
    .trunc_ln5(trunc_ln394_reg_970),
    .shl_i_i_i_i_i(shl_i_i_i_i_i_reg_912),
    .indexx_pre_V_1(indexx_pre_V_1_reg_917),
    .cmp89(cmp89_reg_984),
    .p_read1(p_read1),
    .icmp_ln1076_1(xor_ln1076_reg_1017),
    .op2_assign_1(op2_assign_1_reg_1011),
    .op2_assign(op2_assign_reg_992),
    .cmp277(cmp277_reg_1005),
    .p_read3(p_read3),
    .read_pixel_1_out_i(read_pixel_fu_104),
    .read_pixel_1_out_o(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o),
    .read_pixel_1_out_o_ap_vld(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld),
    .indexy_V_1_out(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out),
    .indexy_V_1_out_ap_vld(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out_ap_vld),
    .nextYScale_V_1_out(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out),
    .nextYScale_V_1_out_ap_vld(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out_ap_vld),
    .grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1),
    .grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2),
    .grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0(grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return),
    .grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready == 1'b1)) begin
            grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= 1'b1;
        end else if ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready == 1'b1)) begin
            grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfUDivResize_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_xfUDivResize_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_xfUDivResize_fu_172_ap_ready == 1'b1)) begin
            grp_xfUDivResize_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_row_index_1_fu_116 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        first_row_index_1_fu_116 <= first_row_index_4_fu_710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_2_fu_120 <= 32'd0;
    end else if (((icmp_ln387_fu_423_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_fu_120 <= i_3_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indexy_V_fu_128 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indexy_V_fu_128 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nextYScale_V_fu_124 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        nextYScale_V_fu_124 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        output_rows_count_fu_112 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        output_rows_count_fu_112 <= output_rows_count_1_fu_654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_rows_count_fu_108 <= 32'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        read_rows_count_fu_108 <= read_rows_count_2_fu_697_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        cmp277_reg_1005 <= cmp277_fu_568_p2;
        cmp89_reg_984 <= cmp89_fu_552_p2;
        op2_assign_1_reg_1011 <= op2_assign_1_fu_573_p2;
        op2_assign_reg_992 <= op2_assign_fu_557_p2;
        rev124_reg_999 <= rev124_fu_563_p2;
        xor_ln1076_reg_1017 <= xor_ln1076_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        cmp_i_i235_i_reg_950 <= cmp_i_i235_i_fu_456_p2;
        icmp_ln902_reg_955 <= icmp_ln902_fu_461_p2;
        indexy_pre_comp_V_reg_943 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_i_i10_i309_i2_cast_reg_902[37 : 0] <= conv_i_i10_i309_i2_cast_fu_367_p1[37 : 0];
        indexx_pre_V_1_reg_917[41 : 22] <= indexx_pre_V_1_fu_395_p3[41 : 22];
        loop_col_count_reg_887 <= loop_col_count_fu_351_p3;
        loop_row_count_reg_882 <= loop_row_count_fu_341_p3;
        shl_i_i_i216_i_reg_922[41 : 22] <= shl_i_i_i216_i_fu_407_p3[41 : 22];
        shl_i_i_i_i233_i_reg_907[53 : 22] <= shl_i_i_i_i233_i_fu_375_p3[53 : 22];
        shl_i_i_i_i_i_reg_912[53 : 22] <= shl_i_i_i_i_i_fu_383_p3[53 : 22];
        sub272_reg_892 <= sub272_fu_357_p2;
        sub_ln902_reg_927 <= sub_ln902_fu_415_p2;
        tmp_V_reg_897 <= tmp_V_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_i_i10_i309_i2_reg_877 <= {{grp_xfUDivResize_fu_172_ap_return[47:10]}};
        conv_i_i_i322_i_cast_reg_872 <= {{grp_xfUDivResize_fu_172_ap_return[31:10]}};
        trunc_ln712_1_reg_867 <= trunc_ln712_1_fu_313_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_44_reg_960 <= empty_44_fu_518_p1;
        ret_V_35_reg_975 <= ret_V_35_fu_541_p3;
        tmp_9_reg_965 <= indexy_pre_V_fu_510_p3[32'd41];
        trunc_ln394_reg_970 <= trunc_ln394_fu_530_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (cmp89_reg_984 == 1'd1))) begin
        first_row_index_reg_1031 <= first_row_index_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        read_pixel_fu_104 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        slt_reg_938 <= slt_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_reg_847[32 : 1] <= tmp_fu_285_p3[32 : 1];
        xnew_reg_852[63 : 32] <= xnew_fu_293_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln305_reg_837 <= trunc_ln305_fu_247_p1;
        trunc_ln306_reg_842 <= trunc_ln306_fu_251_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln712_reg_857 <= trunc_ln712_fu_301_p1;
        ynew_reg_862[63 : 32] <= ynew_fu_305_p3[63 : 32];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xfUDivResize_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln387_fu_423_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln387_fu_423_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dst_mat_421_write = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write;
    end else begin
        dst_mat_421_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex = output_rows_count_fu_112;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale = trunc_ln712_1_reg_867;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_xfUDivResize_fu_172_in_d = trunc_ln306_reg_842;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xfUDivResize_fu_172_in_d = trunc_ln305_reg_837;
    end else begin
        grp_xfUDivResize_fu_172_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_xfUDivResize_fu_172_in_n = ynew_reg_862;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xfUDivResize_fu_172_in_n = xnew_reg_852;
    end else begin
        grp_xfUDivResize_fu_172_in_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_address0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_1_address0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0;
    end else begin
        line_buffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_ce0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_1_ce0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_ce1 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_ce2 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2;
    end else begin
        line_buffer_V_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_d0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_1_d0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0;
    end else begin
        line_buffer_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_1_we0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_1_we0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0;
    end else begin
        line_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_address0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_address0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0;
    end else begin
        line_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_ce0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_ce0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0;
    end else begin
        line_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_ce1 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1;
    end else begin
        line_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_ce2 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2;
    end else begin
        line_buffer_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_d0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_d0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0;
    end else begin
        line_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_V_we0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_V_we0 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0;
    end else begin
        line_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        src_mat_420_read = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        src_mat_420_read = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read;
    end else begin
        src_mat_420_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_xfUDivResize_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln387_fu_423_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i_i_i_i286_i_fu_499_p2 = (ret_V_cast_fu_474_p4 + 17'd1);

assign add_ln516_fu_642_p2 = (output_rows_count_fu_112 + 32'd1);

assign and_ln1076_fu_692_p2 = (icmp_ln1076_fu_664_p2 & cmp89_reg_984);

assign and_ln514_fu_626_p2 = (icmp_ln1064_fu_621_p2 & cmp277_reg_1005);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done == 1'b0) | (grp_xfUDivResize_fu_172_ap_done == 1'b0));
end

assign cmp277_fu_568_p2 = ((read_rows_count_fu_108 == p_read) ? 1'b1 : 1'b0);

assign cmp89_fu_552_p2 = ((read_rows_count_fu_108 != p_read) ? 1'b1 : 1'b0);

assign cmp_i_i235_i_fu_456_p2 = (($signed(conv_i_i255_i_fu_452_p1) > $signed(shl_i_i_i_i233_i_reg_907)) ? 1'b1 : 1'b0);

assign conv_i_i10_i309_i2_cast_fu_367_p1 = conv_i_i10_i309_i2_reg_877;

assign conv_i_i255_i_fu_452_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;

assign conv_i_i255_i_fu_452_p1 = conv_i_i255_i_fu_452_p0;

assign conv_i_i_i300_i_fu_466_p1 = indexy_pre_comp_V_reg_943;

assign dst_mat_421_din = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din;

assign empty_42_fu_391_p1 = tmp_V_fu_362_p2[19:0];

assign empty_43_fu_403_p1 = i_op_assign_fu_370_p2[19:0];

assign empty_44_fu_518_p1 = indexy_pre_V_fu_510_p3[38:0];

assign first_row_index_2_fu_674_p3 = ((icmp_ln527_fu_669_p2[0:0] == 1'b1) ? 32'd0 : first_row_index_reg_1031);

assign first_row_index_3_fu_704_p3 = ((cmp89_reg_984[0:0] == 1'b1) ? first_row_index_2_fu_674_p3 : first_row_index_1_fu_116);

assign first_row_index_4_fu_710_p3 = ((and_ln1076_fu_692_p2[0:0] == 1'b1) ? first_row_index_1_fu_116 : first_row_index_3_fu_704_p3);

assign first_row_index_fu_606_p2 = (first_row_index_1_fu_116 + 32'd1);

assign grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg;

assign grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg;

assign grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s = tmp_9_reg_965;

assign grp_xfUDivResize_fu_172_ap_start = grp_xfUDivResize_fu_172_ap_start_reg;

assign i_3_fu_428_p2 = (i_2_fu_120 + 32'd1);

assign i_op_assign_fu_370_p2 = ($signed(p_read) + $signed(32'd4294967295));

assign icmp_ln1064_1_fu_631_p2 = ((zext_ln1064_fu_617_p1 == op2_assign_1_reg_1011) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_621_p2 = ((zext_ln1064_fu_617_p1 == op2_assign_reg_992) ? 1'b1 : 1'b0);

assign icmp_ln1076_1_fu_582_p2 = (($signed(zext_ln1076_1_fu_579_p1) < $signed(op2_assign_fu_557_p2)) ? 1'b1 : 1'b0);

assign icmp_ln1076_fu_664_p2 = (($signed(zext_ln1076_fu_660_p1) < $signed(op2_assign_reg_992)) ? 1'b1 : 1'b0);

assign icmp_ln359_fu_337_p2 = (($signed(p_read2) > $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln361_fu_347_p2 = (($signed(p_read3) > $signed(p_read1)) ? 1'b1 : 1'b0);

assign icmp_ln387_fu_423_p2 = (($signed(i_2_fu_120) < $signed(loop_row_count_reg_882)) ? 1'b1 : 1'b0);

assign icmp_ln527_fu_669_p2 = ((first_row_index_reg_1031 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_461_p2 = ((trunc_ln392_fu_448_p1 != sub_ln902_reg_927) ? 1'b1 : 1'b0);

assign indexx_pre_V_1_fu_395_p3 = {{empty_42_fu_391_p1}, {22'd0}};

assign indexy_pre_V_fu_510_p3 = ((tmp_8_fu_492_p3[0:0] == 1'b1) ? 42'd0 : spec_select275_fu_505_p3);

assign loop_col_count_fu_351_p3 = ((icmp_ln361_fu_347_p2[0:0] == 1'b1) ? p_read3 : p_read1);

assign loop_row_count_fu_341_p3 = ((icmp_ln359_fu_337_p2[0:0] == 1'b1) ? p_read2 : p_read);

assign op2_assign_1_fu_573_p2 = ($signed(read_rows_count_fu_108) + $signed(32'd4294967294));

assign op2_assign_fu_557_p2 = ($signed(read_rows_count_fu_108) + $signed(32'd4294967295));

assign or_ln514_fu_636_p2 = (icmp_ln1064_1_fu_631_p2 | and_ln514_fu_626_p2);

assign output_rows_count_1_fu_654_p3 = ((rev124_reg_999[0:0] == 1'b1) ? select_ln514_fu_647_p3 : output_rows_count_fu_112);

assign p_Val2_s_fu_469_p2 = ($signed(conv_i_i_i300_i_fu_466_p1) + $signed(conv_i_i10_i309_i2_cast_reg_902));

assign read_rows_count_1_fu_681_p2 = (read_rows_count_fu_108 + 32'd1);

assign read_rows_count_2_fu_697_p3 = ((and_ln1076_fu_692_p2[0:0] == 1'b1) ? read_rows_count_fu_108 : sel_tmp1_fu_686_p3);

assign ret_V_35_fu_541_p3 = ((tmp_7_fu_484_p3[0:0] == 1'b1) ? select_ln901_fu_534_p3 : ret_V_cast_fu_474_p4);

assign ret_V_cast_fu_474_p4 = {{p_Val2_s_fu_469_p2[38:22]}};

assign rev124_fu_563_p2 = (slt_reg_938 ^ 1'd1);

assign sel_tmp1_fu_686_p3 = ((cmp89_reg_984[0:0] == 1'b1) ? read_rows_count_1_fu_681_p2 : p_read);

assign select_ln514_fu_647_p3 = ((or_ln514_fu_636_p2[0:0] == 1'b1) ? add_ln516_fu_642_p2 : output_rows_count_fu_112);

assign select_ln901_fu_534_p3 = ((icmp_ln902_reg_955[0:0] == 1'b1) ? add_i_i_i_i_i286_i_fu_499_p2 : ret_V_cast_fu_474_p4);

assign shl_i_i_i216_i_fu_407_p3 = {{empty_43_fu_403_p1}, {22'd0}};

assign shl_i_i_i_i233_i_fu_375_p3 = {{i_op_assign_fu_370_p2}, {22'd0}};

assign shl_i_i_i_i_i_fu_383_p3 = {{tmp_V_fu_362_p2}, {22'd0}};

assign slt_fu_443_p2 = (($signed(sub272_reg_892) < $signed(output_rows_count_fu_112)) ? 1'b1 : 1'b0);

assign spec_select275_fu_505_p3 = ((cmp_i_i235_i_reg_950[0:0] == 1'b1) ? shl_i_i_i216_i_reg_922 : indexy_pre_comp_V_reg_943);

assign sub272_fu_357_p2 = ($signed(p_read2) + $signed(32'd4294967295));

assign sub_ln902_fu_415_p2 = (22'd0 - conv_i_i_i322_i_cast_reg_872);

assign tmp_7_fu_484_p3 = p_Val2_s_fu_469_p2[32'd42];

assign tmp_8_fu_492_p3 = indexy_pre_comp_V_reg_943[32'd41];

assign tmp_V_fu_362_p2 = ($signed(p_read1) + $signed(32'd4294967295));

assign tmp_fu_285_p3 = {{p_read1}, {1'd0}};

assign trunc_ln305_fu_247_p1 = p_read3[15:0];

assign trunc_ln306_fu_251_p1 = p_read2[15:0];

assign trunc_ln392_fu_448_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;

assign trunc_ln392_fu_448_p1 = trunc_ln392_fu_448_p0[21:0];

assign trunc_ln394_fu_530_p1 = indexy_pre_V_fu_510_p3[23:0];

assign trunc_ln712_1_fu_313_p1 = grp_xfUDivResize_fu_172_ap_return[47:0];

assign trunc_ln712_fu_301_p1 = grp_xfUDivResize_fu_172_ap_return[47:0];

assign xnew_fu_293_p3 = {{p_read1}, {32'd0}};

assign xor_ln1076_fu_588_p2 = (icmp_ln1076_1_fu_582_p2 ^ 1'd1);

assign ynew_fu_305_p3 = {{p_read}, {32'd0}};

assign zext_ln1064_fu_617_p1 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out;

assign zext_ln1076_1_fu_579_p1 = ret_V_35_reg_975;

assign zext_ln1076_fu_660_p1 = grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out;

always @ (posedge ap_clk) begin
    tmp_reg_847[0] <= 1'b0;
    xnew_reg_852[31:0] <= 32'b00000000000000000000000000000000;
    ynew_reg_862[31:0] <= 32'b00000000000000000000000000000000;
    conv_i_i10_i309_i2_cast_reg_902[42:38] <= 5'b00000;
    shl_i_i_i_i233_i_reg_907[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i_i_i_reg_912[21:0] <= 22'b0000000000000000000000;
    indexx_pre_V_1_reg_917[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i216_i_reg_922[21:0] <= 22'b0000000000000000000000;
end

endmodule //resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s
