Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 20 02:28:50 2018
| Host         : DESKTOP-C5LKN8N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file spektrop2_cmv4000_top_timing_summary_routed.rpt -rpx spektrop2_cmv4000_top_timing_summary_routed.rpx -warn_on_violation
| Design       : spektrop2_cmv4000_top
| Device       : 7z015-clg485
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                 7593        0.066        0.000                      0                 7593        0.264        0.000                       0                  3289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                   ------------         ----------      --------------
clk_fpga_0                                              {0.000 10.000}       20.000          50.000          
clk_fpga_1                                              {0.000 5.000}        10.000          100.000         
tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                    {0.000 1.250}        2.500           400.000         
  clk_out2_clk_wiz_0                                    {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0                                    {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                    {0.000 12.500}       25.000          40.000          
  clk_out5_clk_wiz_0                                    {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0                                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                   13.575        0.000                      0                 5554        0.066        0.000                      0                 5554        8.950        0.000                       0                  2490  
clk_fpga_1                                                                                                                                                                                                8.408        0.000                       0                     1  
tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                      0.908        0.000                       0                     2  
  clk_out2_clk_wiz_0                                          2.691        0.000                      0                 1280        0.115        0.000                      0                 1280        2.000        0.000                       0                   587  
  clk_out3_clk_wiz_0                                                                                                                                                                                      0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                         20.394        0.000                      0                  381        0.167        0.000                      0                  381       12.000        0.000                       0                   177  
  clk_out5_clk_wiz_0                                         22.956        0.000                      0                   23        0.285        0.000                      0                   23       12.000        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                                                      8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0  clk_out2_clk_wiz_0        2.783        0.000                      0                   18        0.146        0.000                      0                   18  
clk_fpga_0          clk_out4_clk_wiz_0        0.844        0.000                      0                   28        0.773        0.000                      0                   28  
clk_out2_clk_wiz_0  clk_out4_clk_wiz_0        2.157        0.000                      0                   13        0.109        0.000                      0                   13  
clk_out5_clk_wiz_0  clk_out4_clk_wiz_0       21.096        0.000                      0                    2        0.365        0.000                      0                    2  
clk_out4_clk_wiz_0  clk_out5_clk_wiz_0       22.657        0.000                      0                   23        0.168        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_fpga_0               17.897        0.000                      0                  276        0.331        0.000                      0                  276  
**async_default**   clk_fpga_0          clk_out2_clk_wiz_0        0.567        0.000                      0                    6        0.774        0.000                      0                    6  
**async_default**   clk_out2_clk_wiz_0  clk_out4_clk_wiz_0        2.936        0.000                      0                    6        0.187        0.000                      0                    6  
**async_default**   clk_out4_clk_wiz_0  clk_out4_clk_wiz_0       21.733        0.000                      0                    3        1.460        0.000                      0                    3  
**async_default**   clk_out4_clk_wiz_0  clk_out5_clk_wiz_0       22.403        0.000                      0                   23        0.232        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.575ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.124ns (19.024%)  route 4.784ns (80.976%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 21.961 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.481     7.428    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.097     7.525 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.614     8.139    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X58Y88         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.111    21.961    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y88         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.174    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X58Y88         FDRE (Setup_fdre_C_CE)      -0.119    21.714    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         21.714    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 13.575    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[10]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[10]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[11]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[11]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[12]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[12]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[14]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[14]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[15]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[15]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.124ns (19.229%)  route 4.721ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.326     8.076    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[9]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.150    21.685    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[9]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.693ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.124ns (19.407%)  route 4.668ns (80.593%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.481     7.428    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.097     7.525 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.498     8.023    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y90         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X58Y90         FDRE (Setup_fdre_C_CE)      -0.119    21.716    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.716    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 13.693    

Slack (MET) :             13.693ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.124ns (19.407%)  route 4.668ns (80.593%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 21.963 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.481     7.428    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.097     7.525 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.498     8.023    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.113    21.963    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y90         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.174    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X58Y90         FDRE (Setup_fdre_C_CE)      -0.119    21.716    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         21.716    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 13.693    

Slack (MET) :             13.702ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 1.124ns (19.544%)  route 4.627ns (80.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.292     2.231    system_wrapper_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.064 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.076     4.140    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.097     4.237 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.613     4.849    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.097     4.946 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          2.707     7.653    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.097     7.750 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.232     7.982    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.112    21.962    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y89         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[13]/C
                         clock pessimism              0.174    22.136    
                         clock uncertainty           -0.302    21.834    
    SLICE_X59Y89         FDRE (Setup_fdre_C_CE)      -0.150    21.684    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7_reg[13]
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                 13.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.560     0.889    system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y96         FDRE                                         r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.055     1.084    system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X38Y96         SRLC32E                                      r  system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.831     1.191    system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.289     0.902    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.019    system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X27Y67         FDRE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.114     1.136    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y67         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.823     1.183    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y67         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.265     0.918    
    SLICE_X30Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.064    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.544     0.873    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X65Y73         FDRE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.014 r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/Q
                         net (fo=1, routed)           0.097     1.110    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y74         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.811     1.171    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y74         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.885    
    SLICE_X66Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.032    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMD32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.551     0.880    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X35Y70         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=18, routed)          0.208     1.228    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y69         RAMS32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.821     1.181    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y69         RAMS32                                       r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.286     0.895    
    SLICE_X34Y69         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.149    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     ILOGIC_X0Y40    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     ILOGIC_X0Y44    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     OLOGIC_X0Y46    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     ILOGIC_X1Y57    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     ILOGIC_X1Y65    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.263         20.000      18.737     OLOGIC_X1Y55    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y68    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y69    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y69    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X54Y70    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X54Y70    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X54Y70    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         10.000      8.950      SLICE_X54Y70    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         10.000      8.950      SLICE_X54Y70    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y74    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y74    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y74    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y74    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y74    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         10.000      8.950      SLICE_X30Y67    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
  To Clock:  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[2]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[4]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[2]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[4]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[6]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X94Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[8]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X94Y138        FDRE (Setup_fdre_C_R)       -0.373     5.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/shift_data_reg[8]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[0]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X95Y138        FDRE (Setup_fdre_C_R)       -0.314     6.037    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[0]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[2]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X95Y138        FDRE (Setup_fdre_C_R)       -0.314     6.037    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[2]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.341ns (18.744%)  route 1.478ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.478     3.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/SR[0]
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.314     6.316    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X95Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[6]/C
                         clock pessimism              0.102     6.418    
                         clock uncertainty           -0.067     6.351    
    SLICE_X95Y138        FDRE (Setup_fdre_C_R)       -0.314     6.037    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[6]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/data_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.341ns (19.159%)  route 1.439ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 6.375 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.464     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.341     1.808 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/Q
                         net (fo=561, routed)         1.439     3.247    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/SR[0]
    SLICE_X100Y139       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/data_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.373     6.375    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y139       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/data_1_reg/C
                         clock pessimism              0.102     6.477    
                         clock uncertainty           -0.067     6.410    
    SLICE_X100Y139       FDRE (Setup_fdre_C_R)       -0.373     6.037    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/data_1_reg
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                  2.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.740%)  route 0.063ns (25.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/bbstub_clk_out2
    SLICE_X105Y126       FDSE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDSE (Prop_fdse_C_Q)         0.141     0.829 f  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[1]/Q
                         net (fo=7, routed)           0.063     0.892    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/p_0_in[0]
    SLICE_X104Y126       LUT2 (Prop_lut2_I1_O)        0.045     0.937 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_i_1__3/O
                         net (fo=1, routed)           0.000     0.937    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_i_1__3_n_0
    SLICE_X104Y126       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.960     0.962    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/bbstub_clk_out2
    SLICE_X104Y126       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_reg/C
                         clock pessimism             -0.261     0.701    
    SLICE_X104Y126       FDRE (Hold_fdre_C_D)         0.121     0.822    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_timer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.740%)  route 0.063ns (25.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.695     0.697    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X101Y140       FDSE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y140       FDSE (Prop_fdse_C_Q)         0.141     0.838 f  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/shift_timer_reg[1]/Q
                         net (fo=7, routed)           0.063     0.901    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/p_0_in[0]
    SLICE_X100Y140       LUT2 (Prop_lut2_I1_O)        0.045     0.946 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_i_1__14/O
                         net (fo=1, routed)           0.000     0.946    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_i_1__14_n_0
    SLICE_X100Y140       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.972     0.974    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y140       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_reg/C
                         clock pessimism             -0.264     0.710    
    SLICE_X100Y140       FDRE (Hold_fdre_C_D)         0.121     0.831    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/shift_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.676%)  route 0.064ns (31.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.661     0.663    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/shift_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/shift_data_reg[4]/Q
                         net (fo=2, routed)           0.064     0.868    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/p_0_in__0[2]
    SLICE_X92Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.935     0.937    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X92Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[2]/C
                         clock pessimism             -0.261     0.676    
    SLICE_X92Y129        FDRE (Hold_fdre_C_D)         0.076     0.752    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/shift_timer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.144%)  route 0.065ns (25.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.692     0.694    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bbstub_clk_out2
    SLICE_X101Y134       FDSE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/shift_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y134       FDSE (Prop_fdse_C_Q)         0.141     0.835 f  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/shift_timer_reg[1]/Q
                         net (fo=7, routed)           0.065     0.900    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/p_0_in[0]
    SLICE_X100Y134       LUT2 (Prop_lut2_I1_O)        0.045     0.945 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_i_1__4/O
                         net (fo=1, routed)           0.000     0.945    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_i_1__4_n_0
    SLICE_X100Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.967     0.969    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_reg/C
                         clock pessimism             -0.262     0.707    
    SLICE_X100Y134       FDRE (Hold_fdre_C_D)         0.120     0.827    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.515%)  route 0.071ns (33.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.692     0.694    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/Q
                         net (fo=3, routed)           0.071     0.906    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q
    SLICE_X102Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.967     0.969    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_qq_reg/C
                         clock pessimism             -0.275     0.694    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.078     0.772    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_qq_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_par_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.561%)  route 0.065ns (31.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.668     0.670    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X97Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_data_reg[4]/Q
                         net (fo=2, routed)           0.065     0.876    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/p_0_in__0[2]
    SLICE_X96Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_par_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.944     0.946    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X96Y138        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_par_reg[2]/C
                         clock pessimism             -0.263     0.683    
    SLICE_X96Y138        FDRE (Hold_fdre_C_D)         0.047     0.730    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_par_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/shift_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.754%)  route 0.067ns (32.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.666     0.668    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bbstub_clk_out2
    SLICE_X97Y135        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/shift_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y135        FDRE (Prop_fdre_C_Q)         0.141     0.809 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/shift_data_reg[5]/Q
                         net (fo=2, routed)           0.067     0.876    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/p_0_in__0[3]
    SLICE_X96Y135        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.941     0.943    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bbstub_clk_out2
    SLICE_X96Y135        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[3]/C
                         clock pessimism             -0.262     0.681    
    SLICE_X96Y135        FDRE (Hold_fdre_C_D)         0.047     0.728    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/shift_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.260%)  route 0.114ns (44.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.661     0.663    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bbstub_clk_out2
    SLICE_X89Y130        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/shift_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/shift_data_reg[3]/Q
                         net (fo=1, routed)           0.114     0.918    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/p_0_in__0[1]
    SLICE_X91Y130        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.936     0.938    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[1]/C
                         clock pessimism             -0.238     0.700    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.070     0.770    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_timer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.942%)  route 0.073ns (28.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.689     0.691    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X98Y131        FDSE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131        FDSE (Prop_fdse_C_Q)         0.141     0.832 f  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/shift_timer_reg[1]/Q
                         net (fo=7, routed)           0.073     0.905    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/p_0_in[0]
    SLICE_X99Y131        LUT2 (Prop_lut2_I1_O)        0.045     0.950 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_i_1__8/O
                         net (fo=1, routed)           0.000     0.950    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_i_1__8_n_0
    SLICE_X99Y131        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.964     0.966    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X99Y131        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_reg/C
                         clock pessimism             -0.262     0.704    
    SLICE_X99Y131        FDRE (Hold_fdre_C_D)         0.091     0.795    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/shift_timer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.274%)  route 0.075ns (28.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.683     0.685    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bbstub_clk_out2
    SLICE_X99Y124        FDSE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/shift_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDSE (Prop_fdse_C_Q)         0.141     0.826 f  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/shift_timer_reg[1]/Q
                         net (fo=7, routed)           0.075     0.901    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/p_0_in[0]
    SLICE_X98Y124        LUT2 (Prop_lut2_I1_O)        0.045     0.946 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_i_1__5/O
                         net (fo=1, routed)           0.000     0.946    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_i_1__5_n_0
    SLICE_X98Y124        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.957     0.959    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bbstub_clk_out2
    SLICE_X98Y124        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_reg/C
                         clock pessimism             -0.261     0.698    
    SLICE_X98Y124        FDRE (Hold_fdre_C_D)         0.091     0.789    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/I
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y112    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y134    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y130    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y138    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y140    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y148    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y122    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y132    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/inst_iddr/C
Min Period        n/a     IDDR/C              n/a            1.263         5.000       3.737      ILOGIC_X1Y120    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/inst_iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y133   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_req_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X101Y136   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[2].inst_ser2par/shift_timer_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X102Y136   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[2].inst_ser2par/shift_timer_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X102Y136   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[2].inst_ser2par/shift_timer_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X102Y136   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[2].inst_ser2par/shift_timer_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X105Y126   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/shift_timer_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y131   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_even_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y131   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_even_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y131   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y131   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y131   tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_qq_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  tsc_ms1_top_i/inst_datapath/inst_rx/inst_idelayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  tsc_ms1_top_i/inst_datapath/inst_rx/inst_idelayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.394ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.079ns (24.993%)  route 3.238ns (75.006%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 26.319 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          0.519     4.811    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X101Y141       LUT4 (Prop_lut4_I1_O)        0.097     4.908 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1/O
                         net (fo=8, routed)           0.882     5.790    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1_n_0
    SLICE_X96Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.317    26.319    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X96Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[0]/C
                         clock pessimism              0.102    26.421    
                         clock uncertainty           -0.087    26.334    
    SLICE_X96Y143        FDRE (Setup_fdre_C_CE)      -0.150    26.184    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[0]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 20.394    

Slack (MET) :             20.394ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.079ns (24.993%)  route 3.238ns (75.006%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 26.319 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          0.519     4.811    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X101Y141       LUT4 (Prop_lut4_I1_O)        0.097     4.908 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1/O
                         net (fo=8, routed)           0.882     5.790    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1_n_0
    SLICE_X96Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.317    26.319    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X96Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[1]/C
                         clock pessimism              0.102    26.421    
                         clock uncertainty           -0.087    26.334    
    SLICE_X96Y143        FDRE (Setup_fdre_C_CE)      -0.150    26.184    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[1]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 20.394    

Slack (MET) :             20.508ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.079ns (24.343%)  route 3.353ns (75.657%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 26.369 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.516     5.808    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y130       LUT4 (Prop_lut4_I1_O)        0.097     5.905 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[10]_i_1/O
                         net (fo=1, routed)           0.000     5.905    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[10]
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.367    26.369    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/C
                         clock pessimism              0.102    26.471    
                         clock uncertainty           -0.087    26.384    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)        0.030    26.414    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 20.508    

Slack (MET) :             20.511ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.079ns (24.349%)  route 3.352ns (75.651%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 26.369 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.515     5.807    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y130       LUT4 (Prop_lut4_I1_O)        0.097     5.904 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[12]_i_1/O
                         net (fo=1, routed)           0.000     5.904    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[12]
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.367    26.369    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[12]/C
                         clock pessimism              0.102    26.471    
                         clock uncertainty           -0.087    26.384    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)        0.032    26.416    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[12]
  -------------------------------------------------------------------
                         required time                         26.416    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                 20.511    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.079ns (25.733%)  route 3.114ns (74.267%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 26.319 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          0.519     4.811    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X101Y141       LUT4 (Prop_lut4_I1_O)        0.097     4.908 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1/O
                         net (fo=8, routed)           0.758     5.666    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1_n_0
    SLICE_X97Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.317    26.319    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[2]/C
                         clock pessimism              0.102    26.421    
                         clock uncertainty           -0.087    26.334    
    SLICE_X97Y143        FDRE (Setup_fdre_C_CE)      -0.150    26.184    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[2]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.079ns (25.733%)  route 3.114ns (74.267%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 26.319 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          0.519     4.811    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X101Y141       LUT4 (Prop_lut4_I1_O)        0.097     4.908 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1/O
                         net (fo=8, routed)           0.758     5.666    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1_n_0
    SLICE_X97Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.317    26.319    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y143        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[4]/C
                         clock pessimism              0.102    26.421    
                         clock uncertainty           -0.087    26.334    
    SLICE_X97Y143        FDRE (Setup_fdre_C_CE)      -0.150    26.184    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[4]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.538ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.083ns (24.412%)  route 3.353ns (75.588%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 26.369 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.516     5.808    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y130       LUT4 (Prop_lut4_I0_O)        0.101     5.909 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[16]_i_1/O
                         net (fo=1, routed)           0.000     5.909    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[16]
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.367    26.369    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/C
                         clock pessimism              0.102    26.471    
                         clock uncertainty           -0.087    26.384    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)        0.064    26.448    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                 20.538    

Slack (MET) :             20.539ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.083ns (24.417%)  route 3.352ns (75.583%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 26.369 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.515     5.807    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y130       LUT4 (Prop_lut4_I1_O)        0.101     5.908 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[13]_i_1/O
                         net (fo=1, routed)           0.000     5.908    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[13]
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.367    26.369    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/C
                         clock pessimism              0.102    26.471    
                         clock uncertainty           -0.087    26.384    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)        0.064    26.448    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                 20.539    

Slack (MET) :             20.628ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.079ns (24.998%)  route 3.237ns (75.002%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 26.371 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.400     5.692    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.097     5.789 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[7]_i_1/O
                         net (fo=1, routed)           0.000     5.789    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[7]
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.369    26.371    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/C
                         clock pessimism              0.102    26.473    
                         clock uncertainty           -0.087    26.386    
    SLICE_X103Y132       FDRE (Setup_fdre_C_D)        0.032    26.418    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]
  -------------------------------------------------------------------
                         required time                         26.418    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 20.628    

Slack (MET) :             20.645ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.079ns (25.093%)  route 3.221ns (74.907%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 26.371 - 25.000 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.470     1.473    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.393     1.866 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/Q
                         net (fo=3, routed)           0.695     2.561    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[2]
    SLICE_X95Y133        LUT4 (Prop_lut4_I0_O)        0.097     2.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.658    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_i_4_n_0
    SLICE_X95Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.053 f  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry/CO[3]
                         net (fo=2, routed)           1.142     4.195    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align1_carry_n_0
    SLICE_X98Y143        LUT6 (Prop_lut6_I0_O)        0.097     4.292 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5/O
                         net (fo=19, routed)          1.384     5.676    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_5_n_0
    SLICE_X103Y132       LUT4 (Prop_lut4_I1_O)        0.097     5.773 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[5]_i_1/O
                         net (fo=1, routed)           0.000     5.773    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip[5]
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.369    26.371    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/C
                         clock pessimism              0.102    26.473    
                         clock uncertainty           -0.087    26.386    
    SLICE_X103Y132       FDRE (Setup_fdre_C_D)        0.032    26.418    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]
  -------------------------------------------------------------------
                         required time                         26.418    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 20.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.604%)  route 0.085ns (31.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.695     0.697    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X99Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDRE (Prop_fdre_C_Q)         0.141     0.838 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[2]/Q
                         net (fo=4, routed)           0.085     0.923    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg_n_0_[2]
    SLICE_X98Y141        LUT6 (Prop_lut6_I1_O)        0.045     0.968 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples[3]_i_2/O
                         net (fo=1, routed)           0.000     0.968    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples[3]_i_2_n_0
    SLICE_X98Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.972     0.974    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X98Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[3]/C
                         clock pessimism             -0.264     0.710    
    SLICE_X98Y141        FDRE (Hold_fdre_C_D)         0.091     0.801    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_idelay/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.589%)  route 0.168ns (54.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.696     0.698    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X105Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y138       FDRE (Prop_fdre_C_Q)         0.141     0.839 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[14]/Q
                         net (fo=1, routed)           0.168     1.007    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/Q[0]
    IDELAY_X1Y138        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_idelay/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.976     0.978    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/CLK
    IDELAY_X1Y138        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_idelay/C
                         clock pessimism             -0.238     0.740    
    IDELAY_X1Y138        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     0.791    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_idelay
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_idelay/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.589%)  route 0.168ns (54.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.697     0.699    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X105Y140       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.141     0.840 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[4]/Q
                         net (fo=1, routed)           0.168     1.008    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/Q[0]
    IDELAY_X1Y140        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_idelay/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.977     0.979    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/CLK
    IDELAY_X1Y140        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_idelay/C
                         clock pessimism             -0.238     0.741    
    IDELAY_X1Y140        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     0.792    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_idelay
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/start_align_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.846%)  route 0.141ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.663     0.665    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y131        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y131        FDRE (Prop_fdre_C_Q)         0.164     0.829 r  tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align_ctrl_reg[0]/Q
                         net (fo=4, routed)           0.141     0.970    tsc_ms1_top_i/inst_datapath/inst_rx/fsm_align_ctrl_reg_n_0_[0]
    SLICE_X95Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/start_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X95Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/start_align_reg/C
                         clock pessimism             -0.260     0.680    
    SLICE_X95Y132        FDRE (Hold_fdre_C_D)         0.070     0.750    tsc_ms1_top_i/inst_datapath/inst_rx/start_align_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.665     0.667    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_fdre_C_Q)         0.164     0.831 r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/Q
                         net (fo=3, routed)           0.122     0.953    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr[1]
    SLICE_X93Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.939     0.941    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X93Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_prev_reg[1]/C
                         clock pessimism             -0.261     0.680    
    SLICE_X93Y133        FDRE (Hold_fdre_C_D)         0.046     0.726    tsc_ms1_top_i/inst_datapath/inst_rx/data_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.047%)  route 0.145ns (40.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.669     0.671    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y141        FDRE (Prop_fdre_C_Q)         0.164     0.835 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/Q
                         net (fo=6, routed)           0.145     0.980    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg_n_0_[1]
    SLICE_X94Y141        LUT5 (Prop_lut5_I4_O)        0.045     1.025 r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error[1]_i_1/O
                         net (fo=1, routed)           0.000     1.025    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error[1]_i_1_n_0
    SLICE_X94Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.945     0.947    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y141        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]/C
                         clock pessimism             -0.276     0.671    
    SLICE_X94Y141        FDRE (Hold_fdre_C_D)         0.121     0.792    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.744%)  route 0.112ns (31.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.661     0.663    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129        FDRE (Prop_fdre_C_Q)         0.148     0.811 r  tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[3]/Q
                         net (fo=40, routed)          0.112     0.923    tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg_n_0_[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I1_O)        0.099     1.022 r  tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel[4]_i_2/O
                         net (fo=1, routed)           0.000     1.022    tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel[4]_i_2_n_0
    SLICE_X94Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.935     0.937    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[4]/C
                         clock pessimism             -0.274     0.663    
    SLICE_X94Y129        FDRE (Hold_fdre_C_D)         0.121     0.784    tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/inst_idelay/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.355%)  route 0.168ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.694     0.696    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X104Y136       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y136       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[16]/Q
                         net (fo=1, routed)           0.168     1.028    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/iserdes_dlyce_reg[16][0]
    IDELAY_X1Y136        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/inst_idelay/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.973     0.975    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/CLK
    IDELAY_X1Y136        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/inst_idelay/C
                         clock pessimism             -0.238     0.737    
    IDELAY_X1Y136        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     0.788    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/inst_idelay
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.361%)  route 0.170ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.685     0.687    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.828 r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/Q
                         net (fo=1, routed)           0.170     0.998    tsc_ms1_top_i/inst_clocking/p_0_in[0]
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                         clock pessimism             -0.274     0.687    
    SLICE_X105Y124       FDPE (Hold_fdpe_C_D)         0.070     0.757    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_idelay/CE
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.355%)  route 0.168ns (50.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.690     0.692    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X104Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.164     0.856 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_dlyce_reg[3]/Q
                         net (fo=1, routed)           0.168     1.024    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/iserdes_dlyce_reg[3][0]
    IDELAY_X1Y130        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_idelay/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.968     0.970    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/CLK
    IDELAY_X1Y130        IDELAYE2                                     r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_idelay/C
                         clock pessimism             -0.238     0.732    
    IDELAY_X1Y130        IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     0.783    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_idelay
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y112    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y134    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y130    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y138    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y140    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y148    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y122    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y132    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y120    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/inst_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         25.000      22.640     IDELAY_X1Y136    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/inst_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X99Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X99Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X99Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y144    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X94Y132    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y133    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y133    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y133    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X94Y132    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y143   tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X94Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X94Y141    tsc_ms1_top_i/inst_datapath/inst_rx/cnt_error_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.483ns (74.622%)  route 0.504ns (25.378%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.226 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.007     3.233    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.456 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.456    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1_n_6
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/C
                         clock pessimism              0.102    26.406    
                         clock uncertainty           -0.087    26.319    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_D)        0.094    26.413    tsc_ms1_top_i/inst_control/cnt_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         26.413    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             22.999ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.440ns (74.061%)  route 0.504ns (25.939%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.226 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.007     3.233    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.413 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.413    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1_n_5
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/C
                         clock pessimism              0.102    26.406    
                         clock uncertainty           -0.087    26.319    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_D)        0.094    26.413    tsc_ms1_top_i/inst_control/cnt_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         26.413    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 22.999    

Slack (MET) :             23.022ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.417ns (73.750%)  route 0.504ns (26.250%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.226 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.007     3.233    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.390 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.390    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]_i_1_n_7
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/C
                         clock pessimism              0.102    26.406    
                         clock uncertainty           -0.087    26.319    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_D)        0.094    26.413    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         26.413    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 23.022    

Slack (MET) :             23.077ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 1.405ns (73.869%)  route 0.497ns (26.131%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.371 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.371    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_4
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
                         clock pessimism              0.137    26.441    
                         clock uncertainty           -0.087    26.354    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_D)        0.094    26.448    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 23.077    

Slack (MET) :             23.091ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 1.391ns (73.675%)  route 0.497ns (26.325%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.357 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.357    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_6
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/C
                         clock pessimism              0.137    26.441    
                         clock uncertainty           -0.087    26.354    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_D)        0.094    26.448    tsc_ms1_top_i/inst_control/cnt_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                 23.091    

Slack (MET) :             23.134ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.348ns (73.062%)  route 0.497ns (26.938%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.314 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.314    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_5
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/C
                         clock pessimism              0.137    26.441    
                         clock uncertainty           -0.087    26.354    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_D)        0.094    26.448    tsc_ms1_top_i/inst_control/cnt_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                 23.134    

Slack (MET) :             23.157ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 1.325ns (72.722%)  route 0.497ns (27.278%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.134 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.134    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.291 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.291    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_7
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
                         clock pessimism              0.137    26.441    
                         clock uncertainty           -0.087    26.354    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_D)        0.094    26.448    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         26.448    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 23.157    

Slack (MET) :             23.170ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 1.313ns (72.541%)  route 0.497ns (27.459%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.279 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.279    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_4
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.303    26.305    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
                         clock pessimism              0.137    26.442    
                         clock uncertainty           -0.087    26.355    
    SLICE_X92Y123        FDPE (Setup_fdpe_C_D)        0.094    26.449    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         26.449    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 23.170    

Slack (MET) :             23.184ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.299ns (72.327%)  route 0.497ns (27.673%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.265 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.265    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_6
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.303    26.305    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
                         clock pessimism              0.137    26.442    
                         clock uncertainty           -0.087    26.355    
    SLICE_X92Y123        FDPE (Setup_fdpe_C_D)        0.094    26.449    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         26.449    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 23.184    

Slack (MET) :             23.227ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 1.256ns (71.648%)  route 0.497ns (28.352%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.466     1.469    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.393     1.862 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.497     2.359    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.097     2.456 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.456    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_4_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.858 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.950 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.950    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.042 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.222 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.222    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_5
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.303    26.305    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C
                         clock pessimism              0.137    26.442    
                         clock uncertainty           -0.087    26.355    
    SLICE_X92Y123        FDPE (Setup_fdpe_C_D)        0.094    26.449    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         26.449    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                 23.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.176%)  route 0.146ns (34.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.660     0.662    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDPE (Prop_fdpe_C_Q)         0.164     0.826 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/Q
                         net (fo=2, routed)           0.146     0.972    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]
    SLICE_X92Y122        LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  tsc_ms1_top_i/inst_control/cnt_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.017    tsc_ms1_top_i/inst_control/cnt_reg[8]_i_2_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.081 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_4
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.933     0.935    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
                         clock pessimism             -0.273     0.662    
    SLICE_X92Y122        FDPE (Hold_fdpe_C_D)         0.134     0.796    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.153%)  route 0.146ns (34.847%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.658     0.660    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y123        FDPE (Prop_fdpe_C_Q)         0.164     0.824 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/Q
                         net (fo=2, routed)           0.146     0.970    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]
    SLICE_X92Y123        LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  tsc_ms1_top_i/inst_control/cnt_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.015    tsc_ms1_top_i/inst_control/cnt_reg[12]_i_2_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.079 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.079    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_4
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
                         clock pessimism             -0.273     0.660    
    SLICE_X92Y123        FDPE (Hold_fdpe_C_D)         0.134     0.794    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.153%)  route 0.146ns (34.847%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.661     0.663    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.164     0.827 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.146     0.973    tsc_ms1_top_i/inst_control/cnt_reg_reg[3]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.018    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_2_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.082 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.082    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_4
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/C
                         clock pessimism             -0.274     0.663    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_D)         0.134     0.797    tsc_ms1_top_i/inst_control/cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.153%)  route 0.146ns (34.847%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.660     0.662    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDPE (Prop_fdpe_C_Q)         0.164     0.826 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/Q
                         net (fo=2, routed)           0.146     0.972    tsc_ms1_top_i/inst_control/cnt_reg_reg[7]
    SLICE_X92Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  tsc_ms1_top_i/inst_control/cnt_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.017    tsc_ms1_top_i/inst_control/cnt_reg[4]_i_2_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.081 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_4
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/C
                         clock pessimism             -0.274     0.662    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_D)         0.134     0.796    tsc_ms1_top_i/inst_control/cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (64.967%)  route 0.147ns (35.033%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.657     0.659    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDPE (Prop_fdpe_C_Q)         0.164     0.823 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/Q
                         net (fo=2, routed)           0.147     0.970    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]
    SLICE_X92Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  tsc_ms1_top_i/inst_control/cnt_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.015    tsc_ms1_top_i/inst_control/cnt_reg[16]_i_2_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.079 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.079    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_4
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.930     0.932    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
                         clock pessimism             -0.273     0.659    
    SLICE_X92Y124        FDPE (Hold_fdpe_C_D)         0.134     0.793    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.861%)  route 0.172ns (38.139%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.661     0.663    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDPE (Prop_fdpe_C_Q)         0.164     0.827 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     0.999    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]
    SLICE_X92Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  tsc_ms1_top_i/inst_control/cnt_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.044    tsc_ms1_top_i/inst_control/cnt_reg[0]_i_5_n_0
    SLICE_X92Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.114 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.114    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]_i_1_n_7
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
                         clock pessimism             -0.274     0.663    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_D)         0.134     0.797    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.861%)  route 0.172ns (38.139%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.658     0.660    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y123        FDPE (Prop_fdpe_C_Q)         0.164     0.824 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/Q
                         net (fo=2, routed)           0.172     0.996    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]
    SLICE_X92Y123        LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  tsc_ms1_top_i/inst_control/cnt_reg[12]_i_5/O
                         net (fo=1, routed)           0.000     1.041    tsc_ms1_top_i/inst_control/cnt_reg[12]_i_5_n_0
    SLICE_X92Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.111 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.111    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]_i_1_n_7
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
                         clock pessimism             -0.273     0.660    
    SLICE_X92Y123        FDPE (Hold_fdpe_C_D)         0.134     0.794    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.861%)  route 0.172ns (38.139%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.660     0.662    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDPE (Prop_fdpe_C_Q)         0.164     0.826 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/Q
                         net (fo=2, routed)           0.172     0.998    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]
    SLICE_X92Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  tsc_ms1_top_i/inst_control/cnt_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     1.043    tsc_ms1_top_i/inst_control/cnt_reg[4]_i_5_n_0
    SLICE_X92Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.113 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.113    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]_i_1_n_7
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/C
                         clock pessimism             -0.274     0.662    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_D)         0.134     0.796    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.861%)  route 0.172ns (38.139%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.660     0.662    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDPE (Prop_fdpe_C_Q)         0.164     0.826 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/Q
                         net (fo=2, routed)           0.172     0.998    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]
    SLICE_X92Y122        LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  tsc_ms1_top_i/inst_control/cnt_reg[8]_i_5/O
                         net (fo=1, routed)           0.000     1.043    tsc_ms1_top_i/inst_control/cnt_reg[8]_i_5_n_0
    SLICE_X92Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.113 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.113    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]_i_1_n_7
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.933     0.935    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/C
                         clock pessimism             -0.273     0.662    
    SLICE_X92Y122        FDPE (Hold_fdpe_C_D)         0.134     0.796    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.683%)  route 0.173ns (38.317%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.657     0.659    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDPE (Prop_fdpe_C_Q)         0.164     0.823 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/Q
                         net (fo=2, routed)           0.173     0.996    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]
    SLICE_X92Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  tsc_ms1_top_i/inst_control/cnt_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.041    tsc_ms1_top_i/inst_control/cnt_reg[16]_i_5_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.111 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.111    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]_i_1_n_7
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.930     0.932    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
                         clock pessimism             -0.273     0.659    
    SLICE_X92Y124        FDPE (Hold_fdpe_C_D)         0.134     0.793    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y120    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X92Y124    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y124    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y124    tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y124    tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y124    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y120    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y120    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y122    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X92Y123    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.341ns (21.043%)  route 1.279ns (78.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 6.307 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.521     1.524    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.341     1.865 r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         1.279     3.144    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/Q[0]
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.305     6.307    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y121        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg/C
                         clock pessimism             -0.134     6.174    
                         clock uncertainty           -0.207     5.967    
    SLICE_X93Y121        FDRE (Setup_fdre_C_D)       -0.039     5.928    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.341ns (21.916%)  route 1.215ns (78.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 6.363 - 5.000 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.528     1.531    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDRE (Prop_fdre_C_Q)         0.341     1.872 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[10]/Q
                         net (fo=1, routed)           1.215     3.087    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/iserdes_bitslip_reg[10][0]
    SLICE_X103Y125       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.361     6.363    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bbstub_clk_out2
    SLICE_X103Y125       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.230    
                         clock uncertainty           -0.207     6.023    
    SLICE_X103Y125       FDRE (Setup_fdre_C_D)       -0.049     5.974    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.313ns (21.749%)  route 1.126ns (78.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.530     1.533    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.313     1.846 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[9]/Q
                         net (fo=1, routed)           1.126     2.972    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/iserdes_bitslip_reg[9][0]
    SLICE_X102Y129       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.366     6.368    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y129       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.235    
                         clock uncertainty           -0.207     6.028    
    SLICE_X102Y129       FDRE (Setup_fdre_C_D)       -0.163     5.865    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.865    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.596%)  route 1.104ns (76.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 6.311 - 5.000 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.528     1.531    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X101Y131       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDRE (Prop_fdre_C_Q)         0.341     1.872 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[0]/Q
                         net (fo=1, routed)           1.104     2.976    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/iserdes_bitslip_reg[0][0]
    SLICE_X95Y131        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.309     6.311    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/bbstub_clk_out2
    SLICE_X95Y131        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.178    
                         clock uncertainty           -0.207     5.971    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)       -0.065     5.906    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.313ns (22.447%)  route 1.081ns (77.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 6.369 - 5.000 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.528     1.531    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDRE (Prop_fdre_C_Q)         0.313     1.844 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[13]/Q
                         net (fo=1, routed)           1.081     2.925    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/iserdes_bitslip_reg[13][0]
    SLICE_X100Y131       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.367     6.369    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y131       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.236    
                         clock uncertainty           -0.207     6.029    
    SLICE_X100Y131       FDRE (Setup_fdre_C_D)       -0.135     5.894    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.313ns (23.333%)  route 1.028ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 6.375 - 5.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.536     1.539    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_fdre_C_Q)         0.313     1.852 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/Q
                         net (fo=1, routed)           1.028     2.880    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/iserdes_bitslip_reg[6][0]
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.373     6.375    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.242    
                         clock uncertainty           -0.207     6.035    
    SLICE_X102Y138       FDRE (Setup_fdre_C_D)       -0.152     5.883    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.883    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.341ns (23.430%)  route 1.114ns (76.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 6.370 - 5.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.530     1.533    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.341     1.874 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/Q
                         net (fo=1, routed)           1.114     2.988    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/iserdes_bitslip_reg[7][0]
    SLICE_X99Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.368     6.370    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X99Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.237    
                         clock uncertainty           -0.207     6.030    
    SLICE_X99Y132        FDRE (Setup_fdre_C_D)       -0.034     5.996    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          5.996    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.341ns (23.295%)  route 1.123ns (76.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 6.372 - 5.000 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.530     1.533    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.341     1.874 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/Q
                         net (fo=1, routed)           1.123     2.997    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/iserdes_bitslip_reg[15][0]
    SLICE_X103Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.370     6.372    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X103Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.239    
                         clock uncertainty           -0.207     6.032    
    SLICE_X103Y134       FDRE (Setup_fdre_C_D)       -0.026     6.006    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          6.006    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.341ns (23.230%)  route 1.127ns (76.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 6.370 - 5.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.531     1.534    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y133       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.341     1.875 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[3]/Q
                         net (fo=1, routed)           1.127     3.002    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/iserdes_bitslip_reg[3][0]
    SLICE_X100Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.368     6.370    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.237    
                         clock uncertainty           -0.207     6.030    
    SLICE_X100Y132       FDRE (Setup_fdre_C_D)       -0.012     6.018    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.341ns (23.489%)  route 1.111ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 6.375 - 5.000 ) 
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.536     1.539    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_fdre_C_Q)         0.341     1.880 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/Q
                         net (fo=1, routed)           1.111     2.991    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/iserdes_bitslip_reg[14][0]
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.373     6.375    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/C
                         clock pessimism             -0.134     6.242    
                         clock uncertainty           -0.207     6.035    
    SLICE_X102Y138       FDRE (Setup_fdre_C_D)       -0.026     6.009    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                          6.009    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  3.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.868%)  route 0.606ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.693     0.695    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y133       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[11]/Q
                         net (fo=1, routed)           0.606     1.442    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/iserdes_bitslip_reg[11][0]
    SLICE_X102Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.969     0.971    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.023    
                         clock uncertainty            0.207     1.230    
    SLICE_X102Y134       FDRE (Hold_fdre_C_D)         0.066     1.296    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.128ns (18.342%)  route 0.570ns (81.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.690     0.692    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDRE (Prop_fdre_C_Q)         0.128     0.820 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[16]/Q
                         net (fo=1, routed)           0.570     1.390    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/iserdes_bitslip_reg[16][0]
    SLICE_X102Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.965     0.967    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y130       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.019    
                         clock uncertainty            0.207     1.226    
    SLICE_X102Y130       FDRE (Hold_fdre_C_D)         0.017     1.243    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.128ns (18.239%)  route 0.574ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.694     0.696    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y136       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y136       FDRE (Prop_fdre_C_Q)         0.128     0.824 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[4]/Q
                         net (fo=1, routed)           0.574     1.398    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/iserdes_bitslip_reg[4][0]
    SLICE_X102Y137       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.971     0.973    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y137       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.025    
                         clock uncertainty            0.207     1.232    
    SLICE_X102Y137       FDRE (Hold_fdre_C_D)         0.012     1.244    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.854%)  route 0.607ns (81.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.692     0.694    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[5]/Q
                         net (fo=1, routed)           0.607     1.442    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/iserdes_bitslip_reg[5][0]
    SLICE_X102Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.967     0.969    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.021    
                         clock uncertainty            0.207     1.228    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.047     1.275    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.014%)  route 0.642ns (81.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.696     0.698    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_fdre_C_Q)         0.141     0.839 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[14]/Q
                         net (fo=1, routed)           0.642     1.481    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/iserdes_bitslip_reg[14][0]
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.973     0.975    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.027    
                         clock uncertainty            0.207     1.234    
    SLICE_X102Y138       FDRE (Hold_fdre_C_D)         0.075     1.309    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.012%)  route 0.642ns (81.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.692     0.694    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[15]/Q
                         net (fo=1, routed)           0.642     1.477    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/iserdes_bitslip_reg[15][0]
    SLICE_X103Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.969     0.971    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X103Y134       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.023    
                         clock uncertainty            0.207     1.230    
    SLICE_X103Y134       FDRE (Hold_fdre_C_D)         0.075     1.305    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.488%)  route 0.622ns (81.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.689     0.691    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X101Y131       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[8]/Q
                         net (fo=1, routed)           0.622     1.454    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/iserdes_bitslip_reg[8][0]
    SLICE_X100Y125       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.957     0.959    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y125       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.011    
                         clock uncertainty            0.207     1.218    
    SLICE_X100Y125       FDRE (Hold_fdre_C_D)         0.059     1.277    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.451%)  route 0.605ns (82.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.696     0.698    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_fdre_C_Q)         0.128     0.826 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[6]/Q
                         net (fo=1, routed)           0.605     1.432    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/iserdes_bitslip_reg[6][0]
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.973     0.975    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X102Y138       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.027    
                         clock uncertainty            0.207     1.234    
    SLICE_X102Y138       FDRE (Hold_fdre_C_D)         0.016     1.250    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.953%)  route 0.644ns (82.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.692     0.694    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X103Y132       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[7]/Q
                         net (fo=1, routed)           0.644     1.479    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/iserdes_bitslip_reg[7][0]
    SLICE_X99Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.965     0.967    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bbstub_clk_out2
    SLICE_X99Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.019    
                         clock uncertainty            0.207     1.226    
    SLICE_X99Y132        FDRE (Hold_fdre_C_D)         0.070     1.296    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bitslip_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.193%)  route 0.634ns (81.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.695     0.697    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X101Y141       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_bitslip_reg[1]/Q
                         net (fo=1, routed)           0.634     1.472    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/iserdes_bitslip_reg[1][0]
    SLICE_X100Y140       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bitslip_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.972     0.974    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bbstub_clk_out2
    SLICE_X100Y140       FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bitslip_q_reg/C
                         clock pessimism              0.052     1.026    
                         clock uncertainty            0.207     1.233    
    SLICE_X100Y140       FDRE (Hold_fdre_C_D)         0.053     1.286    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/bitslip_q_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.919ns  (logic 0.684ns (23.432%)  route 2.235ns (76.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.680    24.273    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.097    24.370 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.094    24.464    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.097    24.561 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.461    25.022    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y123        LUT4 (Prop_lut4_I3_O)        0.097    25.119 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.119    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.303    26.305    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000    26.305    
                         clock uncertainty           -0.411    25.894    
    SLICE_X94Y123        FDCE (Setup_fdce_C_D)        0.069    25.963    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -25.119    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.908ns  (logic 0.684ns (23.523%)  route 2.224ns (76.477%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.680    24.273    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.097    24.370 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.094    24.464    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.097    24.561 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.450    25.011    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.097    25.108 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.108    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000    26.304    
                         clock uncertainty           -0.411    25.893    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.069    25.962    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                         -25.108    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.905ns  (logic 0.684ns (23.547%)  route 2.221ns (76.453%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.680    24.273    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.097    24.370 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.094    24.464    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.097    24.561 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.447    25.008    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.097    25.105 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.105    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000    26.304    
                         clock uncertainty           -0.411    25.893    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.072    25.965    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -25.105    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.823ns  (logic 0.490ns (17.355%)  route 2.333ns (82.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.333    24.926    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y125        LUT3 (Prop_lut3_I2_O)        0.097    25.023 r  tsc_ms1_top_i/inst_control/cnt_prev[18]_i_1/O
                         net (fo=1, routed)           0.000    25.023    tsc_ms1_top_i/inst_control/cnt_prev[18]_i_1_n_0
    SLICE_X90Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.301    26.303    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[18]/C
                         clock pessimism              0.000    26.303    
                         clock uncertainty           -0.411    25.892    
    SLICE_X90Y125        FDRE (Setup_fdre_C_D)        0.069    25.961    tsc_ms1_top_i/inst_control/cnt_prev_reg[18]
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -25.023    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.822ns  (logic 0.490ns (17.365%)  route 2.332ns (82.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.332    24.925    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I2_O)        0.097    25.022 r  tsc_ms1_top_i/inst_control/cnt_prev[17]_i_1/O
                         net (fo=1, routed)           0.000    25.022    tsc_ms1_top_i/inst_control/cnt_prev[17]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.301    26.303    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[17]/C
                         clock pessimism              0.000    26.303    
                         clock uncertainty           -0.411    25.892    
    SLICE_X88Y125        FDRE (Setup_fdre_C_D)        0.069    25.961    tsc_ms1_top_i/inst_control/cnt_prev_reg[17]
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -25.022    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.818ns  (logic 0.490ns (17.390%)  route 2.328ns (82.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.328    24.921    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I2_O)        0.097    25.018 r  tsc_ms1_top_i/inst_control/cnt_prev[19]_i_1/O
                         net (fo=1, routed)           0.000    25.018    tsc_ms1_top_i/inst_control/cnt_prev[19]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.301    26.303    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[19]/C
                         clock pessimism              0.000    26.303    
                         clock uncertainty           -0.411    25.892    
    SLICE_X88Y125        FDRE (Setup_fdre_C_D)        0.072    25.964    tsc_ms1_top_i/inst_control/cnt_prev_reg[19]
  -------------------------------------------------------------------
                         required time                         25.964    
                         arrival time                         -25.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.811ns  (logic 0.490ns (17.429%)  route 2.321ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.321    24.914    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y123        LUT3 (Prop_lut3_I2_O)        0.097    25.011 r  tsc_ms1_top_i/inst_control/cnt_prev[10]_i_1/O
                         net (fo=1, routed)           0.000    25.011    tsc_ms1_top_i/inst_control/cnt_prev[10]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[10]/C
                         clock pessimism              0.000    26.304    
                         clock uncertainty           -0.411    25.893    
    SLICE_X88Y123        FDRE (Setup_fdre_C_D)        0.069    25.962    tsc_ms1_top_i/inst_control/cnt_prev_reg[10]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.809ns  (logic 0.490ns (17.443%)  route 2.319ns (82.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.319    24.912    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y124        LUT3 (Prop_lut3_I2_O)        0.097    25.009 r  tsc_ms1_top_i/inst_control/cnt_prev[16]_i_1/O
                         net (fo=1, routed)           0.000    25.009    tsc_ms1_top_i/inst_control/cnt_prev[16]_i_1_n_0
    SLICE_X90Y124        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.301    26.303    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y124        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[16]/C
                         clock pessimism              0.000    26.303    
                         clock uncertainty           -0.411    25.892    
    SLICE_X90Y124        FDRE (Setup_fdre_C_D)        0.069    25.961    tsc_ms1_top_i/inst_control/cnt_prev_reg[16]
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -25.009    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.809ns  (logic 0.490ns (17.443%)  route 2.319ns (82.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.319    24.912    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y123        LUT3 (Prop_lut3_I2_O)        0.097    25.009 r  tsc_ms1_top_i/inst_control/cnt_prev[12]_i_1/O
                         net (fo=1, routed)           0.000    25.009    tsc_ms1_top_i/inst_control/cnt_prev[12]_i_1_n_0
    SLICE_X90Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[12]/C
                         clock pessimism              0.000    26.304    
                         clock uncertainty           -0.411    25.893    
    SLICE_X90Y123        FDRE (Setup_fdre_C_D)        0.069    25.962    tsc_ms1_top_i/inst_control/cnt_prev_reg[12]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                         -25.009    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.806ns  (logic 0.490ns (17.461%)  route 2.316ns (82.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    2.200ns = ( 22.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860    20.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    20.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.261    22.200    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.393    22.593 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          2.316    24.909    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y123        LUT3 (Prop_lut3_I2_O)        0.097    25.006 r  tsc_ms1_top_i/inst_control/cnt_prev[9]_i_1/O
                         net (fo=1, routed)           0.000    25.006    tsc_ms1_top_i/inst_control/cnt_prev[9]_i_1_n_0
    SLICE_X90Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[9]/C
                         clock pessimism              0.000    26.304    
                         clock uncertainty           -0.411    25.893    
    SLICE_X90Y123        FDRE (Setup_fdre_C_D)        0.072    25.965    tsc_ms1_top_i/inst_control/cnt_prev_reg[9]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -25.006    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cmd_start_training_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.209ns (15.442%)  route 1.144ns (84.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.144     2.194    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X94Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.239 r  tsc_ms1_top_i/inst_control/cmd_start_training_i_1/O
                         net (fo=1, routed)           0.000     2.239    tsc_ms1_top_i/inst_control/cmd_start_training_i_1_n_0
    SLICE_X94Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cmd_start_training_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.933     0.935    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cmd_start_training_reg/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.411     1.346    
    SLICE_X94Y122        FDRE (Hold_fdre_C_D)         0.120     1.466    tsc_ms1_top_i/inst_control/cmd_start_training_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.209ns (14.469%)  route 1.235ns (85.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.235     2.285    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y121        LUT3 (Prop_lut3_I2_O)        0.045     2.330 r  tsc_ms1_top_i/inst_control/cnt_prev[4]_i_1/O
                         net (fo=1, routed)           0.000     2.330    tsc_ms1_top_i/inst_control/cnt_prev[4]_i_1_n_0
    SLICE_X88Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.932     0.934    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[4]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.411     1.345    
    SLICE_X88Y121        FDRE (Hold_fdre_C_D)         0.121     1.466    tsc_ms1_top_i/inst_control/cnt_prev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.209ns (14.041%)  route 1.280ns (85.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.280     2.329    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y122        LUT3 (Prop_lut3_I2_O)        0.045     2.374 r  tsc_ms1_top_i/inst_control/cnt_prev[7]_i_1/O
                         net (fo=1, routed)           0.000     2.374    tsc_ms1_top_i/inst_control/cnt_prev[7]_i_1_n_0
    SLICE_X88Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.931     0.933    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[7]/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.411     1.344    
    SLICE_X88Y122        FDRE (Hold_fdre_C_D)         0.121     1.465    tsc_ms1_top_i/inst_control/cnt_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.209ns (13.973%)  route 1.287ns (86.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.287     2.336    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I2_O)        0.045     2.381 r  tsc_ms1_top_i/inst_control/cnt_prev[20]_i_1/O
                         net (fo=1, routed)           0.000     2.381    tsc_ms1_top_i/inst_control/cnt_prev[20]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.928     0.930    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y125        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[20]/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.411     1.341    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.121     1.462    tsc_ms1_top_i/inst_control/cnt_prev_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.299ns (19.893%)  route 1.204ns (80.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.922     1.972    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.048     2.064    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.234     2.344    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y123        LUT4 (Prop_lut4_I3_O)        0.045     2.389 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.389    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.931     0.933    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.411     1.344    
    SLICE_X94Y123        FDCE (Hold_fdce_C_D)         0.120     1.464    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.299ns (19.725%)  route 1.217ns (80.275%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.922     1.972    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.048     2.064    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.247     2.356    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.045     2.401 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.401    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.411     1.343    
    SLICE_X94Y124        FDCE (Hold_fdce_C_D)         0.121     1.464    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.753%)  route 1.311ns (86.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.311     2.360    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.045     2.405 r  tsc_ms1_top_i/inst_control/cnt_prev[3]_i_1/O
                         net (fo=1, routed)           0.000     2.405    tsc_ms1_top_i/inst_control/cnt_prev[3]_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.934     0.936    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[3]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.411     1.347    
    SLICE_X90Y121        FDRE (Hold_fdre_C_D)         0.120     1.467    tsc_ms1_top_i/inst_control/cnt_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.299ns (19.699%)  route 1.219ns (80.301%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.922     1.972    tsc_ms1_top_i/inst_control/control_reg0_o[1]
    SLICE_X93Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.017 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.048     2.064    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X93Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.249     2.358    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.045     2.403 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.403    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.411     1.343    
    SLICE_X94Y124        FDCE (Hold_fdce_C_D)         0.120     1.463    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.209ns (13.717%)  route 1.315ns (86.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.315     2.364    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.045     2.409 r  tsc_ms1_top_i/inst_control/cnt_prev[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    tsc_ms1_top_i/inst_control/cnt_prev[0]_i_1_n_0
    SLICE_X90Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.934     0.936    tsc_ms1_top_i/inst_control/CLK
    SLICE_X90Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[0]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.411     1.347    
    SLICE_X90Y121        FDRE (Hold_fdre_C_D)         0.121     1.468    tsc_ms1_top_i/inst_control/cnt_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.209ns (13.665%)  route 1.320ns (86.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.557     0.886    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=25, routed)          1.320     2.370    tsc_ms1_top_i/inst_control/control_reg0_o[0]
    SLICE_X88Y121        LUT3 (Prop_lut3_I2_O)        0.045     2.415 r  tsc_ms1_top_i/inst_control/cnt_prev[2]_i_1/O
                         net (fo=1, routed)           0.000     2.415    tsc_ms1_top_i/inst_control/cnt_prev[2]_i_1_n_0
    SLICE_X88Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.932     0.934    tsc_ms1_top_i/inst_control/CLK
    SLICE_X88Y121        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_prev_reg[2]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.411     1.345    
    SLICE_X88Y121        FDRE (Hold_fdre_C_D)         0.121     1.466    tsc_ms1_top_i/inst_control/cnt_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.404ns  (logic 0.535ns (22.254%)  route 1.869ns (77.746%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 21.472 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.469    21.472    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.341    21.813 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/Q
                         net (fo=2, routed)           1.408    23.221    tsc_ms1_top_i/inst_control/data_par_reg[2][0]
    SLICE_X93Y123        LUT6 (Prop_lut6_I0_O)        0.097    23.318 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.461    23.779    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y123        LUT4 (Prop_lut4_I3_O)        0.097    23.876 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    23.876    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.303    26.305    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.134    26.172    
                         clock uncertainty           -0.207    25.965    
    SLICE_X94Y123        FDCE (Setup_fdce_C_D)        0.069    26.034    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.034    
                         arrival time                         -23.876    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.393ns  (logic 0.535ns (22.358%)  route 1.858ns (77.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 21.472 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.469    21.472    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.341    21.813 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/Q
                         net (fo=2, routed)           1.408    23.221    tsc_ms1_top_i/inst_control/data_par_reg[2][0]
    SLICE_X93Y123        LUT6 (Prop_lut6_I0_O)        0.097    23.318 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.450    23.768    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.097    23.865 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.865    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.069    26.033    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.033    
                         arrival time                         -23.865    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.390ns  (logic 0.535ns (22.386%)  route 1.855ns (77.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 21.472 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.469    21.472    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.341    21.813 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/Q
                         net (fo=2, routed)           1.408    23.221    tsc_ms1_top_i/inst_control/data_par_reg[2][0]
    SLICE_X93Y123        LUT6 (Prop_lut6_I0_O)        0.097    23.318 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.447    23.765    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I4_O)        0.097    23.862 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    23.862    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.072    26.036    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.036    
                         arrival time                         -23.862    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.313ns  (logic 0.956ns (41.330%)  route 1.357ns (58.670%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 21.469 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.466    21.469    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X92Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.361    21.830 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[4]/Q
                         net (fo=1, routed)           0.685    22.515    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg_n_0_[4]
    SLICE_X93Y128        LUT6 (Prop_lut6_I0_O)        0.199    22.714 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_curr[4]_i_5/O
                         net (fo=1, routed)           0.000    22.714    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par_reg[4]_0
    SLICE_X93Y128        MUXF7 (Prop_muxf7_I1_O)      0.167    22.881 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[4]_i_2/O
                         net (fo=1, routed)           0.673    23.553    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_9
    SLICE_X94Y132        LUT5 (Prop_lut5_I2_O)        0.229    23.782 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[4]_i_1/O
                         net (fo=1, routed)           0.000    23.782    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[4]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.310    26.312    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/C
                         clock pessimism             -0.134    26.179    
                         clock uncertainty           -0.207    25.972    
    SLICE_X94Y132        FDRE (Setup_fdre_C_D)        0.072    26.044    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]
  -------------------------------------------------------------------
                         required time                         26.044    
                         arrival time                         -23.782    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.160ns  (logic 0.830ns (38.429%)  route 1.330ns (61.571%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 21.526 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.523    21.526    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bbstub_clk_out2
    SLICE_X98Y127        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y127        FDRE (Prop_fdre_C_Q)         0.341    21.867 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[8]/Q
                         net (fo=1, routed)           0.694    22.561    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par[8]
    SLICE_X98Y128        LUT6 (Prop_lut6_I1_O)        0.097    22.658 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[8]_i_4/O
                         net (fo=1, routed)           0.000    22.658    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[8]_i_4_n_0
    SLICE_X98Y128        MUXF7 (Prop_muxf7_I0_O)      0.163    22.821 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[8]_i_2/O
                         net (fo=1, routed)           0.636    23.457    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_1
    SLICE_X97Y132        LUT5 (Prop_lut5_I2_O)        0.229    23.686 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[8]_i_1/O
                         net (fo=1, routed)           0.000    23.686    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[8]
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.310    26.312    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/C
                         clock pessimism             -0.134    26.179    
                         clock uncertainty           -0.207    25.972    
    SLICE_X97Y132        FDRE (Setup_fdre_C_D)        0.030    26.002    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         26.002    
                         arrival time                         -23.686    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.255ns  (logic 0.905ns (40.141%)  route 1.350ns (59.859%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 26.313 - 25.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 21.469 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.466    21.469    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.393    21.862 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/data_par_reg[3]/Q
                         net (fo=1, routed)           0.787    22.649    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par[3]
    SLICE_X91Y129        LUT6 (Prop_lut6_I1_O)        0.097    22.746 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_curr[3]_i_5/O
                         net (fo=1, routed)           0.000    22.746    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par_reg[3]_0
    SLICE_X91Y129        MUXF7 (Prop_muxf7_I1_O)      0.188    22.934 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[3]_i_2/O
                         net (fo=1, routed)           0.562    23.497    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_11
    SLICE_X92Y133        LUT5 (Prop_lut5_I2_O)        0.227    23.724 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[3]_i_1/O
                         net (fo=1, routed)           0.000    23.724    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[3]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.311    26.313    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/C
                         clock pessimism             -0.134    26.180    
                         clock uncertainty           -0.207    25.973    
    SLICE_X92Y133        FDRE (Setup_fdre_C_D)        0.070    26.043    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         26.043    
                         arrival time                         -23.724    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.145ns  (logic 0.830ns (38.691%)  route 1.315ns (61.309%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 21.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.524    21.527    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bbstub_clk_out2
    SLICE_X99Y128        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y128        FDRE (Prop_fdre_C_Q)         0.341    21.868 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[9]/Q
                         net (fo=1, routed)           0.567    22.435    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par_reg[9]_1[9]
    SLICE_X99Y128        LUT6 (Prop_lut6_I3_O)        0.097    22.532 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[9]_i_4/O
                         net (fo=1, routed)           0.000    22.532    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[9]_i_4_n_0
    SLICE_X99Y128        MUXF7 (Prop_muxf7_I0_O)      0.163    22.695 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[9]_i_2/O
                         net (fo=1, routed)           0.748    23.443    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]
    SLICE_X97Y132        LUT5 (Prop_lut5_I2_O)        0.229    23.672 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[9]_i_1/O
                         net (fo=1, routed)           0.000    23.672    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[9]
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.310    26.312    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/C
                         clock pessimism             -0.134    26.179    
                         clock uncertainty           -0.207    25.972    
    SLICE_X97Y132        FDRE (Setup_fdre_C_D)        0.032    26.004    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.216ns  (logic 0.882ns (39.809%)  route 1.334ns (60.191%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 26.313 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 21.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.463    21.466    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/bbstub_clk_out2
    SLICE_X92Y127        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y127        FDRE (Prop_fdre_C_Q)         0.393    21.859 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/data_par_reg[2]/Q
                         net (fo=1, routed)           0.710    22.569    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par[2]
    SLICE_X91Y128        LUT6 (Prop_lut6_I1_O)        0.097    22.666 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[2]_i_4/O
                         net (fo=1, routed)           0.000    22.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[2]_i_4_n_0
    SLICE_X91Y128        MUXF7 (Prop_muxf7_I0_O)      0.163    22.829 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[2]_i_2/O
                         net (fo=1, routed)           0.624    23.453    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_13
    SLICE_X92Y133        LUT5 (Prop_lut5_I2_O)        0.229    23.682 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000    23.682    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[2]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.311    26.313    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                         clock pessimism             -0.134    26.180    
                         clock uncertainty           -0.207    25.973    
    SLICE_X92Y133        FDRE (Setup_fdre_C_D)        0.072    26.045    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         26.045    
                         arrival time                         -23.682    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.125ns  (logic 0.834ns (39.256%)  route 1.291ns (60.744%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 21.538 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.535    21.538    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/bbstub_clk_out2
    SLICE_X98Y137        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y137        FDRE (Prop_fdre_C_Q)         0.341    21.879 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/data_par_reg[5]/Q
                         net (fo=1, routed)           0.701    22.580    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_par[5]
    SLICE_X95Y135        LUT6 (Prop_lut6_I1_O)        0.097    22.677 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/data_curr[5]_i_7/O
                         net (fo=1, routed)           0.000    22.677    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[5]_0
    SLICE_X95Y135        MUXF7 (Prop_muxf7_I1_O)      0.167    22.844 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_curr_reg[5]_i_3/O
                         net (fo=1, routed)           0.589    23.434    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_8
    SLICE_X94Y132        LUT5 (Prop_lut5_I4_O)        0.229    23.663 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000    23.663    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[5]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.310    26.312    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/C
                         clock pessimism             -0.134    26.179    
                         clock uncertainty           -0.207    25.972    
    SLICE_X94Y132        FDRE (Setup_fdre_C_D)        0.070    26.042    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         26.042    
                         arrival time                         -23.663    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.178ns  (logic 0.830ns (38.117%)  route 1.348ns (61.883%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 26.313 - 25.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 21.475 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.472    21.475    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/bbstub_clk_out2
    SLICE_X96Y135        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDRE (Prop_fdre_C_Q)         0.341    21.816 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg[1]/Q
                         net (fo=1, routed)           0.794    22.610    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_par_reg_n_0_[1]
    SLICE_X93Y135        LUT6 (Prop_lut6_I0_O)        0.097    22.707 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_curr[1]_i_6/O
                         net (fo=1, routed)           0.000    22.707    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_curr[1]_i_6_n_0
    SLICE_X93Y135        MUXF7 (Prop_muxf7_I0_O)      0.163    22.870 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/data_curr_reg[1]_i_3/O
                         net (fo=1, routed)           0.553    23.424    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_16
    SLICE_X92Y133        LUT5 (Prop_lut5_I4_O)        0.229    23.653 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[1]_i_1/O
                         net (fo=1, routed)           0.000    23.653    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[1]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.311    26.313    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/C
                         clock pessimism             -0.134    26.180    
                         clock uncertainty           -0.207    25.973    
    SLICE_X92Y133        FDRE (Setup_fdre_C_D)        0.069    26.042    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         26.042    
                         arrival time                         -23.653    
  -------------------------------------------------------------------
                         slack                                  2.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.387%)  route 0.577ns (75.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[1]/Q
                         net (fo=1, routed)           0.577     1.384    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[1]
    SLICE_X92Y133        LUT5 (Prop_lut5_I0_O)        0.045     1.429 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.429    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[1]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.939     0.941    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]/C
                         clock pessimism              0.052     0.993    
                         clock uncertainty            0.207     1.200    
    SLICE_X92Y133        FDRE (Hold_fdre_C_D)         0.120     1.320    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.164%)  route 0.553ns (74.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X96Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[9]/Q
                         net (fo=1, routed)           0.553     1.360    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[9]
    SLICE_X97Y132        LUT5 (Prop_lut5_I0_O)        0.045     1.405 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.405    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[9]
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X97Y132        FDRE (Hold_fdre_C_D)         0.092     1.291    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.227ns (29.273%)  route 0.548ns (70.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.128     0.794 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[4]/Q
                         net (fo=1, routed)           0.548     1.343    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[4]
    SLICE_X94Y132        LUT5 (Prop_lut5_I0_O)        0.099     1.442 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.442    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[4]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X94Y132        FDRE (Hold_fdre_C_D)         0.121     1.320    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.228%)  route 0.615ns (76.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[2]/Q
                         net (fo=2, routed)           0.615     1.422    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par[0]
    SLICE_X92Y133        LUT5 (Prop_lut5_I0_O)        0.045     1.467 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.467    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[2]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.939     0.941    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]/C
                         clock pessimism              0.052     0.993    
                         clock uncertainty            0.207     1.200    
    SLICE_X92Y133        FDRE (Hold_fdre_C_D)         0.121     1.321    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.972%)  route 0.624ns (77.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[0]/Q
                         net (fo=1, routed)           0.624     1.431    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[0]
    SLICE_X94Y132        LUT5 (Prop_lut5_I0_O)        0.045     1.476 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.476    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[0]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[0]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X94Y132        FDRE (Hold_fdre_C_D)         0.120     1.319    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.226ns (27.709%)  route 0.590ns (72.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.128     0.794 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[5]/Q
                         net (fo=1, routed)           0.590     1.384    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[5]
    SLICE_X94Y132        LUT5 (Prop_lut5_I0_O)        0.098     1.482 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.482    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[5]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X94Y132        FDRE (Hold_fdre_C_D)         0.121     1.320    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.476%)  route 0.606ns (76.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X96Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[8]/Q
                         net (fo=1, routed)           0.606     1.413    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[8]
    SLICE_X97Y132        LUT5 (Prop_lut5_I0_O)        0.045     1.458 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[8]
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X97Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X97Y132        FDRE (Hold_fdre_C_D)         0.091     1.290    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.226ns (27.014%)  route 0.611ns (72.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.664     0.666    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/bbstub_clk_out2
    SLICE_X93Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.128     0.794 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg[7]/Q
                         net (fo=1, routed)           0.611     1.405    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_par_reg_n_0_[7]
    SLICE_X94Y132        LUT5 (Prop_lut5_I0_O)        0.098     1.503 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.503    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[7]
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.938     0.940    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X94Y132        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[7]/C
                         clock pessimism              0.052     0.992    
                         clock uncertainty            0.207     1.199    
    SLICE_X94Y132        FDRE (Hold_fdre_C_D)         0.121     1.320    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.419ns (49.741%)  route 0.423ns (50.259%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.661     0.663    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/bbstub_clk_out2
    SLICE_X92Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.148     0.811 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg[6]/Q
                         net (fo=1, routed)           0.158     0.969    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_par_reg_n_0_[6]
    SLICE_X96Y128        LUT6 (Prop_lut6_I0_O)        0.098     1.067 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/data_curr[6]_i_5/O
                         net (fo=1, routed)           0.000     1.067    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par_reg[6]_0
    SLICE_X96Y128        MUXF7 (Prop_muxf7_I1_O)      0.065     1.132 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[6]_i_2/O
                         net (fo=1, routed)           0.265     1.397    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_5
    SLICE_X96Y133        LUT5 (Prop_lut5_I2_O)        0.108     1.505 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.505    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[6]
    SLICE_X96Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.939     0.941    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X96Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[6]/C
                         clock pessimism              0.052     0.993    
                         clock uncertainty            0.207     1.200    
    SLICE_X96Y133        FDRE (Hold_fdre_C_D)         0.091     1.291    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.388ns (44.129%)  route 0.491ns (55.871%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.661     0.663    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/bbstub_clk_out2
    SLICE_X90Y129        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y129        FDRE (Prop_fdre_C_Q)         0.164     0.827 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/data_par_reg[3]/Q
                         net (fo=1, routed)           0.215     1.042    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_par_reg[9]_1[3]
    SLICE_X91Y129        LUT6 (Prop_lut6_I3_O)        0.045     1.087 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[3]_i_4/O
                         net (fo=1, routed)           0.000     1.087    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr[3]_i_4_n_0
    SLICE_X91Y129        MUXF7 (Prop_muxf7_I0_O)      0.071     1.158 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/data_curr_reg[3]_i_2/O
                         net (fo=1, routed)           0.276     1.434    tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/chan_sel_reg[2]_11
    SLICE_X92Y133        LUT5 (Prop_lut5_I2_O)        0.108     1.542 r  tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/data_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.542    tsc_ms1_top_i/inst_datapath/inst_rx/iserdes_data_par_2D[16]_0[3]
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.939     0.941    tsc_ms1_top_i/inst_datapath/inst_rx/CLK
    SLICE_X92Y133        FDRE                                         r  tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]/C
                         clock pessimism              0.052     0.993    
                         clock uncertainty            0.207     1.200    
    SLICE_X92Y133        FDRE (Hold_fdre_C_D)         0.121     1.321    tsc_ms1_top_i/inst_datapath/inst_rx/data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.096ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.781ns (22.493%)  route 2.691ns (77.507%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.464     1.467    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDPE (Prop_fdpe_C_Q)         0.393     1.860 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.615     2.475    tsc_ms1_top_i/inst_control/cnt_reg_reg[6]
    SLICE_X93Y121        LUT4 (Prop_lut4_I0_O)        0.097     2.572 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.545     3.117    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X93Y122        LUT4 (Prop_lut4_I3_O)        0.097     3.214 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.708     3.922    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X93Y124        LUT6 (Prop_lut6_I5_O)        0.097     4.019 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.824     4.842    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I3_O)        0.097     4.939 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.939    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.072    26.036    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.036    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 21.096    

Slack (MET) :             21.336ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.781ns (24.182%)  route 2.449ns (75.818%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.464     1.467    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDPE (Prop_fdpe_C_Q)         0.393     1.860 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.615     2.475    tsc_ms1_top_i/inst_control/cnt_reg_reg[6]
    SLICE_X93Y121        LUT4 (Prop_lut4_I0_O)        0.097     2.572 f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.545     3.117    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X93Y122        LUT4 (Prop_lut4_I3_O)        0.097     3.214 f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.466     3.680    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X93Y124        LUT6 (Prop_lut6_I5_O)        0.097     3.777 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.823     4.600    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I3_O)        0.097     4.697 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.697    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)        0.069    26.033    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.033    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 21.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.254ns (24.945%)  route 0.764ns (75.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.657     0.659    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDPE (Prop_fdpe_C_Q)         0.164     0.823 r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/Q
                         net (fo=3, routed)           0.343     1.166    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]
    SLICE_X93Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.211 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.422     1.632    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I3_O)        0.045     1.677 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.677    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.052     0.984    
                         clock uncertainty            0.207     1.191    
    SLICE_X94Y124        FDCE (Hold_fdce_C_D)         0.121     1.312    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.254ns (24.337%)  route 0.790ns (75.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.657     0.659    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDPE (Prop_fdpe_C_Q)         0.164     0.823 f  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/Q
                         net (fo=3, routed)           0.348     1.171    tsc_ms1_top_i/inst_control/cnt_reg_reg[22]
    SLICE_X93Y124        LUT6 (Prop_lut6_I1_O)        0.045     1.216 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.442     1.658    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X94Y124        LUT5 (Prop_lut5_I3_O)        0.045     1.703 r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.703    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.052     0.984    
                         clock uncertainty            0.207     1.191    
    SLICE_X94Y124        FDCE (Hold_fdce_C_D)         0.120     1.311    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.657ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.341ns (19.810%)  route 1.380ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.380     3.187    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                 22.657    

Slack (MET) :             22.657ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.341ns (19.810%)  route 1.380ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.380     3.187    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                 22.657    

Slack (MET) :             22.657ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.341ns (19.810%)  route 1.380ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.380     3.187    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                 22.657    

Slack (MET) :             22.657ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.341ns (19.810%)  route 1.380ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.380     3.187    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                 22.657    

Slack (MET) :             22.901ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.341ns (23.079%)  route 1.137ns (76.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.137     2.944    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 22.901    

Slack (MET) :             22.901ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.341ns (23.079%)  route 1.137ns (76.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.137     2.944    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 22.901    

Slack (MET) :             22.901ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.341ns (23.079%)  route 1.137ns (76.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.137     2.944    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Setup_fdpe_C_CE)      -0.119    25.845    tsc_ms1_top_i/inst_control/cnt_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 22.901    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.341ns (25.230%)  route 1.011ns (74.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.011     2.818    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Setup_fdpe_C_CE)      -0.119    25.848    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         25.848    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.341ns (25.230%)  route 1.011ns (74.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.011     2.818    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Setup_fdpe_C_CE)      -0.119    25.848    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         25.848    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.341ns (25.230%)  route 1.011ns (74.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.463     1.466    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.341     1.807 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          1.011     2.818    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Setup_fdpe_C_CE)      -0.119    25.848    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.848    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 23.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.539%)  route 0.545ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.545     1.349    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_CE)       -0.016     1.180    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.539%)  route 0.545ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.545     1.349    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_CE)       -0.016     1.180    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.539%)  route 0.545ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.545     1.349    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[2]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_CE)       -0.016     1.180    tsc_ms1_top_i/inst_control/cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.539%)  route 0.545ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.545     1.349    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[3]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Hold_fdpe_C_CE)       -0.016     1.180    tsc_ms1_top_i/inst_control/cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.567     1.370    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_CE)       -0.016     1.179    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.567     1.370    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_CE)       -0.016     1.179    tsc_ms1_top_i/inst_control/cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.567     1.370    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_CE)       -0.016     1.179    tsc_ms1_top_i/inst_control/cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.567     1.370    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Hold_fdpe_C_CE)       -0.016     1.179    tsc_ms1_top_i/inst_control/cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.541%)  route 0.581ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.581     1.384    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.933     0.935    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
                         clock pessimism              0.052     0.987    
                         clock uncertainty            0.207     1.194    
    SLICE_X92Y122        FDPE (Hold_fdpe_C_CE)       -0.016     1.178    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/cnt_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.541%)  route 0.581ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.660     0.662    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y122        FDRE                                         r  tsc_ms1_top_i/inst_control/cnt_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  tsc_ms1_top_i/inst_control/cnt_down_reg/Q
                         net (fo=24, routed)          0.581     1.384    tsc_ms1_top_i/inst_control/cnt_down
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.933     0.935    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
                         clock pessimism              0.052     0.987    
                         clock uncertainty            0.207     1.194    
    SLICE_X92Y122        FDPE (Hold_fdpe_C_CE)       -0.016     1.178    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.393ns (27.077%)  route 1.058ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.058     3.631    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X60Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X60Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X60Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.393ns (27.077%)  route 1.058ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.058     3.631    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X60Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X60Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X60Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    

Slack (MET) :             17.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.393ns (27.138%)  route 1.055ns (72.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 21.950 - 20.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.241     2.180    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X66Y77         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDPE (Prop_fdpe_C_Q)         0.393     2.573 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.055     3.628    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X61Y78         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.777    20.777    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.849 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.100    21.950    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.174    22.124    
                         clock uncertainty           -0.302    21.822    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.293    21.529    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         21.529    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.887%)  route 0.136ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.543     0.872    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X56Y74         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.013 f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.136     1.149    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y74         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.812     1.172    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X54Y74         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.287     0.885    
    SLICE_X54Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.818    system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.488%)  route 0.169ns (54.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.556     0.885    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X37Y65         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.169     1.195    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y65         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.825     1.185    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X34Y65         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.265     0.920    
    SLICE_X34Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.488%)  route 0.169ns (54.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.556     0.885    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X37Y65         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.169     1.195    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y65         FDCE                                         f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.825     1.185    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X34Y65         FDCE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.265     0.920    
    SLICE_X34Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.717%)  route 0.148ns (51.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.556     0.885    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X37Y65         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.148     1.174    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y64         FDPE                                         f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.826     1.186    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X36Y64         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.286     0.900    
    SLICE_X36Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.805    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.717%)  route 0.148ns (51.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.556     0.885    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X37Y65         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.148     1.174    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y64         FDPE                                         f  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.826     1.186    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X36Y64         FDPE                                         r  system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.286     0.900    
    SLICE_X36Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.805    system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.438ns (14.890%)  route 2.504ns (85.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 6.364 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           2.277     5.135    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X104Y123       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.362     6.364    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                         clock pessimism              0.000     6.364    
                         clock uncertainty           -0.406     5.958    
    SLICE_X104Y123       FDPE (Recov_fdpe_C_PRE)     -0.257     5.701    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.438ns (20.345%)  route 1.715ns (79.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.488     4.346    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.259     6.261    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/C
                         clock pessimism              0.000     6.261    
                         clock uncertainty           -0.406     5.855    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.259     5.596    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.438ns (20.345%)  route 1.715ns (79.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.488     4.346    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.259     6.261    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/C
                         clock pessimism              0.000     6.261    
                         clock uncertainty           -0.406     5.855    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.259     5.596    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.438ns (20.345%)  route 1.715ns (79.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.488     4.346    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.259     6.261    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/C
                         clock pessimism              0.000     6.261    
                         clock uncertainty           -0.406     5.855    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.259     5.596    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.438ns (20.345%)  route 1.715ns (79.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.488     4.346    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.259     6.261    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/C
                         clock pessimism              0.000     6.261    
                         clock uncertainty           -0.406     5.855    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.259     5.596    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.438ns (20.345%)  route 1.715ns (79.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.939 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        1.254     2.193    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.341     2.534 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.227     2.761    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.097     2.858 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.488     4.346    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X74Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221     6.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.536     3.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.245     4.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.259     6.261    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X74Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/C
                         clock pessimism              0.000     6.261    
                         clock uncertainty           -0.406     5.855    
    SLICE_X74Y108        FDPE (Recov_fdpe_C_PRE)     -0.257     5.598    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  1.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.247%)  route 0.959ns (83.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           0.835     2.026    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X74Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.915     0.917    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X74Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.406     1.323    
    SLICE_X74Y108        FDPE (Remov_fdpe_C_PRE)     -0.071     1.252    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.247%)  route 0.959ns (83.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           0.835     2.026    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.915     0.917    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.406     1.323    
    SLICE_X75Y108        FDPE (Remov_fdpe_C_PRE)     -0.095     1.228    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.247%)  route 0.959ns (83.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           0.835     2.026    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.915     0.917    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.406     1.323    
    SLICE_X75Y108        FDPE (Remov_fdpe_C_PRE)     -0.095     1.228    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.247%)  route 0.959ns (83.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           0.835     2.026    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.915     0.917    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.406     1.323    
    SLICE_X75Y108        FDPE (Remov_fdpe_C_PRE)     -0.095     1.228    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.247%)  route 0.959ns (83.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           0.835     2.026    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X75Y108        FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.915     0.917    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X75Y108        FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.406     1.323    
    SLICE_X75Y108        FDPE (Remov_fdpe_C_PRE)     -0.095     1.228    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.186ns (11.592%)  route 1.419ns (88.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2491, routed)        0.553     0.882    system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.124     1.147    system_wrapper_i/control_reg0_o[2]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.192 f  system_wrapper_i/rst_200m_pipe[5]_i_1/O
                         net (fo=6, routed)           1.295     2.486    tsc_ms1_top_i/inst_clocking/AS[0]
    SLICE_X104Y123       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.960     0.962    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                         clock pessimism              0.000     0.962    
                         clock uncertainty            0.406     1.368    
    SLICE_X104Y123       FDPE (Remov_fdpe_C_PRE)     -0.071     1.297    tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  1.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X105Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X105Y124       FDPE (Recov_fdpe_C_PRE)     -0.259    25.764    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         25.764    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X105Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X105Y124       FDPE (Recov_fdpe_C_PRE)     -0.259    25.764    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         25.764    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X104Y124       FDPE (Recov_fdpe_C_PRE)     -0.257    25.766    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X104Y124       FDPE (Recov_fdpe_C_PRE)     -0.257    25.766    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X104Y124       FDPE (Recov_fdpe_C_PRE)     -0.257    25.766    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.303ns  (logic 0.393ns (30.172%)  route 0.910ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 26.363 - 25.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 21.525 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375    21.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.824    18.551 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.373    19.924    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    20.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         1.522    21.525    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.393    21.918 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.910    22.828    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.361    26.363    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/C
                         clock pessimism             -0.134    26.230    
                         clock uncertainty           -0.207    26.023    
    SLICE_X104Y124       FDPE (Recov_fdpe_C_PRE)     -0.257    25.766    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -22.828    
  -------------------------------------------------------------------
                         slack                                  2.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X104Y124       FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X104Y124       FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X104Y124       FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X104Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X104Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X104Y124       FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X105Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X105Y124       FDPE (Remov_fdpe_C_PRE)     -0.095     1.125    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.288%)  route 0.485ns (74.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout2_buf/O
                         net (fo=585, routed)         0.686     0.688    tsc_ms1_top_i/inst_clocking/CLK
    SLICE_X104Y123       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDPE (Prop_fdpe_C_Q)         0.164     0.852 f  tsc_ms1_top_i/inst_clocking/rst_200m_pipe_reg[0]/Q
                         net (fo=7, routed)           0.485     1.337    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]
    SLICE_X105Y124       FDPE                                         f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.959     0.961    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]/C
                         clock pessimism              0.052     1.013    
                         clock uncertainty            0.207     1.220    
    SLICE_X105Y124       FDPE (Remov_fdpe_C_PRE)     -0.095     1.125    tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.341ns (12.027%)  route 2.494ns (87.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.521     1.524    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.341     1.865 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         2.494     4.359    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y124        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.102    26.406    
                         clock uncertainty           -0.087    26.319    
    SLICE_X94Y124        FDCE (Recov_fdce_C_CLR)     -0.227    26.092    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.092    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.341ns (12.027%)  route 2.494ns (87.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.521     1.524    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.341     1.865 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         2.494     4.359    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y124        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.302    26.304    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.102    26.406    
                         clock uncertainty           -0.087    26.319    
    SLICE_X94Y124        FDCE (Recov_fdce_C_CLR)     -0.227    26.092    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.092    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             22.188ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out4_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.341ns (14.324%)  route 2.040ns (85.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.521     1.524    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.341     1.865 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         2.040     3.905    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y123        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.303    26.305    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.102    26.407    
                         clock uncertainty           -0.087    26.320    
    SLICE_X94Y123        FDCE (Recov_fdce_C_CLR)     -0.227    26.093    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.093    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 22.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.141ns (10.067%)  route 1.260ns (89.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.685     0.687    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.828 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         1.260     2.088    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y123        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.931     0.933    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y123        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.238     0.695    
    SLICE_X94Y123        FDCE (Remov_fdce_C_CLR)     -0.067     0.628    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.141ns (8.622%)  route 1.494ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.685     0.687    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.828 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         1.494     2.322    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y124        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.238     0.694    
    SLICE_X94Y124        FDCE (Remov_fdce_C_CLR)     -0.067     0.627    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.141ns (8.622%)  route 1.494ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.685     0.687    tsc_ms1_top_i/inst_clocking/pix_clk
    SLICE_X105Y124       FDPE                                         r  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.828 f  tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[0]/Q
                         net (fo=130, routed)         1.494     2.322    tsc_ms1_top_i/inst_control/Q[0]
    SLICE_X94Y124        FDCE                                         f  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.930     0.932    tsc_ms1_top_i/inst_control/CLK
    SLICE_X94Y124        FDCE                                         r  tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.238     0.694    
    SLICE_X94Y124        FDCE (Remov_fdce_C_CLR)     -0.067     0.627    tsc_ms1_top_i/inst_control/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  1.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.403ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.341ns (18.534%)  route 1.499ns (81.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.499     3.304    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y125        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[20]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 22.403    

Slack (MET) :             22.403ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.341ns (18.534%)  route 1.499ns (81.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.499     3.304    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y125        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[21]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 22.403    

Slack (MET) :             22.403ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.341ns (18.534%)  route 1.499ns (81.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.499     3.304    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y125        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y125        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[22]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y125        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 22.403    

Slack (MET) :             22.523ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.341ns (19.836%)  route 1.378ns (80.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.378     3.183    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y124        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[16]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 22.523    

Slack (MET) :             22.523ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.341ns (19.836%)  route 1.378ns (80.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.378     3.183    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y124        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[17]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 22.523    

Slack (MET) :             22.523ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.341ns (19.836%)  route 1.378ns (80.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.378     3.183    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y124        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[18]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 22.523    

Slack (MET) :             22.523ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.341ns (19.836%)  route 1.378ns (80.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 26.304 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.378     3.183    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y124        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.302    26.304    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y124        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[19]/C
                         clock pessimism             -0.134    26.171    
                         clock uncertainty           -0.207    25.964    
    SLICE_X92Y124        FDPE (Recov_fdpe_C_PRE)     -0.257    25.707    tsc_ms1_top_i/inst_control/cnt_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         25.707    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 22.523    

Slack (MET) :             22.732ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.341ns (22.536%)  route 1.172ns (77.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.172     2.977    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y122        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[10]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Recov_fdpe_C_PRE)     -0.257    25.710    tsc_ms1_top_i/inst_control/cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         25.710    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 22.732    

Slack (MET) :             22.732ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.341ns (22.536%)  route 1.172ns (77.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.172     2.977    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y122        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[11]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Recov_fdpe_C_PRE)     -0.257    25.710    tsc_ms1_top_i/inst_control/cnt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         25.710    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 22.732    

Slack (MET) :             22.732ns  (required time - arrival time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out5_clk_wiz_0 rise@25.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.341ns (22.536%)  route 1.172ns (77.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.375     1.375    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.824    -1.449 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.373    -0.076    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     0.003 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         1.461     1.464    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.341     1.805 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          1.172     2.977    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y122        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    25.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.221    26.221    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.536    23.685 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.245    24.930    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    25.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          1.305    26.307    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y122        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[8]/C
                         clock pessimism             -0.134    26.174    
                         clock uncertainty           -0.207    25.967    
    SLICE_X92Y122        FDPE (Recov_fdpe_C_PRE)     -0.257    25.710    tsc_ms1_top_i/inst_control/cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.710    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 22.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.335%)  route 0.552ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.552     1.353    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y123        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[12]/C
                         clock pessimism              0.052     0.985    
                         clock uncertainty            0.207     1.192    
    SLICE_X92Y123        FDPE (Remov_fdpe_C_PRE)     -0.071     1.121    tsc_ms1_top_i/inst_control/cnt_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.335%)  route 0.552ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.552     1.353    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y123        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[13]/C
                         clock pessimism              0.052     0.985    
                         clock uncertainty            0.207     1.192    
    SLICE_X92Y123        FDPE (Remov_fdpe_C_PRE)     -0.071     1.121    tsc_ms1_top_i/inst_control/cnt_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.335%)  route 0.552ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.552     1.353    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y123        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[14]/C
                         clock pessimism              0.052     0.985    
                         clock uncertainty            0.207     1.192    
    SLICE_X92Y123        FDPE (Remov_fdpe_C_PRE)     -0.071     1.121    tsc_ms1_top_i/inst_control/cnt_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.335%)  route 0.552ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.552     1.353    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y123        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.931     0.933    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y123        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[15]/C
                         clock pessimism              0.052     0.985    
                         clock uncertainty            0.207     1.192    
    SLICE_X92Y123        FDPE (Remov_fdpe_C_PRE)     -0.071     1.121    tsc_ms1_top_i/inst_control/cnt_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.945%)  route 0.603ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.603     1.404    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y121        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[4]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.124    tsc_ms1_top_i/inst_control/cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.945%)  route 0.603ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.603     1.404    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y121        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[5]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.124    tsc_ms1_top_i/inst_control/cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.945%)  route 0.603ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.603     1.404    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y121        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[6]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.124    tsc_ms1_top_i/inst_control/cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.945%)  route 0.603ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.603     1.404    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y121        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.934     0.936    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y121        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[7]/C
                         clock pessimism              0.052     0.988    
                         clock uncertainty            0.207     1.195    
    SLICE_X92Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.124    tsc_ms1_top_i/inst_control/cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.906%)  route 0.646ns (82.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.646     1.448    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y120        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[0]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Remov_fdpe_C_PRE)     -0.071     1.125    tsc_ms1_top_i/inst_control/cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 tsc_ms1_top_i/inst_control/rst_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.906%)  route 0.646ns (82.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.571     0.571    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.098    -0.527 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.503    -0.024    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout4_buf/O
                         net (fo=175, routed)         0.658     0.660    tsc_ms1_top_i/inst_control/CLK
    SLICE_X93Y123        FDRE                                         r  tsc_ms1_top_i/inst_control/rst_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  tsc_ms1_top_i/inst_control/rst_cnt_reg/Q
                         net (fo=24, routed)          0.646     1.448    tsc_ms1_top_i/inst_control/rst_cnt
    SLICE_X92Y120        FDPE                                         f  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.840     0.840    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.419    -0.579 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.552    -0.027    tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkout5_buf/O
                         net (fo=24, routed)          0.935     0.937    tsc_ms1_top_i/inst_control/sen_clk_in
    SLICE_X92Y120        FDPE                                         r  tsc_ms1_top_i/inst_control/cnt_reg_reg[1]/C
                         clock pessimism              0.052     0.989    
                         clock uncertainty            0.207     1.196    
    SLICE_X92Y120        FDPE (Remov_fdpe_C_PRE)     -0.071     1.125    tsc_ms1_top_i/inst_control/cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.322    





