# Compile of fifo.v was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of minilab1_2.sv failed with 11 errors.
# Compile of minilab1_2.sv failed with 10 errors.
# Compile of minilab1_2.sv failed with 7 errors.
# Compile of minilab1_2.sv failed with 6 errors.
# Compile of minilab1_2.sv failed with 3 errors.
# Compile of minilab1_2.sv failed with 2 errors.
# Compile of minilab1_2.sv failed with 1 errors.
# Compile of minilab1_2.sv was successful with warnings.
# Compile of minilab1_2.sv was successful.
# Compile of minilab_test.sv failed with 3 errors.
# Compile of minilab_test.sv failed with 1 errors.
# Compile of minilab_test.sv failed with 1 errors.
# Compile of minilab_test.sv failed with 2 errors.
# Compile of minilab_test.sv failed with 2 errors.
# Compile of minilab_test.sv was successful.
# Optimization canceled
vsim work.minilab_test
# vsim work.minilab_test 
# Start time: 15:18:43 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece554/Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/Minilab1/fifo.v(66): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.genblk2.B_fifo'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:18:47 on Jan 31,2025, Elapsed time: 0:00:04
# Errors: 2, Warnings: 20
# Compile of fifo.v was successful.
# Compile of memory.v was successful.
# Compile of minilab_test.sv was successful.
# Compile of minilab1_2.sv was successful.
# Compile of rom.v was successful.
# Compile of input_mem.mif failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
vsim work.minilab_test
# vsim work.minilab_test 
# Start time: 15:19:51 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece554/Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/Minilab1/fifo.v(66): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.genblk2.B_fifo'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:19:54 on Jan 31,2025, Elapsed time: 0:00:03
# Errors: 2, Warnings: 3
# Compile of minilab1_2.sv was successful.
# Compile of minilab1_2.sv was successful.
# Load canceled
# Compile of fifo.v was successful.
# Compile of input_mem.mif failed with 1 errors.
# Compile of LPM_ADD_SUB_ip.v was successful.
# Compile of LPM_MULT_ip.v was successful.
# Compile of mac.sv failed with 1 errors.
# Compile of memory.v was successful.
# Compile of minilab_test.sv was successful.
# Compile of minilab1.sv failed with 2 errors.
# Compile of minilab1_2.sv was successful.
# Compile of rom.v was successful.
# 10 compiles, 3 failed with 4 errors.
# Compile of fifo.v was successful.
# Compile of input_mem.mif failed with 1 errors.
# Compile of LPM_ADD_SUB_ip.v was successful.
# Compile of LPM_MULT_ip.v was successful.
# Compile of memory.v was successful.
# Compile of minilab_test.sv was successful.
# Compile of minilab1_2.sv was successful.
# Compile of rom.v was successful.
# 8 compiles, 1 failed with 1 error.
# Load canceled
vsim work.minilab_test
# vsim work.minilab_test 
# Start time: 15:49:25 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece554/Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/Minilab1/fifo.v(66): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.genblk2.B_fifo'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:49:29 on Jan 31,2025, Elapsed time: 0:00:04
# Errors: 2, Warnings: 9
vsim work.minilab_test.sv -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.minilab_test.sv -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf 
# Start time: 15:51:59 on Jan 31,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work.minilab_test' at "work.minilab_test".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:52:02 on Jan 31,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 1
vsim work.minilab_test -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.minilab_test -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf 
# Start time: 15:52:14 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/minilab1_2.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/memory.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error: I:/ece554/Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/Minilab1/fifo.v(66): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.genblk2.B_fifo'
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=41, Warnings=13.
# Error loading design
# End time: 15:52:17 on Jan 31,2025, Elapsed time: 0:00:03
# Errors: 41, Warnings: 14
vsim work.minilab_test -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc
# vsim work.minilab_test -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf 
# Start time: 15:56:58 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/minilab1_2.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/memory.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error: I:/ece554/Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/Minilab1/fifo.v(66): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.genblk2.B_fifo'
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ece554/Minilab1/fifo.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=41, Warnings=13.
# Error loading design
# End time: 15:57:02 on Jan 31,2025, Elapsed time: 0:00:04
# Errors: 41, Warnings: 14
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test 
# Start time: 15:57:05 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: I:/ece554/Minilab1/memory.v(25): (vopt-2241) Connection width does not match width of port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
# ** Warning: I:/ece554/Minilab1/minilab1_2.sv(81): (vopt-2241) Connection width does not match width of port 'data'. The port definition is at: I:/ece554/Minilab1/fifo.v(41).
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'minilab_test' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/rom.v
# Loading work.fifo(fast)
# Error loading design
# End time: 15:57:10 on Jan 31,2025, Elapsed time: 0:00:05
# Errors: 1, Warnings: 13
# Compile of minilab_test.sv was successful.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test 
# Start time: 15:57:56 on Jan 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: I:/ece554/Minilab1/memory.v(25): (vopt-2241) Connection width does not match width of port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
# ** Warning: I:/ece554/Minilab1/minilab1_2.sv(81): (vopt-2241) Connection width does not match width of port 'data'. The port definition is at: I:/ece554/Minilab1/fifo.v(41).
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data'. The port definition is at: I:/ece554/Minilab1/fifo.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/genblk2/B_fifo File: I:/ece554/Minilab1/minilab1_2.sv Line: 81
# ** Error (suppressible): (vsim-3839) Variable '/minilab_test/minilab1/fullA', driven via a port connection, is multiply driven. See I:/ece554/Minilab1/minilab1_2.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1 File: I:/ece554/Minilab1/minilab1_2.sv Line: 129
# ** Error (suppressible): (vsim-3839) Variable '/minilab_test/minilab1/emptyA', driven via a port connection, is multiply driven. See I:/ece554/Minilab1/minilab1_2.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1 File: I:/ece554/Minilab1/minilab1_2.sv Line: 127
# Error loading design
# End time: 15:58:02 on Jan 31,2025, Elapsed time: 0:00:06
# Errors: 2, Warnings: 14
# Compile of minilab1_2.sv was successful.
# Compile of minilab1_2.sv was successful.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test 
# Start time: 16:00:56 on Jan 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: I:/ece554/Minilab1/memory.v(25): (vopt-2241) Connection width does not match width of port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
add wave -position insertpoint sim:/minilab_test/minilab1/memory/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/minilab_test/minilab1/memory/*'.
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "input_mem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/23.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read input_mem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "input_mem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/23.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(48978)
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory/altsyncram_component/m_default/altsyncram_inst
# Resetting the minilab1 DUT
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
quit -sim
# End time: 16:04:12 on Jan 31,2025, Elapsed time: 0:03:16
# Errors: 0, Warnings: 11
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test 
# Start time: 16:04:19 on Jan 31,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
quit -sim
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# End time: 16:05:42 on Jan 31,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 16:05:42 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem_wrapper(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Causality operation skipped due to absence of debug database file
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Compile of minilab_test.sv was successful.
# Compile of minilab1_2.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv failed with 2 errors.
# Compile of minilab1_2.sv failed with 1 errors.
# Compile of minilab1_2.sv failed with 2 errors.
# Compile of minilab1_2.sv failed with 8 errors.
# Compile of minilab1_2.sv was successful.
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
# Break key hit
run -all
# Resetting the minilab1 DUT
add wave -position insertpoint sim:/minilab_test/minilab1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv failed with 13 errors.
# Compile of minilab1_2.sv failed with 8 errors.
# Compile of minilab1_2.sv failed with 2 errors.
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
add wave -position insertpoint sim:/minilab_test/minilab1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
# Warning in wave window restart: (vish-4014) No objects found matching '/minilab_test/minilab1/reset_column'. 
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
add wave -position insertpoint sim:/minilab_test/minilab1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
# Compile of minilab1_2.sv failed with 1 errors.
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:/ece554/Minilab1/minilab1_2.sv(161): (vopt-7033) Variable 'address' driven in a combinational block, may not be driven by any other process. See I:/ece554/Minilab1/minilab1_2.sv(141).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Compile of minilab1_2.sv was successful.
restart -f
# No Design Loaded!
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 16:05:42 on Jan 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem_wrapper(fast)".
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=12.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
add wave -position insertpoint sim:/minilab_test/minilab1/*
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1765  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3845  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5925  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8005  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10085  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12165  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14245  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16325  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18405  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20485  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22565  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24645  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 25035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26725  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 27115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28805  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30885  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32965  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35045  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37125  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39205  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41285  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43365  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45445  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47525  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49605  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51685  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 52075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53765  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 53895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 54025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 54155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55845  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 55975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 56105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 56235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 57535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 57535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 57665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 57795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 57925  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 58055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 58185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 58315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 59615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 59615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 59745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 59875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 60005  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 60135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 60265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 60395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 62085  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 62215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 62345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 62475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 63775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 63775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 63905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 64035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 64165  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 64295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 64425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 64555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 65855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 65855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 65985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 66115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 66245  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 66375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 66505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 66635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 67935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 67935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68325  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 68715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70405  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72485  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 72875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74565  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 74955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76645  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 76905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 77035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78725  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 78985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 79115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80805  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 80935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 81065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 81195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 82495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 82495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 82625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 82755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 82885  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 84575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 84575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 84705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 84835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 84965  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 85095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 85225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 85355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 86655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 86655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 86785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 86915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 87045  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 87175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 87305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 87435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 88735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 88735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 88865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 88995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 89125  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 89255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 89385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 89515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 90815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 90815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 90945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 91075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 91205  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 91335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 91465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 91595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 92895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 92895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93285  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 93675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 94975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 94975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95365  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 95755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97445  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 97835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99525  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 99915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101605  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 101995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103685  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 103945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 104075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105765  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 105895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107845  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 107975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 108105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 108235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 109535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 109535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 109665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 109795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 109925  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 110055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 110185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 110315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 111615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 111615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 111745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 111875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 112005  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 112135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 112265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 112395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 113695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 113695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 113825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 113955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 114085  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 114215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 114345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 114475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 115775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 115775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 115905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 116035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 116165  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 116295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 116425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 116555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 117855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 117855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 117985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 118115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 118245  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 118375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 118505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 118635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 119935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 119935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120325  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 120715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 122015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 122015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 122145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1765  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3845  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5925  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8005  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10085  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12165  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14245  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16325  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18405  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20485  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22565  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24645  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 25035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26725  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 27115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28805  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30885  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32965  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35045  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37125  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39205  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41285  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43365  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45445  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1765  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3845  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 3975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 4235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 5925  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 7875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8005  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 8395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 9955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10085  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 10475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 11905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12165  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 12555  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 13985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14245  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14375  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14505  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 14635  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 15935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16325  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16455  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16585  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 16715  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18405  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18535  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18665  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 18795  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20485  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20615  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20745  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 20875  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22565  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22695  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22825  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 22955  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24645  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24775  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 24905  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 25035  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26725  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26855  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 26985  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 27115  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28805  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 28935  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29065  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 29195  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 30885  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31015  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31145  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 31275  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 32965  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33095  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33225  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 33355  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 34915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35045  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35175  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35305  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 35435  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 36995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37125  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37255  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37385  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 37515  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38815  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 38945  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39075  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39205  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39335  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39465  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39595  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 40895  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41025  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41155  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41285  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41415  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41545  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 41675  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 42975  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43105  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43235  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43365  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43495  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43625  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 43755  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45055  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45185  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45315  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45445  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45575  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45705  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 45835  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47135  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47265  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47395  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47525  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47655  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47785  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 47915  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49215  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49345  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49475  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49605  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49735  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49865  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 49995  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51295  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 51425  Instance: minilab_test.minilab1.memory.memory.altsyncram_component.m_default.altsyncram_inst
add wave -position insertpoint sim:/minilab_test/minilab1/*
# Compile of minilab1_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1_2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1_2(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/Minilab1/memory.v Line: 25
run -all
# Resetting the minilab1 DUT
