<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="axi_port_fixed_point/utils.cpp:9:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="in" VarName="data_in" LoopLoc="axi_port_fixed_point/utils.cpp:9:18" LoopName="VITIS_LOOP_9_1" ParentFunc="mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" Length="5" Direction="read" AccessID="data_in3seq" OrigID="VITIS_LOOP_12_2.i.load.4" OrigAccess-DebugLoc="axi_port_fixed_point/utils.cpp:11:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="axi_port_fixed_point/utils.cpp:25:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 5 has been inferred" BundleName="out" VarName="data_out" LoopLoc="axi_port_fixed_point/utils.cpp:25:19" LoopName="VITIS_LOOP_25_1" ParentFunc="mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" Length="5" Direction="write" AccessID="data_out4seq" OrigID="for.inc11.i9.store.3" OrigAccess-DebugLoc="axi_port_fixed_point/utils.cpp:32:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="axi_port_fixed_point/utils.cpp:25:19" msg_id="214-120" msg_severity="INFO" msg_body="i160 allocated space contains padding. This is unsupported" BundleName="out" VarName="data_out" ParentFunc="mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" OrigID="data_out4seq" OrigAccess-DebugLoc="axi_port_fixed_point/utils.cpp:25:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="axi_port_fixed_point/utils.cpp:9:18" msg_id="214-120" msg_severity="INFO" msg_body="i160 allocated space contains padding. This is unsupported" BundleName="in" VarName="data_in" ParentFunc="mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" OrigID="data_in3seq" OrigAccess-DebugLoc="axi_port_fixed_point/utils.cpp:9:18" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="axi_port_fixed_point/utils.cpp:9:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 256 in loop 'VITIS_LOOP_9_1' has been inferred on bundle 'in_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="in_r" LoopLoc="axi_port_fixed_point/utils.cpp:9:18" LoopName="VITIS_LOOP_9_1" Length="5" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="axi_port_fixed_point/utils.cpp:25:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 256 in loop 'VITIS_LOOP_25_1' has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="out_r" LoopLoc="axi_port_fixed_point/utils.cpp:25:19" LoopName="VITIS_LOOP_25_1" Length="5" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

