
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.1.350.6

// backanno -n Verilog -o clappyBird_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui clappyBird_impl_1.udb 
// Netlist created on Sun Apr 28 22:32:26 2019
// Netlist written on Sun Apr 28 22:32:29 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( clappy, PLL_out, VSYNC, HSYNC, RGB );
  input  clappy;
  output PLL_out, VSYNC, HSYNC;
  output [5:0] RGB;
  wire   \vga_inst/n45_adj_471[9] , \vga_inst/n8968 , \vga_inst/n6352 , 
         \col_num[9] , \vga_inst/n1079 , clk2, \vga_inst/n45_adj_471[8] , 
         \vga_inst/n45_adj_471[7] , \vga_inst/n8965 , \col_num[8] , 
         \vga_inst/n6350 , \col_num[7] , \vga_inst/n45_adj_471[6] , 
         \vga_inst/n45_adj_471[5] , \vga_inst/n8962 , \col_num[6] , 
         \vga_inst/n6348 , \col_num[5] , \vga_inst/n45[9] , \vga_inst/n8914 , 
         \vga_inst/n6319 , \row_num[9] , \vga_inst/n2000 , \vga_inst/n45[8] , 
         \vga_inst/n45[7] , \vga_inst/n8911 , \row_num[8] , \vga_inst/n6317 , 
         \row_num[7] , \vga_inst/n45[6] , \vga_inst/n45[5] , \vga_inst/n8908 , 
         \row_num[6] , \vga_inst/n6315 , \row_num[5] , \vga_inst/n45[4] , 
         \vga_inst/n45[3] , \vga_inst/n8905 , \row_num[4] , \vga_inst/n6313 , 
         \row_num[3] , \vga_inst/n45[2] , \vga_inst/n45[1] , \vga_inst/n8902 , 
         \row_num[2] , \vga_inst/n6311 , \row_num[1] , \vga_inst/n45[0] , 
         \vga_inst/n8896 , \row_num[0] , VCC_net, \vga_inst/n45_adj_471[4] , 
         \vga_inst/n45_adj_471[3] , \vga_inst/n8959 , \col_num[4] , 
         \vga_inst/n6346 , \col_num[3] , \vga_inst/n45_adj_471[2] , 
         \vga_inst/n45_adj_471[1] , \vga_inst/n8956 , \col_num[2] , 
         \vga_inst/n6344 , \col_num[1] , \vga_inst/n45_adj_471[0] , 
         \vga_inst/n8953 , \col_num[0] , \game_state_inst/n45_adj_459[6] , 
         \game_state_inst/n45_adj_459[5] , \game_state_inst/n8944 , 
         \game_state_inst/wait_counter[6] , \game_state_inst/n6390 , 
         \game_state_inst/wait_counter[5] , is_over_N_199, 
         \game_state_inst/forty_eight_mhz_counter[19] , 
         \game_state_inst/n6392 , \game_state_inst/n45_adj_459[4] , 
         \game_state_inst/n45_adj_459[3] , \game_state_inst/n8941 , 
         \game_state_inst/wait_counter[4] , \game_state_inst/n6388 , 
         \game_state_inst/wait_counter[3] , \game_state_inst/n45_adj_459[2] , 
         \game_state_inst/n45_adj_459[1] , \game_state_inst/n8938 , 
         \game_state_inst/wait_counter[2] , \game_state_inst/n6386 , 
         \game_state_inst/wait_counter[1] , \game_state_inst/n85[2] , 
         \game_state_inst/n85[1] , \game_state_inst/n8974 , 
         \game_state_inst/n149[2] , \game_state_inst/n6355 , 
         \game_state_inst/n149[1] , clk, \game_state_inst/n6357 , 
         \game_state_inst/n85[0] , \game_state_inst/n8971 , 
         \game_state_inst/n149[0] , \game_state_inst/n45_adj_459[0] , 
         \game_state_inst/n8935 , \game_state_inst/wait_counter[0] , 
         \game_state_inst/n85[19] , \game_state_inst/n9001 , 
         \game_state_inst/n6373 , \game_state_inst/n85[18] , 
         \game_state_inst/n85[17] , \game_state_inst/n8998 , 
         \game_state_inst/n149[18] , \game_state_inst/n6371 , 
         \game_state_inst/n149[17] , \game_state_inst/n85[16] , 
         \game_state_inst/n85[15] , \game_state_inst/n8995 , 
         \game_state_inst/n149[16] , \game_state_inst/n6369 , 
         \game_state_inst/n149[15] , \game_state_inst/n85[14] , 
         \game_state_inst/n85[13] , \game_state_inst/n8992 , 
         \game_state_inst/n149[14] , \game_state_inst/n6367 , 
         \game_state_inst/n149[13] , \game_state_inst/n85[12] , 
         \game_state_inst/n85[11] , \game_state_inst/n8989 , 
         \game_state_inst/n149[12] , \game_state_inst/n6365 , 
         \game_state_inst/n149[11] , \game_state_inst/n85[10] , 
         \game_state_inst/n85[9] , \game_state_inst/n8986 , 
         \game_state_inst/n149[10] , \game_state_inst/n6363 , 
         \game_state_inst/n149[9] , \game_state_inst/n85[8] , 
         \game_state_inst/n85[7] , \game_state_inst/n8983 , 
         \game_state_inst/n149[8] , \game_state_inst/n6361 , 
         \game_state_inst/n149[7] , \game_state_inst/n85[6] , 
         \game_state_inst/n85[5] , \game_state_inst/n8980 , 
         \game_state_inst/n149[6] , \game_state_inst/n6359 , 
         \game_state_inst/n149[5] , \game_state_inst/n85[4] , 
         \game_state_inst/n85[3] , \game_state_inst/n8977 , 
         \game_state_inst/n149[4] , \game_state_inst/n149[3] , 
         \game_state_inst/n62[10] , \game_state_inst/n8932 , 
         \game_state_inst/n6437 , \game_state_inst/bird_y_pos_9__N_192 , 
         \bigbird_y_pos[9] , \game_state_inst/n1078 , \game_state_inst/n1095 , 
         \game_state_inst/n62[9] , \game_state_inst/n62[8] , 
         \game_state_inst/n8893 , \bigbird_y_pos[8] , \game_state_inst/n6435 , 
         \bigbird_y_pos[7] , \game_state_inst/n62[7] , 
         \game_state_inst/n62[6] , \game_state_inst/n8890 , \bigbird_y_pos[6] , 
         \game_state_inst/n6433 , \bigbird_y_pos[5] , \game_state_inst/n62[5] , 
         \game_state_inst/n62[4] , \game_state_inst/n8887 , \bigbird_y_pos[4] , 
         \game_state_inst/n6431 , game_over, \bigbird_y_pos[3] , 
         \game_state_inst/n62[3] , \game_state_inst/n62[2] , 
         \game_state_inst/n8884 , \bigbird_y_pos[2] , \game_state_inst/n6429 , 
         \bigbird_y_pos[1] , \game_state_inst/n62[1] , \game_state_inst/n8881 , 
         \RGB_o_5__N_109[0] , \game_state_inst/n45[9] , 
         \game_state_inst/n45[8] , \game_state_inst/n8929 , \p_x_str[9] , 
         \game_state_inst/n6425 , \p_x_str[8] , \game_state_inst/n45[7] , 
         \game_state_inst/n45[6] , \game_state_inst/n8926 , \p_x_str[7] , 
         \game_state_inst/n6423 , \p_x_str[6] , \game_state_inst/n45[5] , 
         \game_state_inst/n45[4] , \game_state_inst/n8923 , \p_x_str[5] , 
         \game_state_inst/n6421 , \p_x_str[4] , \game_state_inst/n45[3] , 
         \game_state_inst/n45[2] , \game_state_inst/n8920 , \p_x_str[3] , 
         \game_state_inst/n6419 , \p_x_str[2] , \game_state_inst/n45[1] , 
         \game_state_inst/n8917 , \p_x_str[1] , 
         \game_state_inst/n45_adj_459[9] , \game_state_inst/n8950 , 
         \game_state_inst/n6394 , \game_state_inst/wait_counter[9] , 
         \game_state_inst/n45_adj_459[8] , \game_state_inst/n45_adj_459[7] , 
         \game_state_inst/n8947 , \game_state_inst/wait_counter[8] , 
         \game_state_inst/wait_counter[7] , \testpattern_inst/n8833 , 
         \testpattern_inst/n6301 , \RGB_o_5__N_63[2] , \RGB_o_5__N_63[3] , 
         \testpattern_inst/n6303 , \testpattern_inst/n8845 , 
         \testpattern_inst/beak_colliding_N_271[0]_2 , 
         \testpattern_inst/n6333 , \testpattern_inst/n8827 , 
         \testpattern_inst/n6382 , \RGB_o_5__N_109[8] , \RGB_o_5__N_109[9] , 
         \testpattern_inst/n8824 , \testpattern_inst/n6380 , 
         \RGB_o_5__N_109[6] , \RGB_o_5__N_109[7] , \testpattern_inst/n8821 , 
         \testpattern_inst/n6378 , \RGB_o_5__N_109[4] , \RGB_o_5__N_109[5] , 
         \testpattern_inst/n8818 , \testpattern_inst/n6376 , 
         \RGB_o_5__N_109[2] , \RGB_o_5__N_109[3] , \testpattern_inst/n8815 , 
         \testpattern_inst/RGB_o_5__N_109[1]_2 , \testpattern_inst/n8839 , 
         \testpattern_inst/n6305 , \RGB_o_5__N_63[6] , \RGB_o_5__N_63[7] , 
         \testpattern_inst/n6307 , \testpattern_inst/n8830 , 
         \RGB_o_5__N_63[1] , \testpattern_inst/n8812 , 
         \testpattern_inst/n6330 , \tail_colliding_N_353[9] , 
         \testpattern_inst/n8809 , \testpattern_inst/n6328 , 
         \tail_colliding_N_353[7] , \tail_colliding_N_353[8] , 
         \testpattern_inst/n8836 , \RGB_o_5__N_63[4] , \RGB_o_5__N_63[5] , 
         \testpattern_inst/n8806 , \testpattern_inst/n6326 , 
         \tail_colliding_N_353[5] , \tail_colliding_N_353[6] , 
         \testpattern_inst/n8803 , \testpattern_inst/n6324 , 
         \tail_colliding_N_353[3] , \tail_colliding_N_353[4] , 
         \testpattern_inst/n8800 , \testpattern_inst/n6322 , 
         \testpattern_inst/tail_colliding_N_353[1]_2 , 
         \tail_colliding_N_353[2] , \testpattern_inst/n8842 , 
         \RGB_o_5__N_63[8] , \RGB_o_5__N_63[9] , \testpattern_inst/n8797 , 
         \testpattern_inst/tail_colliding_N_353[0]_2 , 
         \testpattern_inst/n8860 , \testpattern_inst/n6341 , 
         \beak_colliding_N_271[9] , \testpattern_inst/n8857 , 
         \testpattern_inst/n6339 , \beak_colliding_N_271[7] , 
         \beak_colliding_N_271[8] , \testpattern_inst/n8854 , 
         \testpattern_inst/n6337 , \beak_colliding_N_271[5] , 
         \beak_colliding_N_271[6] , \testpattern_inst/n8851 , 
         \testpattern_inst/n6335 , \beak_colliding_N_271[3] , 
         \beak_colliding_N_271[4] , \testpattern_inst/n8848 , 
         \testpattern_inst/beak_colliding_N_271[1]_2 , 
         \beak_colliding_N_271[2] , \testpattern_inst/n8878 , 
         \testpattern_inst/n6416 , \screen_colliding_N_237[9] , 
         \testpattern_inst/n8875 , \testpattern_inst/n6414 , 
         \screen_colliding_N_237[7] , \screen_colliding_N_237[8] , 
         \testpattern_inst/n8872 , \testpattern_inst/n6412 , 
         \screen_colliding_N_237[5] , \screen_colliding_N_237[6] , 
         \testpattern_inst/n8869 , \testpattern_inst/n6410 , 
         \screen_colliding_N_237[3] , \screen_colliding_N_237[4] , 
         \testpattern_inst/n8866 , \testpattern_inst/n6408 , 
         \screen_colliding_N_237[1] , \screen_colliding_N_237[2] , 
         \testpattern_inst/n8863 , \screen_colliding_N_237[0] , 
         \testpattern_inst/n8794 , \testpattern_inst/n6405 , 
         \testpattern_inst/n57[9] , \testpattern_inst/n8791 , 
         \testpattern_inst/n6403 , \testpattern_inst/n57[7] , 
         \testpattern_inst/n57[8] , \testpattern_inst/n8788 , 
         \testpattern_inst/n6401 , \testpattern_inst/n57[5] , 
         \testpattern_inst/n57[6] , \testpattern_inst/n8785 , 
         \testpattern_inst/n6399 , \testpattern_inst/n57[3] , 
         \testpattern_inst/n57[4] , \testpattern_inst/n8782 , 
         \testpattern_inst/n6397 , \testpattern_inst/n57[1] , 
         \testpattern_inst/n57[2] , \testpattern_inst/n8779 , 
         \testpattern_inst/n57[0] , n7775, n4_adj_472, \vga_inst/n1070 , n1053, 
         n7508, n7514, \testpattern_inst/n7488 , 
         \testpattern_inst/RGB_o_5__N_57 , valid_N_44, \testpattern_inst/n258 , 
         \testpattern_inst/n951 , \testpattern_inst/n1665 , RGB_c_4, RGB_c_1, 
         \testpattern_inst/n262 , \testpattern_inst/n7476 , 
         \testpattern_inst/n7505 , \testpattern_inst/n7480 , 
         \testpattern_inst/n7507 , \testpattern_inst/n7478 , 
         \testpattern_inst/n7482 , \testpattern_inst/n1039 , \vga_inst/n4_c , 
         n877, \vga_inst/n1728 , \vga_inst/n1055 , n1023, n1058, HSYNC_c, 
         \testpattern_inst/RGB_o_5__N_73 , VSYNC_N_43, 
         \testpattern_inst/n18_adj_381 , n993, \vga_inst/n1948 , n7492, 
         \testpattern_inst/n6_adj_423 , n7470, RGB_c_5, \testpattern_inst/n5 , 
         RGB_c_2, \game_state_inst/reset_N_197 , clappy_c, 
         \game_state_inst/n6894 , \game_state_inst/n6 , \game_state_inst/n4 , 
         \game_state_inst/n1970 , n2030, n2006, beak_colliding_N_281, 
         n4_adj_473, \game_state_inst/n4_adj_452 , \game_state_inst/n1920 , 
         \game_state_inst/n15_adj_453 , \game_state_inst/n14_adj_454 , n6931, 
         n7789, n7783, n4, n6925, \game_state_inst/n5_adj_455 , 
         \game_state_inst/n6_adj_456 , head_colliding_N_305, n7777, n7793, n13, 
         n2042, n7769, \game_state_inst/n8_adj_457 , \game_state_inst/n1046 , 
         n1048, n7, n2026, \game_state_inst/n6_adj_458 , n6915, n6, n9, 
         n6_adj_474, n7773, n20, n1966, n1049, n1924, n7823, n7809, n7787, 
         \testpattern_inst/n10 , \testpattern_inst/n8_adj_365 , 
         \testpattern_inst/n12 , \testpattern_inst/n14_adj_403 , 
         \testpattern_inst/n16_adj_402 , \testpattern_inst/n8 , 
         \testpattern_inst/n6 , \testpattern_inst/n10_adj_364 , 
         \testpattern_inst/n12_adj_437 , \testpattern_inst/n14_adj_436 , 
         \testpattern_inst/n4_c , \testpattern_inst/n6_adj_366 , 
         \testpattern_inst/n8_adj_367 , \testpattern_inst/n6_adj_371 , 
         \testpattern_inst/n10_adj_368 , \testpattern_inst/n12_adj_385 , 
         \testpattern_inst/n14 , \testpattern_inst/n1042 , 
         \testpattern_inst/n1045 , \testpattern_inst/n7490 , 
         \testpattern_inst/RGB_o_5__N_85 , \testpattern_inst/n8_adj_369 , 
         \testpattern_inst/n6_adj_373 , \testpattern_inst/n10_adj_370 , 
         \testpattern_inst/n12_adj_386 , \testpattern_inst/n14_adj_384 , 
         \testpattern_inst/n875 , \testpattern_inst/n18_adj_413 , 
         \testpattern_inst/n6_adj_421 , \testpattern_inst/n1934 , 
         \testpattern_inst/n4_adj_375 , \testpattern_inst/n6_adj_372 , 
         \testpattern_inst/n7500 , \testpattern_inst/n105 , 
         \testpattern_inst/n1044 , \testpattern_inst/n18_adj_377 , 
         \testpattern_inst/n4_adj_376 , \testpattern_inst/n6_adj_374 , 
         \testpattern_inst/n7499 , \testpattern_inst/n18 , 
         \testpattern_inst/n16 , \testpattern_inst/n14_adj_387 , 
         \testpattern_inst/n6913 , \testpattern_inst/n1063 , 
         \testpattern_inst/n7779 , RGB_c_3, \testpattern_inst/RGB_o_5__N_62 , 
         \testpattern_inst/n6_adj_378 , \testpattern_inst/n6914 , 
         \testpattern_inst/n1986 , \testpattern_inst/n18_adj_379 , 
         \testpattern_inst/n6_adj_380 , \testpattern_inst/n16_adj_382 , 
         \testpattern_inst/n16_adj_383 , \testpattern_inst/n12_adj_388 , 
         \testpattern_inst/n10_adj_390 , \testpattern_inst/n1942 , 
         \testpattern_inst/n18_adj_389 , \testpattern_inst/n16_adj_394 , 
         \testpattern_inst/n14_adj_395 , \testpattern_inst/n8_adj_392 , 
         \testpattern_inst/n6_adj_393 , \testpattern_inst/n18_adj_391 , 
         \testpattern_inst/n4_adj_397 , \testpattern_inst/n12_adj_396 , 
         \testpattern_inst/n10_adj_398 , \testpattern_inst/n8_adj_399 , 
         \testpattern_inst/n6_adj_400 , \testpattern_inst/n4_adj_401 , 
         \testpattern_inst/n16_adj_404 , \testpattern_inst/n14_adj_405 , 
         \testpattern_inst/n4_adj_406 , \testpattern_inst/n18_adj_412 , 
         \testpattern_inst/n12_adj_407 , \testpattern_inst/n10_adj_408 , 
         \testpattern_inst/n8_adj_409 , \testpattern_inst/n6_adj_410 , 
         \testpattern_inst/n4_adj_411 , \testpattern_inst/n16_adj_414 , 
         \testpattern_inst/n14_adj_415 , \testpattern_inst/n12_adj_416 , 
         \testpattern_inst/n10_adj_417 , \testpattern_inst/n8_adj_418 , 
         \testpattern_inst/n6_adj_419 , \testpattern_inst/n4_adj_420 , 
         \testpattern_inst/n4_adj_432 , \testpattern_inst/n18_adj_434 , 
         \testpattern_inst/n161 , \testpattern_inst/n8_adj_425 , 
         \testpattern_inst/n18_adj_422 , \testpattern_inst/n16_adj_424 , 
         \testpattern_inst/n14_adj_426 , \testpattern_inst/n12_adj_427 , 
         \testpattern_inst/n10_adj_428 , \testpattern_inst/n8_adj_429 , 
         \testpattern_inst/n6_adj_430 , \testpattern_inst/n4_adj_431 , RGB_c_0, 
         \testpattern_inst/n16_adj_435 , n7088, reset, 
         \pll_inst/lscc_pll_inst/feedback_w , PLL_out_c;

  SLICE_0 SLICE_0( .DI0(\vga_inst/n45_adj_471[9] ), .D1(\vga_inst/n8968 ), 
    .D0(\vga_inst/n6352 ), .C0(\col_num[9] ), .LSR(\vga_inst/n1079 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6352 ), .CIN1(\vga_inst/n8968 ), 
    .Q0(\col_num[9] ), .F0(\vga_inst/n45_adj_471[9] ), 
    .COUT0(\vga_inst/n8968 ));
  SLICE_1 SLICE_1( .DI1(\vga_inst/n45_adj_471[8] ), 
    .DI0(\vga_inst/n45_adj_471[7] ), .D1(\vga_inst/n8965 ), .C1(\col_num[8] ), 
    .D0(\vga_inst/n6350 ), .C0(\col_num[7] ), .LSR(\vga_inst/n1079 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6350 ), .CIN1(\vga_inst/n8965 ), 
    .Q0(\col_num[7] ), .Q1(\col_num[8] ), .F0(\vga_inst/n45_adj_471[7] ), 
    .F1(\vga_inst/n45_adj_471[8] ), .COUT1(\vga_inst/n6352 ), 
    .COUT0(\vga_inst/n8965 ));
  SLICE_2 SLICE_2( .DI1(\vga_inst/n45_adj_471[6] ), 
    .DI0(\vga_inst/n45_adj_471[5] ), .D1(\vga_inst/n8962 ), .C1(\col_num[6] ), 
    .D0(\vga_inst/n6348 ), .C0(\col_num[5] ), .LSR(\vga_inst/n1079 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6348 ), .CIN1(\vga_inst/n8962 ), 
    .Q0(\col_num[5] ), .Q1(\col_num[6] ), .F0(\vga_inst/n45_adj_471[5] ), 
    .F1(\vga_inst/n45_adj_471[6] ), .COUT1(\vga_inst/n6350 ), 
    .COUT0(\vga_inst/n8962 ));
  SLICE_3 SLICE_3( .DI0(\vga_inst/n45[9] ), .D1(\vga_inst/n8914 ), 
    .D0(\vga_inst/n6319 ), .C0(\row_num[9] ), .CE(\vga_inst/n1079 ), 
    .LSR(\vga_inst/n2000 ), .CLK(clk2), .CIN0(\vga_inst/n6319 ), 
    .CIN1(\vga_inst/n8914 ), .Q0(\row_num[9] ), .F0(\vga_inst/n45[9] ), 
    .COUT0(\vga_inst/n8914 ));
  SLICE_4 SLICE_4( .DI1(\vga_inst/n45[8] ), .DI0(\vga_inst/n45[7] ), 
    .D1(\vga_inst/n8911 ), .C1(\row_num[8] ), .D0(\vga_inst/n6317 ), 
    .C0(\row_num[7] ), .CE(\vga_inst/n1079 ), .LSR(\vga_inst/n2000 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6317 ), .CIN1(\vga_inst/n8911 ), 
    .Q0(\row_num[7] ), .Q1(\row_num[8] ), .F0(\vga_inst/n45[7] ), 
    .F1(\vga_inst/n45[8] ), .COUT1(\vga_inst/n6319 ), .COUT0(\vga_inst/n8911 ));
  SLICE_5 SLICE_5( .DI1(\vga_inst/n45[6] ), .DI0(\vga_inst/n45[5] ), 
    .D1(\vga_inst/n8908 ), .C1(\row_num[6] ), .D0(\vga_inst/n6315 ), 
    .C0(\row_num[5] ), .CE(\vga_inst/n1079 ), .LSR(\vga_inst/n2000 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6315 ), .CIN1(\vga_inst/n8908 ), 
    .Q0(\row_num[5] ), .Q1(\row_num[6] ), .F0(\vga_inst/n45[5] ), 
    .F1(\vga_inst/n45[6] ), .COUT1(\vga_inst/n6317 ), .COUT0(\vga_inst/n8908 ));
  SLICE_6 SLICE_6( .DI1(\vga_inst/n45[4] ), .DI0(\vga_inst/n45[3] ), 
    .D1(\vga_inst/n8905 ), .C1(\row_num[4] ), .D0(\vga_inst/n6313 ), 
    .C0(\row_num[3] ), .CE(\vga_inst/n1079 ), .LSR(\vga_inst/n2000 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6313 ), .CIN1(\vga_inst/n8905 ), 
    .Q0(\row_num[3] ), .Q1(\row_num[4] ), .F0(\vga_inst/n45[3] ), 
    .F1(\vga_inst/n45[4] ), .COUT1(\vga_inst/n6315 ), .COUT0(\vga_inst/n8905 ));
  SLICE_7 SLICE_7( .DI1(\vga_inst/n45[2] ), .DI0(\vga_inst/n45[1] ), 
    .D1(\vga_inst/n8902 ), .C1(\row_num[2] ), .D0(\vga_inst/n6311 ), 
    .C0(\row_num[1] ), .CE(\vga_inst/n1079 ), .LSR(\vga_inst/n2000 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6311 ), .CIN1(\vga_inst/n8902 ), 
    .Q0(\row_num[1] ), .Q1(\row_num[2] ), .F0(\vga_inst/n45[1] ), 
    .F1(\vga_inst/n45[2] ), .COUT1(\vga_inst/n6313 ), .COUT0(\vga_inst/n8902 ));
  SLICE_8 SLICE_8( .DI1(\vga_inst/n45[0] ), .D1(\vga_inst/n8896 ), 
    .C1(\row_num[0] ), .B1(VCC_net), .CE(\vga_inst/n1079 ), 
    .LSR(\vga_inst/n2000 ), .CLK(clk2), .CIN1(\vga_inst/n8896 ), 
    .Q1(\row_num[0] ), .F1(\vga_inst/n45[0] ), .COUT1(\vga_inst/n6311 ), 
    .COUT0(\vga_inst/n8896 ));
  SLICE_9 SLICE_9( .DI1(\vga_inst/n45_adj_471[4] ), 
    .DI0(\vga_inst/n45_adj_471[3] ), .D1(\vga_inst/n8959 ), .C1(\col_num[4] ), 
    .D0(\vga_inst/n6346 ), .C0(\col_num[3] ), .LSR(\vga_inst/n1079 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6346 ), .CIN1(\vga_inst/n8959 ), 
    .Q0(\col_num[3] ), .Q1(\col_num[4] ), .F0(\vga_inst/n45_adj_471[3] ), 
    .F1(\vga_inst/n45_adj_471[4] ), .COUT1(\vga_inst/n6348 ), 
    .COUT0(\vga_inst/n8959 ));
  SLICE_10 SLICE_10( .DI1(\vga_inst/n45_adj_471[2] ), 
    .DI0(\vga_inst/n45_adj_471[1] ), .D1(\vga_inst/n8956 ), .C1(\col_num[2] ), 
    .D0(\vga_inst/n6344 ), .C0(\col_num[1] ), .LSR(\vga_inst/n1079 ), 
    .CLK(clk2), .CIN0(\vga_inst/n6344 ), .CIN1(\vga_inst/n8956 ), 
    .Q0(\col_num[1] ), .Q1(\col_num[2] ), .F0(\vga_inst/n45_adj_471[1] ), 
    .F1(\vga_inst/n45_adj_471[2] ), .COUT1(\vga_inst/n6346 ), 
    .COUT0(\vga_inst/n8956 ));
  SLICE_11 SLICE_11( .DI1(\vga_inst/n45_adj_471[0] ), .D1(\vga_inst/n8953 ), 
    .C1(\col_num[0] ), .B1(VCC_net), .LSR(\vga_inst/n1079 ), .CLK(clk2), 
    .CIN1(\vga_inst/n8953 ), .Q1(\col_num[0] ), .F1(\vga_inst/n45_adj_471[0] ), 
    .COUT1(\vga_inst/n6344 ), .COUT0(\vga_inst/n8953 ));
  SLICE_12 SLICE_12( .DI1(\game_state_inst/n45_adj_459[6] ), 
    .DI0(\game_state_inst/n45_adj_459[5] ), .D1(\game_state_inst/n8944 ), 
    .C1(\game_state_inst/wait_counter[6] ), .D0(\game_state_inst/n6390 ), 
    .C0(\game_state_inst/wait_counter[5] ), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6390 ), .CIN1(\game_state_inst/n8944 ), 
    .Q0(\game_state_inst/wait_counter[5] ), 
    .Q1(\game_state_inst/wait_counter[6] ), 
    .F0(\game_state_inst/n45_adj_459[5] ), 
    .F1(\game_state_inst/n45_adj_459[6] ), .COUT1(\game_state_inst/n6392 ), 
    .COUT0(\game_state_inst/n8944 ));
  SLICE_13 SLICE_13( .DI1(\game_state_inst/n45_adj_459[4] ), 
    .DI0(\game_state_inst/n45_adj_459[3] ), .D1(\game_state_inst/n8941 ), 
    .C1(\game_state_inst/wait_counter[4] ), .D0(\game_state_inst/n6388 ), 
    .C0(\game_state_inst/wait_counter[3] ), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6388 ), .CIN1(\game_state_inst/n8941 ), 
    .Q0(\game_state_inst/wait_counter[3] ), 
    .Q1(\game_state_inst/wait_counter[4] ), 
    .F0(\game_state_inst/n45_adj_459[3] ), 
    .F1(\game_state_inst/n45_adj_459[4] ), .COUT1(\game_state_inst/n6390 ), 
    .COUT0(\game_state_inst/n8941 ));
  SLICE_14 SLICE_14( .DI1(\game_state_inst/n45_adj_459[2] ), 
    .DI0(\game_state_inst/n45_adj_459[1] ), .D1(\game_state_inst/n8938 ), 
    .C1(\game_state_inst/wait_counter[2] ), .D0(\game_state_inst/n6386 ), 
    .C0(\game_state_inst/wait_counter[1] ), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6386 ), .CIN1(\game_state_inst/n8938 ), 
    .Q0(\game_state_inst/wait_counter[1] ), 
    .Q1(\game_state_inst/wait_counter[2] ), 
    .F0(\game_state_inst/n45_adj_459[1] ), 
    .F1(\game_state_inst/n45_adj_459[2] ), .COUT1(\game_state_inst/n6388 ), 
    .COUT0(\game_state_inst/n8938 ));
  SLICE_15 SLICE_15( .DI1(\game_state_inst/n85[2] ), 
    .DI0(\game_state_inst/n85[1] ), .D1(\game_state_inst/n8974 ), 
    .C1(\game_state_inst/n149[2] ), .D0(\game_state_inst/n6355 ), 
    .C0(\game_state_inst/n149[1] ), .CLK(clk), .CIN0(\game_state_inst/n6355 ), 
    .CIN1(\game_state_inst/n8974 ), .Q0(\game_state_inst/n149[1] ), 
    .Q1(\game_state_inst/n149[2] ), .F0(\game_state_inst/n85[1] ), 
    .F1(\game_state_inst/n85[2] ), .COUT1(\game_state_inst/n6357 ), 
    .COUT0(\game_state_inst/n8974 ));
  SLICE_16 SLICE_16( .DI1(\game_state_inst/n85[0] ), 
    .D1(\game_state_inst/n8971 ), .C1(\game_state_inst/n149[0] ), .B1(VCC_net), 
    .CLK(clk), .CIN1(\game_state_inst/n8971 ), .Q1(\game_state_inst/n149[0] ), 
    .F1(\game_state_inst/n85[0] ), .COUT1(\game_state_inst/n6355 ), 
    .COUT0(\game_state_inst/n8971 ));
  SLICE_17 SLICE_17( .DI1(\game_state_inst/n45_adj_459[0] ), 
    .D1(\game_state_inst/n8935 ), .C1(\game_state_inst/wait_counter[0] ), 
    .B1(VCC_net), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n8935 ), .Q1(\game_state_inst/wait_counter[0] ), 
    .F1(\game_state_inst/n45_adj_459[0] ), .COUT1(\game_state_inst/n6386 ), 
    .COUT0(\game_state_inst/n8935 ));
  SLICE_18 SLICE_18( .DI0(\game_state_inst/n85[19] ), 
    .D1(\game_state_inst/n9001 ), .D0(\game_state_inst/n6373 ), 
    .C0(\game_state_inst/forty_eight_mhz_counter[19] ), .CLK(clk), 
    .CIN0(\game_state_inst/n6373 ), .CIN1(\game_state_inst/n9001 ), 
    .Q0(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .F0(\game_state_inst/n85[19] ), .COUT0(\game_state_inst/n9001 ));
  SLICE_19 SLICE_19( .DI1(\game_state_inst/n85[18] ), 
    .DI0(\game_state_inst/n85[17] ), .D1(\game_state_inst/n8998 ), 
    .C1(\game_state_inst/n149[18] ), .D0(\game_state_inst/n6371 ), 
    .C0(\game_state_inst/n149[17] ), .CLK(clk), .CIN0(\game_state_inst/n6371 ), 
    .CIN1(\game_state_inst/n8998 ), .Q0(\game_state_inst/n149[17] ), 
    .Q1(\game_state_inst/n149[18] ), .F0(\game_state_inst/n85[17] ), 
    .F1(\game_state_inst/n85[18] ), .COUT1(\game_state_inst/n6373 ), 
    .COUT0(\game_state_inst/n8998 ));
  SLICE_20 SLICE_20( .DI1(\game_state_inst/n85[16] ), 
    .DI0(\game_state_inst/n85[15] ), .D1(\game_state_inst/n8995 ), 
    .C1(\game_state_inst/n149[16] ), .D0(\game_state_inst/n6369 ), 
    .C0(\game_state_inst/n149[15] ), .CLK(clk), .CIN0(\game_state_inst/n6369 ), 
    .CIN1(\game_state_inst/n8995 ), .Q0(\game_state_inst/n149[15] ), 
    .Q1(\game_state_inst/n149[16] ), .F0(\game_state_inst/n85[15] ), 
    .F1(\game_state_inst/n85[16] ), .COUT1(\game_state_inst/n6371 ), 
    .COUT0(\game_state_inst/n8995 ));
  SLICE_21 SLICE_21( .DI1(\game_state_inst/n85[14] ), 
    .DI0(\game_state_inst/n85[13] ), .D1(\game_state_inst/n8992 ), 
    .C1(\game_state_inst/n149[14] ), .D0(\game_state_inst/n6367 ), 
    .C0(\game_state_inst/n149[13] ), .CLK(clk), .CIN0(\game_state_inst/n6367 ), 
    .CIN1(\game_state_inst/n8992 ), .Q0(\game_state_inst/n149[13] ), 
    .Q1(\game_state_inst/n149[14] ), .F0(\game_state_inst/n85[13] ), 
    .F1(\game_state_inst/n85[14] ), .COUT1(\game_state_inst/n6369 ), 
    .COUT0(\game_state_inst/n8992 ));
  SLICE_22 SLICE_22( .DI1(\game_state_inst/n85[12] ), 
    .DI0(\game_state_inst/n85[11] ), .D1(\game_state_inst/n8989 ), 
    .C1(\game_state_inst/n149[12] ), .D0(\game_state_inst/n6365 ), 
    .C0(\game_state_inst/n149[11] ), .CLK(clk), .CIN0(\game_state_inst/n6365 ), 
    .CIN1(\game_state_inst/n8989 ), .Q0(\game_state_inst/n149[11] ), 
    .Q1(\game_state_inst/n149[12] ), .F0(\game_state_inst/n85[11] ), 
    .F1(\game_state_inst/n85[12] ), .COUT1(\game_state_inst/n6367 ), 
    .COUT0(\game_state_inst/n8989 ));
  SLICE_23 SLICE_23( .DI1(\game_state_inst/n85[10] ), 
    .DI0(\game_state_inst/n85[9] ), .D1(\game_state_inst/n8986 ), 
    .C1(\game_state_inst/n149[10] ), .D0(\game_state_inst/n6363 ), 
    .C0(\game_state_inst/n149[9] ), .CLK(clk), .CIN0(\game_state_inst/n6363 ), 
    .CIN1(\game_state_inst/n8986 ), .Q0(\game_state_inst/n149[9] ), 
    .Q1(\game_state_inst/n149[10] ), .F0(\game_state_inst/n85[9] ), 
    .F1(\game_state_inst/n85[10] ), .COUT1(\game_state_inst/n6365 ), 
    .COUT0(\game_state_inst/n8986 ));
  SLICE_24 SLICE_24( .DI1(\game_state_inst/n85[8] ), 
    .DI0(\game_state_inst/n85[7] ), .D1(\game_state_inst/n8983 ), 
    .C1(\game_state_inst/n149[8] ), .D0(\game_state_inst/n6361 ), 
    .C0(\game_state_inst/n149[7] ), .CLK(clk), .CIN0(\game_state_inst/n6361 ), 
    .CIN1(\game_state_inst/n8983 ), .Q0(\game_state_inst/n149[7] ), 
    .Q1(\game_state_inst/n149[8] ), .F0(\game_state_inst/n85[7] ), 
    .F1(\game_state_inst/n85[8] ), .COUT1(\game_state_inst/n6363 ), 
    .COUT0(\game_state_inst/n8983 ));
  SLICE_25 SLICE_25( .DI1(\game_state_inst/n85[6] ), 
    .DI0(\game_state_inst/n85[5] ), .D1(\game_state_inst/n8980 ), 
    .C1(\game_state_inst/n149[6] ), .D0(\game_state_inst/n6359 ), 
    .C0(\game_state_inst/n149[5] ), .CLK(clk), .CIN0(\game_state_inst/n6359 ), 
    .CIN1(\game_state_inst/n8980 ), .Q0(\game_state_inst/n149[5] ), 
    .Q1(\game_state_inst/n149[6] ), .F0(\game_state_inst/n85[5] ), 
    .F1(\game_state_inst/n85[6] ), .COUT1(\game_state_inst/n6361 ), 
    .COUT0(\game_state_inst/n8980 ));
  SLICE_26 SLICE_26( .DI1(\game_state_inst/n85[4] ), 
    .DI0(\game_state_inst/n85[3] ), .D1(\game_state_inst/n8977 ), 
    .C1(\game_state_inst/n149[4] ), .D0(\game_state_inst/n6357 ), 
    .C0(\game_state_inst/n149[3] ), .CLK(clk), .CIN0(\game_state_inst/n6357 ), 
    .CIN1(\game_state_inst/n8977 ), .Q0(\game_state_inst/n149[3] ), 
    .Q1(\game_state_inst/n149[4] ), .F0(\game_state_inst/n85[3] ), 
    .F1(\game_state_inst/n85[4] ), .COUT1(\game_state_inst/n6359 ), 
    .COUT0(\game_state_inst/n8977 ));
  SLICE_27 SLICE_27( .DI0(\game_state_inst/n62[10] ), 
    .D1(\game_state_inst/n8932 ), .D0(\game_state_inst/n6437 ), 
    .C0(\game_state_inst/bird_y_pos_9__N_192 ), .B0(\bigbird_y_pos[9] ), 
    .CE(\game_state_inst/n1078 ), .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6437 ), .CIN1(\game_state_inst/n8932 ), 
    .Q0(\bigbird_y_pos[9] ), .F0(\game_state_inst/n62[10] ), 
    .COUT0(\game_state_inst/n8932 ));
  SLICE_28 SLICE_28( .DI1(\game_state_inst/n62[9] ), 
    .DI0(\game_state_inst/n62[8] ), .D1(\game_state_inst/n8893 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_192 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\game_state_inst/n6435 ), .C0(\game_state_inst/bird_y_pos_9__N_192 ), 
    .B0(\bigbird_y_pos[7] ), .CE(\game_state_inst/n1078 ), 
    .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6435 ), .CIN1(\game_state_inst/n8893 ), 
    .Q0(\bigbird_y_pos[7] ), .Q1(\bigbird_y_pos[8] ), 
    .F0(\game_state_inst/n62[8] ), .F1(\game_state_inst/n62[9] ), 
    .COUT1(\game_state_inst/n6437 ), .COUT0(\game_state_inst/n8893 ));
  SLICE_29 SLICE_29( .DI1(\game_state_inst/n62[7] ), 
    .DI0(\game_state_inst/n62[6] ), .D1(\game_state_inst/n8890 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_192 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\game_state_inst/n6433 ), .C0(\game_state_inst/bird_y_pos_9__N_192 ), 
    .B0(\bigbird_y_pos[5] ), .CE(\game_state_inst/n1078 ), 
    .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6433 ), .CIN1(\game_state_inst/n8890 ), 
    .Q0(\bigbird_y_pos[5] ), .Q1(\bigbird_y_pos[6] ), 
    .F0(\game_state_inst/n62[6] ), .F1(\game_state_inst/n62[7] ), 
    .COUT1(\game_state_inst/n6435 ), .COUT0(\game_state_inst/n8890 ));
  SLICE_30 SLICE_30( .DI1(\game_state_inst/n62[5] ), 
    .DI0(\game_state_inst/n62[4] ), .D1(\game_state_inst/n8887 ), 
    .C1(\game_state_inst/bird_y_pos_9__N_192 ), .B1(\bigbird_y_pos[4] ), 
    .D0(\game_state_inst/n6431 ), .C0(game_over), .B0(\bigbird_y_pos[3] ), 
    .CE(\game_state_inst/n1078 ), .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6431 ), .CIN1(\game_state_inst/n8887 ), 
    .Q0(\bigbird_y_pos[3] ), .Q1(\bigbird_y_pos[4] ), 
    .F0(\game_state_inst/n62[4] ), .F1(\game_state_inst/n62[5] ), 
    .COUT1(\game_state_inst/n6433 ), .COUT0(\game_state_inst/n8887 ));
  SLICE_31 SLICE_31( .DI1(\game_state_inst/n62[3] ), 
    .DI0(\game_state_inst/n62[2] ), .D1(\game_state_inst/n8884 ), 
    .C1(is_over_N_199), .B1(\bigbird_y_pos[2] ), .D0(\game_state_inst/n6429 ), 
    .C0(game_over), .B0(\bigbird_y_pos[1] ), .CE(\game_state_inst/n1078 ), 
    .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6429 ), .CIN1(\game_state_inst/n8884 ), 
    .Q0(\bigbird_y_pos[1] ), .Q1(\bigbird_y_pos[2] ), 
    .F0(\game_state_inst/n62[2] ), .F1(\game_state_inst/n62[3] ), 
    .COUT1(\game_state_inst/n6431 ), .COUT0(\game_state_inst/n8884 ));
  SLICE_32 SLICE_32( .DI1(\game_state_inst/n62[1] ), 
    .D1(\game_state_inst/n8881 ), .C1(is_over_N_199), .B1(\RGB_o_5__N_109[0] ), 
    .B0(\game_state_inst/bird_y_pos_9__N_192 ), .CE(\game_state_inst/n1078 ), 
    .LSR(\game_state_inst/n1095 ), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n8881 ), .Q1(\RGB_o_5__N_109[0] ), 
    .F1(\game_state_inst/n62[1] ), .COUT1(\game_state_inst/n6429 ), 
    .COUT0(\game_state_inst/n8881 ));
  SLICE_33 SLICE_33( .DI1(\game_state_inst/n45[9] ), 
    .DI0(\game_state_inst/n45[8] ), .D1(\game_state_inst/n8929 ), 
    .C1(\p_x_str[9] ), .B1(VCC_net), .D0(\game_state_inst/n6425 ), 
    .C0(\p_x_str[8] ), .B0(VCC_net), .LSR(game_over), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6425 ), .CIN1(\game_state_inst/n8929 ), 
    .Q0(\p_x_str[8] ), .Q1(\p_x_str[9] ), .F0(\game_state_inst/n45[8] ), 
    .F1(\game_state_inst/n45[9] ), .COUT0(\game_state_inst/n8929 ));
  SLICE_34 SLICE_34( .DI1(\game_state_inst/n45[7] ), 
    .DI0(\game_state_inst/n45[6] ), .D1(\game_state_inst/n8926 ), 
    .C1(\p_x_str[7] ), .B1(VCC_net), .D0(\game_state_inst/n6423 ), 
    .C0(\p_x_str[6] ), .B0(VCC_net), .LSR(game_over), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6423 ), .CIN1(\game_state_inst/n8926 ), 
    .Q0(\p_x_str[6] ), .Q1(\p_x_str[7] ), .F0(\game_state_inst/n45[6] ), 
    .F1(\game_state_inst/n45[7] ), .COUT1(\game_state_inst/n6425 ), 
    .COUT0(\game_state_inst/n8926 ));
  SLICE_35 SLICE_35( .DI1(\game_state_inst/n45[5] ), 
    .DI0(\game_state_inst/n45[4] ), .D1(\game_state_inst/n8923 ), 
    .C1(\p_x_str[5] ), .B1(VCC_net), .D0(\game_state_inst/n6421 ), 
    .C0(\p_x_str[4] ), .B0(VCC_net), .LSR(game_over), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6421 ), .CIN1(\game_state_inst/n8923 ), 
    .Q0(\p_x_str[4] ), .Q1(\p_x_str[5] ), .F0(\game_state_inst/n45[4] ), 
    .F1(\game_state_inst/n45[5] ), .COUT1(\game_state_inst/n6423 ), 
    .COUT0(\game_state_inst/n8923 ));
  SLICE_36 SLICE_36( .DI1(\game_state_inst/n45[3] ), 
    .DI0(\game_state_inst/n45[2] ), .D1(\game_state_inst/n8920 ), 
    .C1(\p_x_str[3] ), .D0(\game_state_inst/n6419 ), .C0(\p_x_str[2] ), 
    .B0(VCC_net), .LSR(game_over), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6419 ), .CIN1(\game_state_inst/n8920 ), 
    .Q0(\p_x_str[2] ), .Q1(\p_x_str[3] ), .F0(\game_state_inst/n45[2] ), 
    .F1(\game_state_inst/n45[3] ), .COUT1(\game_state_inst/n6421 ), 
    .COUT0(\game_state_inst/n8920 ));
  SLICE_37 SLICE_37( .DI1(\game_state_inst/n45[1] ), 
    .D1(\game_state_inst/n8917 ), .C1(\p_x_str[1] ), .B1(VCC_net), 
    .LSR(game_over), .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN1(\game_state_inst/n8917 ), .Q1(\p_x_str[1] ), 
    .F1(\game_state_inst/n45[1] ), .COUT1(\game_state_inst/n6419 ), 
    .COUT0(\game_state_inst/n8917 ));
  SLICE_38 SLICE_38( .DI0(\game_state_inst/n45_adj_459[9] ), 
    .D1(\game_state_inst/n8950 ), .D0(\game_state_inst/n6394 ), 
    .C0(\game_state_inst/wait_counter[9] ), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6394 ), .CIN1(\game_state_inst/n8950 ), 
    .Q0(\game_state_inst/wait_counter[9] ), 
    .F0(\game_state_inst/n45_adj_459[9] ), .COUT0(\game_state_inst/n8950 ));
  SLICE_39 SLICE_39( .DI1(\game_state_inst/n45_adj_459[8] ), 
    .DI0(\game_state_inst/n45_adj_459[7] ), .D1(\game_state_inst/n8947 ), 
    .C1(\game_state_inst/wait_counter[8] ), .D0(\game_state_inst/n6392 ), 
    .C0(\game_state_inst/wait_counter[7] ), .LSR(is_over_N_199), 
    .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .CIN0(\game_state_inst/n6392 ), .CIN1(\game_state_inst/n8947 ), 
    .Q0(\game_state_inst/wait_counter[7] ), 
    .Q1(\game_state_inst/wait_counter[8] ), 
    .F0(\game_state_inst/n45_adj_459[7] ), 
    .F1(\game_state_inst/n45_adj_459[8] ), .COUT1(\game_state_inst/n6394 ), 
    .COUT0(\game_state_inst/n8947 ));
  SLICE_40 SLICE_40( .D1(\testpattern_inst/n8833 ), .B1(\p_x_str[3] ), 
    .D0(\testpattern_inst/n6301 ), .B0(\p_x_str[2] ), 
    .CIN0(\testpattern_inst/n6301 ), .CIN1(\testpattern_inst/n8833 ), 
    .F0(\RGB_o_5__N_63[2] ), .F1(\RGB_o_5__N_63[3] ), 
    .COUT1(\testpattern_inst/n6303 ), .COUT0(\testpattern_inst/n8833 ));
  SLICE_41 SLICE_41( .D1(\testpattern_inst/n8845 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n8845 ), 
    .F1(\testpattern_inst/beak_colliding_N_271[0]_2 ), 
    .COUT1(\testpattern_inst/n6333 ), .COUT0(\testpattern_inst/n8845 ));
  SLICE_42 SLICE_42( .D1(\testpattern_inst/n8827 ), .B1(\bigbird_y_pos[9] ), 
    .D0(\testpattern_inst/n6382 ), .B0(\bigbird_y_pos[8] ), 
    .CIN0(\testpattern_inst/n6382 ), .CIN1(\testpattern_inst/n8827 ), 
    .F0(\RGB_o_5__N_109[8] ), .F1(\RGB_o_5__N_109[9] ), 
    .COUT0(\testpattern_inst/n8827 ));
  SLICE_43 SLICE_43( .D1(\testpattern_inst/n8824 ), .B1(\bigbird_y_pos[7] ), 
    .D0(\testpattern_inst/n6380 ), .B0(\bigbird_y_pos[6] ), 
    .CIN0(\testpattern_inst/n6380 ), .CIN1(\testpattern_inst/n8824 ), 
    .F0(\RGB_o_5__N_109[6] ), .F1(\RGB_o_5__N_109[7] ), 
    .COUT1(\testpattern_inst/n6382 ), .COUT0(\testpattern_inst/n8824 ));
  SLICE_44 SLICE_44( .D1(\testpattern_inst/n8821 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[5] ), .D0(\testpattern_inst/n6378 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[4] ), .CIN0(\testpattern_inst/n6378 ), 
    .CIN1(\testpattern_inst/n8821 ), .F0(\RGB_o_5__N_109[4] ), 
    .F1(\RGB_o_5__N_109[5] ), .COUT1(\testpattern_inst/n6380 ), 
    .COUT0(\testpattern_inst/n8821 ));
  SLICE_45 SLICE_45( .D1(\testpattern_inst/n8818 ), .B1(\bigbird_y_pos[3] ), 
    .D0(\testpattern_inst/n6376 ), .B0(\bigbird_y_pos[2] ), 
    .CIN0(\testpattern_inst/n6376 ), .CIN1(\testpattern_inst/n8818 ), 
    .F0(\RGB_o_5__N_109[2] ), .F1(\RGB_o_5__N_109[3] ), 
    .COUT1(\testpattern_inst/n6378 ), .COUT0(\testpattern_inst/n8818 ));
  SLICE_46 SLICE_46( .D1(\testpattern_inst/n8815 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[1] ), .CIN1(\testpattern_inst/n8815 ), 
    .F1(\testpattern_inst/RGB_o_5__N_109[1]_2 ), 
    .COUT1(\testpattern_inst/n6376 ), .COUT0(\testpattern_inst/n8815 ));
  SLICE_47 SLICE_47( .D1(\testpattern_inst/n8839 ), .B1(\p_x_str[7] ), 
    .D0(\testpattern_inst/n6305 ), .B0(\p_x_str[6] ), 
    .CIN0(\testpattern_inst/n6305 ), .CIN1(\testpattern_inst/n8839 ), 
    .F0(\RGB_o_5__N_63[6] ), .F1(\RGB_o_5__N_63[7] ), 
    .COUT1(\testpattern_inst/n6307 ), .COUT0(\testpattern_inst/n8839 ));
  SLICE_48 SLICE_48( .D1(\testpattern_inst/n8830 ), .C1(VCC_net), 
    .B1(\p_x_str[1] ), .CIN1(\testpattern_inst/n8830 ), 
    .F1(\RGB_o_5__N_63[1] ), .COUT1(\testpattern_inst/n6301 ), 
    .COUT0(\testpattern_inst/n8830 ));
  SLICE_49 SLICE_49( .D1(\testpattern_inst/n8812 ), 
    .D0(\testpattern_inst/n6330 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n6330 ), .CIN1(\testpattern_inst/n8812 ), 
    .F0(\tail_colliding_N_353[9] ), .COUT0(\testpattern_inst/n8812 ));
  SLICE_50 SLICE_50( .D1(\testpattern_inst/n8809 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n6328 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n6328 ), .CIN1(\testpattern_inst/n8809 ), 
    .F0(\tail_colliding_N_353[7] ), .F1(\tail_colliding_N_353[8] ), 
    .COUT1(\testpattern_inst/n6330 ), .COUT0(\testpattern_inst/n8809 ));
  SLICE_51 SLICE_51( .D1(\testpattern_inst/n8836 ), .C1(VCC_net), 
    .B1(\p_x_str[5] ), .D0(\testpattern_inst/n6303 ), .C0(VCC_net), 
    .B0(\p_x_str[4] ), .CIN0(\testpattern_inst/n6303 ), 
    .CIN1(\testpattern_inst/n8836 ), .F0(\RGB_o_5__N_63[4] ), 
    .F1(\RGB_o_5__N_63[5] ), .COUT1(\testpattern_inst/n6305 ), 
    .COUT0(\testpattern_inst/n8836 ));
  SLICE_52 SLICE_52( .D1(\testpattern_inst/n8806 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\testpattern_inst/n6326 ), .C0(VCC_net), .B0(\bigbird_y_pos[5] ), 
    .CIN0(\testpattern_inst/n6326 ), .CIN1(\testpattern_inst/n8806 ), 
    .F0(\tail_colliding_N_353[5] ), .F1(\tail_colliding_N_353[6] ), 
    .COUT1(\testpattern_inst/n6328 ), .COUT0(\testpattern_inst/n8806 ));
  SLICE_53 SLICE_53( .D1(\testpattern_inst/n8803 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[4] ), .D0(\testpattern_inst/n6324 ), 
    .B0(\bigbird_y_pos[3] ), .CIN0(\testpattern_inst/n6324 ), 
    .CIN1(\testpattern_inst/n8803 ), .F0(\tail_colliding_N_353[3] ), 
    .F1(\tail_colliding_N_353[4] ), .COUT1(\testpattern_inst/n6326 ), 
    .COUT0(\testpattern_inst/n8803 ));
  SLICE_54 SLICE_54( .D1(\testpattern_inst/n8800 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[2] ), .D0(\testpattern_inst/n6322 ), .C0(VCC_net), 
    .B0(\bigbird_y_pos[1] ), .CIN0(\testpattern_inst/n6322 ), 
    .CIN1(\testpattern_inst/n8800 ), 
    .F0(\testpattern_inst/tail_colliding_N_353[1]_2 ), 
    .F1(\tail_colliding_N_353[2] ), .COUT1(\testpattern_inst/n6324 ), 
    .COUT0(\testpattern_inst/n8800 ));
  SLICE_55 SLICE_55( .D1(\testpattern_inst/n8842 ), .B1(\p_x_str[9] ), 
    .D0(\testpattern_inst/n6307 ), .B0(\p_x_str[8] ), 
    .CIN0(\testpattern_inst/n6307 ), .CIN1(\testpattern_inst/n8842 ), 
    .F0(\RGB_o_5__N_63[8] ), .F1(\RGB_o_5__N_63[9] ), 
    .COUT0(\testpattern_inst/n8842 ));
  SLICE_56 SLICE_56( .D1(\testpattern_inst/n8797 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n8797 ), 
    .F1(\testpattern_inst/tail_colliding_N_353[0]_2 ), 
    .COUT1(\testpattern_inst/n6322 ), .COUT0(\testpattern_inst/n8797 ));
  SLICE_57 SLICE_57( .D1(\testpattern_inst/n8860 ), 
    .D0(\testpattern_inst/n6341 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n6341 ), .CIN1(\testpattern_inst/n8860 ), 
    .F0(\beak_colliding_N_271[9] ), .COUT0(\testpattern_inst/n8860 ));
  SLICE_58 SLICE_58( .D1(\testpattern_inst/n8857 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n6339 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n6339 ), .CIN1(\testpattern_inst/n8857 ), 
    .F0(\beak_colliding_N_271[7] ), .F1(\beak_colliding_N_271[8] ), 
    .COUT1(\testpattern_inst/n6341 ), .COUT0(\testpattern_inst/n8857 ));
  SLICE_59 SLICE_59( .D1(\testpattern_inst/n8854 ), .B1(\bigbird_y_pos[6] ), 
    .D0(\testpattern_inst/n6337 ), .C0(VCC_net), .B0(\bigbird_y_pos[5] ), 
    .CIN0(\testpattern_inst/n6337 ), .CIN1(\testpattern_inst/n8854 ), 
    .F0(\beak_colliding_N_271[5] ), .F1(\beak_colliding_N_271[6] ), 
    .COUT1(\testpattern_inst/n6339 ), .COUT0(\testpattern_inst/n8854 ));
  SLICE_60 SLICE_60( .D1(\testpattern_inst/n8851 ), .B1(\bigbird_y_pos[4] ), 
    .D0(\testpattern_inst/n6335 ), .B0(\bigbird_y_pos[3] ), 
    .CIN0(\testpattern_inst/n6335 ), .CIN1(\testpattern_inst/n8851 ), 
    .F0(\beak_colliding_N_271[3] ), .F1(\beak_colliding_N_271[4] ), 
    .COUT1(\testpattern_inst/n6337 ), .COUT0(\testpattern_inst/n8851 ));
  SLICE_61 SLICE_61( .D1(\testpattern_inst/n8848 ), .B1(\bigbird_y_pos[2] ), 
    .D0(\testpattern_inst/n6333 ), .C0(VCC_net), .B0(\bigbird_y_pos[1] ), 
    .CIN0(\testpattern_inst/n6333 ), .CIN1(\testpattern_inst/n8848 ), 
    .F0(\testpattern_inst/beak_colliding_N_271[1]_2 ), 
    .F1(\beak_colliding_N_271[2] ), .COUT1(\testpattern_inst/n6335 ), 
    .COUT0(\testpattern_inst/n8848 ));
  SLICE_62 SLICE_62( .D1(\testpattern_inst/n8878 ), 
    .D0(\testpattern_inst/n6416 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n6416 ), .CIN1(\testpattern_inst/n8878 ), 
    .F0(\screen_colliding_N_237[9] ), .COUT0(\testpattern_inst/n8878 ));
  SLICE_63 SLICE_63( .D1(\testpattern_inst/n8875 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n6414 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n6414 ), .CIN1(\testpattern_inst/n8875 ), 
    .F0(\screen_colliding_N_237[7] ), .F1(\screen_colliding_N_237[8] ), 
    .COUT1(\testpattern_inst/n6416 ), .COUT0(\testpattern_inst/n8875 ));
  SLICE_64 SLICE_64( .D1(\testpattern_inst/n8872 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[6] ), .D0(\testpattern_inst/n6412 ), 
    .B0(\bigbird_y_pos[5] ), .CIN0(\testpattern_inst/n6412 ), 
    .CIN1(\testpattern_inst/n8872 ), .F0(\screen_colliding_N_237[5] ), 
    .F1(\screen_colliding_N_237[6] ), .COUT1(\testpattern_inst/n6414 ), 
    .COUT0(\testpattern_inst/n8872 ));
  SLICE_65 SLICE_65( .D1(\testpattern_inst/n8869 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[4] ), .D0(\testpattern_inst/n6410 ), 
    .B0(\bigbird_y_pos[3] ), .CIN0(\testpattern_inst/n6410 ), 
    .CIN1(\testpattern_inst/n8869 ), .F0(\screen_colliding_N_237[3] ), 
    .F1(\screen_colliding_N_237[4] ), .COUT1(\testpattern_inst/n6412 ), 
    .COUT0(\testpattern_inst/n8869 ));
  SLICE_66 SLICE_66( .D1(\testpattern_inst/n8866 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[2] ), .D0(\testpattern_inst/n6408 ), 
    .B0(\bigbird_y_pos[1] ), .CIN0(\testpattern_inst/n6408 ), 
    .CIN1(\testpattern_inst/n8866 ), .F0(\screen_colliding_N_237[1] ), 
    .F1(\screen_colliding_N_237[2] ), .COUT1(\testpattern_inst/n6410 ), 
    .COUT0(\testpattern_inst/n8866 ));
  SLICE_67 SLICE_67( .D1(\testpattern_inst/n8863 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n8863 ), 
    .F1(\screen_colliding_N_237[0] ), .COUT1(\testpattern_inst/n6408 ), 
    .COUT0(\testpattern_inst/n8863 ));
  SLICE_68 SLICE_68( .D1(\testpattern_inst/n8794 ), 
    .D0(\testpattern_inst/n6405 ), .B0(\bigbird_y_pos[9] ), 
    .CIN0(\testpattern_inst/n6405 ), .CIN1(\testpattern_inst/n8794 ), 
    .F0(\testpattern_inst/n57[9] ), .COUT0(\testpattern_inst/n8794 ));
  SLICE_69 SLICE_69( .D1(\testpattern_inst/n8791 ), .B1(\bigbird_y_pos[8] ), 
    .D0(\testpattern_inst/n6403 ), .B0(\bigbird_y_pos[7] ), 
    .CIN0(\testpattern_inst/n6403 ), .CIN1(\testpattern_inst/n8791 ), 
    .F0(\testpattern_inst/n57[7] ), .F1(\testpattern_inst/n57[8] ), 
    .COUT1(\testpattern_inst/n6405 ), .COUT0(\testpattern_inst/n8791 ));
  SLICE_70 SLICE_70( .D1(\testpattern_inst/n8788 ), .C1(VCC_net), 
    .B1(\bigbird_y_pos[6] ), .D0(\testpattern_inst/n6401 ), 
    .B0(\bigbird_y_pos[5] ), .CIN0(\testpattern_inst/n6401 ), 
    .CIN1(\testpattern_inst/n8788 ), .F0(\testpattern_inst/n57[5] ), 
    .F1(\testpattern_inst/n57[6] ), .COUT1(\testpattern_inst/n6403 ), 
    .COUT0(\testpattern_inst/n8788 ));
  SLICE_71 SLICE_71( .D1(\testpattern_inst/n8785 ), .B1(\bigbird_y_pos[4] ), 
    .D0(\testpattern_inst/n6399 ), .B0(\bigbird_y_pos[3] ), 
    .CIN0(\testpattern_inst/n6399 ), .CIN1(\testpattern_inst/n8785 ), 
    .F0(\testpattern_inst/n57[3] ), .F1(\testpattern_inst/n57[4] ), 
    .COUT1(\testpattern_inst/n6401 ), .COUT0(\testpattern_inst/n8785 ));
  SLICE_72 SLICE_72( .D1(\testpattern_inst/n8782 ), .B1(\bigbird_y_pos[2] ), 
    .D0(\testpattern_inst/n6397 ), .B0(\bigbird_y_pos[1] ), 
    .CIN0(\testpattern_inst/n6397 ), .CIN1(\testpattern_inst/n8782 ), 
    .F0(\testpattern_inst/n57[1] ), .F1(\testpattern_inst/n57[2] ), 
    .COUT1(\testpattern_inst/n6399 ), .COUT0(\testpattern_inst/n8782 ));
  SLICE_73 SLICE_73( .D1(\testpattern_inst/n8779 ), .C1(VCC_net), 
    .B1(\RGB_o_5__N_109[0] ), .CIN1(\testpattern_inst/n8779 ), 
    .F1(\testpattern_inst/n57[0] ), .COUT1(\testpattern_inst/n6397 ), 
    .COUT0(\testpattern_inst/n8779 ));
  SLICE_75 SLICE_75( .D1(\row_num[9] ), .C1(n7775), .B1(n4_adj_472), 
    .A1(\vga_inst/n1070 ), .D0(\row_num[5] ), .C0(n4_adj_472), .A0(n1053), 
    .F0(n7775), .F1(n7508));
  SLICE_76 SLICE_76( .D1(n7508), .B1(n7514), .D0(n7508), .C0(n7514), 
    .B0(\testpattern_inst/n7488 ), .A0(\row_num[9] ), 
    .F0(\testpattern_inst/RGB_o_5__N_57 ), .F1(valid_N_44));
  SLICE_77 SLICE_77( .D1(\testpattern_inst/n258 ), .C1(game_over), 
    .B1(\testpattern_inst/n951 ), .A1(\testpattern_inst/n1665 ), 
    .D0(game_over), .C0(\testpattern_inst/n951 ), 
    .B0(\testpattern_inst/n1665 ), .A0(\testpattern_inst/n258 ), .F0(RGB_c_4), 
    .F1(RGB_c_1));
  SLICE_78 SLICE_78( .C1(\testpattern_inst/n262 ), 
    .B1(\testpattern_inst/n1665 ), .A1(\testpattern_inst/n7488 ), 
    .D0(\testpattern_inst/n7476 ), .C0(\testpattern_inst/n7505 ), 
    .B0(\testpattern_inst/n7480 ), .A0(valid_N_44), 
    .F0(\testpattern_inst/n262 ), .F1(\testpattern_inst/n951 ));
  SLICE_79 SLICE_79( .D1(valid_N_44), .C1(\testpattern_inst/n7507 ), 
    .B1(\col_num[9] ), .A1(\testpattern_inst/n7478 ), 
    .C0(\testpattern_inst/n7482 ), .B0(\col_num[9] ), 
    .A0(\testpattern_inst/n1039 ), .F0(\testpattern_inst/n7507 ), 
    .F1(\testpattern_inst/n258 ));
  SLICE_81 SLICE_81( .D1(\vga_inst/n4_c ), .C1(\vga_inst/n1070 ), 
    .B1(\vga_inst/n1079 ), .A1(\row_num[9] ), .D0(\row_num[8] ), 
    .C0(\row_num[7] ), .B0(\row_num[5] ), .A0(\row_num[6] ), 
    .F0(\vga_inst/n1070 ), .F1(\vga_inst/n2000 ));
  SLICE_82 SLICE_82( .D1(\col_num[9] ), .C1(n877), .B1(\col_num[8] ), 
    .A1(\col_num[5] ), .C0(\col_num[6] ), .A0(\col_num[7] ), .F0(n877), 
    .F1(\vga_inst/n1079 ));
  SLICE_83 SLICE_83( .D1(\row_num[4] ), .C1(\vga_inst/n1728 ), 
    .B1(\row_num[3] ), .A1(\row_num[2] ), .D0(\row_num[1] ), .B0(\row_num[0] ), 
    .F0(\vga_inst/n1728 ), .F1(\vga_inst/n4_c ));
  SLICE_85 SLICE_85( .D1(\row_num[5] ), .C1(n1053), .B1(\vga_inst/n1055 ), 
    .D0(\row_num[7] ), .C0(\row_num[9] ), .B0(\row_num[6] ), .A0(\row_num[8] ), 
    .F0(n1053), .F1(n1023));
  SLICE_87 SLICE_87( .D1(\col_num[5] ), .C1(\col_num[6] ), .B1(\col_num[7] ), 
    .A1(n1058), .D0(\col_num[9] ), .A0(\col_num[8] ), .F0(n1058), .F1(HSYNC_c));
  SLICE_90 SLICE_90( .D1(n1053), .C1(\row_num[1] ), .B1(\row_num[5] ), 
    .A1(\vga_inst/n1055 ), .C0(n1023), .B0(\row_num[1] ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/RGB_o_5__N_73 ), .F1(VSYNC_N_43));
  SLICE_91 SLICE_91( .D1(\row_num[0] ), .C1(\vga_inst/n1055 ), 
    .A1(\row_num[1] ), .D0(\row_num[3] ), .C0(\row_num[4] ), .A0(\row_num[2] ), 
    .F0(\vga_inst/n1055 ), .F1(n4_adj_472));
  SLICE_94 SLICE_94( .D1(\col_num[9] ), .C1(\testpattern_inst/n1039 ), 
    .D0(\row_num[9] ), .C0(\testpattern_inst/n18_adj_381 ), .B0(valid_N_44), 
    .A0(\RGB_o_5__N_109[9] ), .F0(\testpattern_inst/n1039 ), 
    .F1(\testpattern_inst/n7505 ));
  SLICE_95 SLICE_95( .D1(n993), .C1(\vga_inst/n1948 ), .B1(n1058), .A1(n7492), 
    .D0(\col_num[4] ), .C0(\col_num[7] ), .B0(\col_num[5] ), .A0(\col_num[6] ), 
    .F0(\vga_inst/n1948 ), .F1(n7514));
  SLICE_97 SLICE_97( .D1(\testpattern_inst/n6_adj_423 ), .C1(n7470), 
    .B1(\testpattern_inst/RGB_o_5__N_57 ), .A1(\testpattern_inst/n7476 ), 
    .D0(n7514), .B0(\row_num[9] ), .F0(n7470), .F1(RGB_c_5));
  SLICE_98 SLICE_98( .D1(n7775), .C1(\testpattern_inst/n5 ), .B1(n7470), 
    .A1(\testpattern_inst/n951 ), .C0(\testpattern_inst/n258 ), .A0(game_over), 
    .F0(\testpattern_inst/n5 ), .F1(RGB_c_2));
  SLICE_99 SLICE_99( .D1(game_over), .C1(\game_state_inst/reset_N_197 ), 
    .B1(\screen_colliding_N_237[9] ), .A1(clappy_c), 
    .D0(\game_state_inst/wait_counter[9] ), .C0(\game_state_inst/n6894 ), 
    .B0(\game_state_inst/n6 ), .A0(\game_state_inst/wait_counter[7] ), 
    .F0(\game_state_inst/reset_N_197 ), .F1(\game_state_inst/n1095 ));
  SLICE_101 SLICE_101( .D1(\game_state_inst/wait_counter[4] ), 
    .C1(\game_state_inst/n4 ), .B1(\game_state_inst/wait_counter[5] ), 
    .A1(\game_state_inst/wait_counter[3] ), 
    .D0(\game_state_inst/wait_counter[1] ), 
    .B0(\game_state_inst/wait_counter[2] ), 
    .A0(\game_state_inst/wait_counter[0] ), .F0(\game_state_inst/n4 ), 
    .F1(\game_state_inst/n6894 ));
  SLICE_103 SLICE_103( .D1(\beak_colliding_N_271[6] ), 
    .C1(\game_state_inst/n1970 ), .B1(\beak_colliding_N_271[8] ), 
    .A1(\beak_colliding_N_271[7] ), .D0(\beak_colliding_N_271[5] ), 
    .C0(\beak_colliding_N_271[3] ), .B0(\beak_colliding_N_271[4] ), 
    .A0(\beak_colliding_N_271[2] ), .F0(\game_state_inst/n1970 ), .F1(n2030));
  SLICE_104 SLICE_104( .D0(\beak_colliding_N_271[9] ), .C0(n2006), 
    .B0(beak_colliding_N_281), .A0(n2030), .F0(n4_adj_473));
  SLICE_105 SLICE_105( .D1(\RGB_o_5__N_63[8] ), 
    .C1(\game_state_inst/n4_adj_452 ), .B1(\RGB_o_5__N_63[9] ), 
    .A1(\RGB_o_5__N_63[7] ), .D0(\RGB_o_5__N_63[3] ), .C0(\RGB_o_5__N_63[6] ), 
    .B0(\RGB_o_5__N_63[4] ), .A0(\RGB_o_5__N_63[5] ), 
    .F0(\game_state_inst/n4_adj_452 ), .F1(beak_colliding_N_281));
  SLICE_107 SLICE_107( .D1(\p_x_str[6] ), .C1(\game_state_inst/n1920 ), 
    .B1(\p_x_str[7] ), .A1(\p_x_str[8] ), .D0(\p_x_str[5] ), .C0(\p_x_str[4] ), 
    .B0(\p_x_str[2] ), .A0(\p_x_str[3] ), .F0(\game_state_inst/n1920 ), 
    .F1(n2006));
  SLICE_109 SLICE_109( .D1(\screen_colliding_N_237[0] ), 
    .C1(\game_state_inst/n15_adj_453 ), .B1(\game_state_inst/n14_adj_454 ), 
    .A1(\screen_colliding_N_237[4] ), .D0(\screen_colliding_N_237[5] ), 
    .C0(\screen_colliding_N_237[6] ), .B0(\screen_colliding_N_237[1] ), 
    .A0(\screen_colliding_N_237[2] ), .F0(\game_state_inst/n15_adj_453 ), 
    .F1(n6931));
  SLICE_110 SLICE_110( .D1(\screen_colliding_N_237[9] ), .C1(n7789), 
    .B1(n6931), .A1(n7783), .D0(\RGB_o_5__N_109[9] ), .C0(\RGB_o_5__N_109[7] ), 
    .F0(n7789), .F1(n4));
  SLICE_111 SLICE_111( .D1(\RGB_o_5__N_109[6] ), .C1(n6925), 
    .B1(\RGB_o_5__N_109[8] ), .A1(\RGB_o_5__N_109[5] ), 
    .D0(\RGB_o_5__N_109[3] ), .C0(\RGB_o_5__N_109[4] ), 
    .A0(\RGB_o_5__N_109[2] ), .F0(n6925), .F1(n7783));
  SLICE_113 SLICE_113( .D1(\RGB_o_5__N_63[8] ), 
    .C1(\game_state_inst/n5_adj_455 ), .B1(\game_state_inst/n6_adj_456 ), 
    .A1(\RGB_o_5__N_63[9] ), .D0(\RGB_o_5__N_63[4] ), .C0(\RGB_o_5__N_63[1] ), 
    .B0(\RGB_o_5__N_63[3] ), .A0(\RGB_o_5__N_63[2] ), 
    .F0(\game_state_inst/n5_adj_455 ), .F1(head_colliding_N_305));
  SLICE_114 SLICE_114( .D0(head_colliding_N_305), .C0(n7777), 
    .B0(\bigbird_y_pos[9] ), .A0(n7793), .F0(n13));
  SLICE_115 SLICE_115( .D1(\tail_colliding_N_353[8] ), .C1(n2042), 
    .B1(\tail_colliding_N_353[6] ), .A1(\tail_colliding_N_353[7] ), 
    .D0(\tail_colliding_N_353[2] ), .C0(\tail_colliding_N_353[5] ), 
    .B0(\tail_colliding_N_353[3] ), .A0(\tail_colliding_N_353[4] ), .F0(n2042), 
    .F1(n7769));
  SLICE_117 SLICE_117( .D1(\game_state_inst/n8_adj_457 ), 
    .C1(\game_state_inst/n1046 ), .B1(\RGB_o_5__N_63[5] ), 
    .A1(\RGB_o_5__N_63[4] ), .D0(\RGB_o_5__N_63[7] ), .A0(\RGB_o_5__N_63[6] ), 
    .F0(\game_state_inst/n1046 ), .F1(n1048));
  SLICE_118 SLICE_118( .D0(\RGB_o_5__N_63[9] ), .C0(n1048), .B0(\p_x_str[8] ), 
    .A0(\RGB_o_5__N_63[8] ), .F0(n7));
  SLICE_119 SLICE_119( .D1(\bigbird_y_pos[7] ), .C1(n2026), 
    .B1(\bigbird_y_pos[8] ), .A1(\bigbird_y_pos[6] ), .D0(\bigbird_y_pos[3] ), 
    .C0(\bigbird_y_pos[5] ), .B0(\bigbird_y_pos[2] ), .A0(\bigbird_y_pos[4] ), 
    .F0(n2026), .F1(n7793));
  SLICE_121 SLICE_121( .D1(\p_x_str[5] ), .C1(\game_state_inst/n6_adj_458 ), 
    .B1(\p_x_str[6] ), .A1(\p_x_str[7] ), .D0(\p_x_str[4] ), .C0(\p_x_str[2] ), 
    .B0(\p_x_str[3] ), .A0(\p_x_str[1] ), .F0(\game_state_inst/n6_adj_458 ), 
    .F1(n6915));
  SLICE_122 SLICE_122( .D1(n6), .C1(n9), .B1(\p_x_str[9] ), .A1(n4_adj_473), 
    .D0(\p_x_str[8] ), .C0(n6915), .B0(n6_adj_474), .A0(n7773), .F0(n9), 
    .F1(n20));
  SLICE_123 SLICE_123( .D1(\RGB_o_5__N_109[6] ), .C1(n1966), 
    .B1(\RGB_o_5__N_109[7] ), .A1(\RGB_o_5__N_109[8] ), 
    .D0(\RGB_o_5__N_109[3] ), .C0(\RGB_o_5__N_109[4] ), 
    .B0(\RGB_o_5__N_109[5] ), .A0(\RGB_o_5__N_109[2] ), .F0(n1966), .F1(n7773));
  SLICE_125 SLICE_125( .D1(\RGB_o_5__N_63[8] ), .C1(n1049), 
    .B1(\RGB_o_5__N_109[9] ), .A1(\RGB_o_5__N_63[9] ), .D0(\RGB_o_5__N_63[3] ), 
    .C0(\RGB_o_5__N_63[5] ), .B0(\RGB_o_5__N_63[4] ), 
    .A0(\game_state_inst/n1046 ), .F0(n1049), .F1(n6_adj_474));
  SLICE_127 SLICE_127( .D1(\p_x_str[6] ), .C1(n1924), .B1(\p_x_str[7] ), 
    .A1(\p_x_str[8] ), .C0(\p_x_str[5] ), .B0(\p_x_str[3] ), .A0(\p_x_str[4] ), 
    .F0(n1924), .F1(n7777));
  SLICE_130 SLICE_130( .D1(n7), .C1(n7823), .B1(\tail_colliding_N_353[9] ), 
    .A1(n13), .D0(\p_x_str[6] ), .C0(n7809), .B0(\p_x_str[5] ), .A0(n7769), 
    .F0(n7823), .F1(n6));
  SLICE_132 SLICE_132( .D1(\p_x_str[2] ), .C1(n7787), .B1(\p_x_str[4] ), 
    .A1(\p_x_str[1] ), .B0(\p_x_str[7] ), .A0(\p_x_str[3] ), .F0(n7787), 
    .F1(n7809));
  SLICE_133 SLICE_133( .D1(\RGB_o_5__N_63[5] ), .C1(\testpattern_inst/n10 ), 
    .B1(\col_num[5] ), .C0(\testpattern_inst/n8_adj_365 ), 
    .B0(\RGB_o_5__N_63[4] ), .A0(\col_num[4] ), .F0(\testpattern_inst/n10 ), 
    .F1(\testpattern_inst/n12 ));
  SLICE_134 SLICE_134( .D1(\RGB_o_5__N_63[7] ), 
    .C1(\testpattern_inst/n14_adj_403 ), .A1(\col_num[7] ), .D0(\col_num[6] ), 
    .C0(\testpattern_inst/n12 ), .A0(\RGB_o_5__N_63[6] ), 
    .F0(\testpattern_inst/n14_adj_403 ), .F1(\testpattern_inst/n16_adj_402 ));
  SLICE_135 SLICE_135( .D1(\row_num[4] ), .C1(\testpattern_inst/n8 ), 
    .A1(\bigbird_y_pos[4] ), .C0(\testpattern_inst/n6 ), .B0(\row_num[3] ), 
    .A0(\bigbird_y_pos[3] ), .F0(\testpattern_inst/n8 ), 
    .F1(\testpattern_inst/n10_adj_364 ));
  SLICE_136 SLICE_136( .C1(\testpattern_inst/n12_adj_437 ), .B1(\row_num[6] ), 
    .A1(\bigbird_y_pos[6] ), .D0(\bigbird_y_pos[5] ), 
    .C0(\testpattern_inst/n10_adj_364 ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_437 ), .F1(\testpattern_inst/n14_adj_436 ));
  SLICE_138 SLICE_138( .C1(\testpattern_inst/n4_c ), .B1(\row_num[2] ), 
    .A1(\bigbird_y_pos[2] ), .D0(\bigbird_y_pos[1] ), .C0(\RGB_o_5__N_109[0] ), 
    .B0(\row_num[0] ), .A0(\row_num[1] ), .F0(\testpattern_inst/n4_c ), 
    .F1(\testpattern_inst/n6 ));
  SLICE_140 SLICE_140( .C1(\testpattern_inst/n6_adj_366 ), 
    .B1(\RGB_o_5__N_63[3] ), .A1(\col_num[3] ), .D0(\col_num[2] ), 
    .C0(\RGB_o_5__N_63[2] ), .B0(\col_num[1] ), .A0(\RGB_o_5__N_63[1] ), 
    .F0(\testpattern_inst/n6_adj_366 ), .F1(\testpattern_inst/n8_adj_365 ));
  SLICE_141 SLICE_141( .C1(\testpattern_inst/n8_adj_367 ), 
    .B1(\RGB_o_5__N_109[4] ), .A1(\row_num[4] ), .D0(\RGB_o_5__N_109[3] ), 
    .C0(\testpattern_inst/n6_adj_371 ), .B0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_367 ), .F1(\testpattern_inst/n10_adj_368 ));
  SLICE_142 SLICE_142( .D1(\row_num[6] ), .C1(\testpattern_inst/n12_adj_385 ), 
    .A1(\RGB_o_5__N_109[6] ), .D0(\RGB_o_5__N_109[5] ), 
    .C0(\testpattern_inst/n10_adj_368 ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_385 ), .F1(\testpattern_inst/n14 ));
  SLICE_143 SLICE_143( .D1(\col_num[5] ), .C1(\testpattern_inst/n1042 ), 
    .B1(\col_num[4] ), .A1(\col_num[3] ), .C0(\col_num[7] ), .B0(\col_num[6] ), 
    .F0(\testpattern_inst/n1042 ), .F1(\testpattern_inst/n1045 ));
  SLICE_144 SLICE_144( .D1(\col_num[8] ), .B1(\col_num[9] ), 
    .D0(\testpattern_inst/n1042 ), .C0(\testpattern_inst/n7490 ), 
    .B0(\col_num[9] ), .A0(\col_num[8] ), 
    .F0(\testpattern_inst/RGB_o_5__N_85 ), .F1(n7492));
  SLICE_145 SLICE_145( .C1(\testpattern_inst/n8_adj_369 ), .B1(\row_num[4] ), 
    .A1(\RGB_o_5__N_109[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_373 ), .A0(\RGB_o_5__N_109[3] ), 
    .F0(\testpattern_inst/n8_adj_369 ), .F1(\testpattern_inst/n10_adj_370 ));
  SLICE_146 SLICE_146( .D1(\row_num[6] ), .C1(\testpattern_inst/n12_adj_386 ), 
    .B1(\RGB_o_5__N_109[6] ), .D0(\RGB_o_5__N_109[5] ), 
    .C0(\testpattern_inst/n10_adj_370 ), .B0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_386 ), .F1(\testpattern_inst/n14_adj_384 ));
  SLICE_147 SLICE_147( .D1(\col_num[5] ), .C1(\testpattern_inst/n875 ), 
    .B1(\col_num[8] ), .A1(n877), .B0(\col_num[3] ), .A0(\col_num[4] ), 
    .F0(\testpattern_inst/n875 ), .F1(\testpattern_inst/n18_adj_413 ));
  SLICE_148 SLICE_148( .D1(\col_num[5] ), .C1(\testpattern_inst/n6_adj_421 ), 
    .B1(\testpattern_inst/n875 ), .A1(\col_num[0] ), .C0(\col_num[2] ), 
    .A0(\col_num[1] ), .F0(\testpattern_inst/n6_adj_421 ), 
    .F1(\testpattern_inst/n1934 ));
  SLICE_150 SLICE_150( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_375 ), 
    .B1(\RGB_o_5__N_109[2] ), .D0(\RGB_o_5__N_109[0] ), .C0(\row_num[1] ), 
    .B0(\testpattern_inst/RGB_o_5__N_109[1]_2 ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/n4_adj_375 ), .F1(\testpattern_inst/n6_adj_371 ));
  SLICE_151 SLICE_151( .D1(n1058), .C1(\testpattern_inst/n6_adj_372 ), 
    .B1(\testpattern_inst/n7500 ), .A1(\testpattern_inst/n105 ), 
    .D0(\row_num[9] ), .C0(\testpattern_inst/n1044 ), 
    .B0(\testpattern_inst/n18_adj_377 ), .A0(\tail_colliding_N_353[9] ), 
    .F0(\testpattern_inst/n6_adj_372 ), .F1(\testpattern_inst/n7476 ));
  SLICE_154 SLICE_154( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_376 ), 
    .A1(\RGB_o_5__N_109[2] ), .D0(\RGB_o_5__N_109[0] ), .C0(\row_num[1] ), 
    .B0(\testpattern_inst/RGB_o_5__N_109[1]_2 ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/n4_adj_376 ), .F1(\testpattern_inst/n6_adj_373 ));
  SLICE_155 SLICE_155( .D1(\col_num[3] ), .C1(\testpattern_inst/n6_adj_374 ), 
    .B1(\col_num[7] ), .A1(\testpattern_inst/n7499 ), .C0(\col_num[1] ), 
    .B0(\col_num[2] ), .A0(\col_num[6] ), .F0(\testpattern_inst/n6_adj_374 ), 
    .F1(\testpattern_inst/n7500 ));
  SLICE_156 SLICE_156( .D1(\col_num[1] ), .C1(\testpattern_inst/n7499 ), 
    .B1(\col_num[2] ), .A1(\col_num[3] ), .B0(\col_num[4] ), .A0(\col_num[5] ), 
    .F0(\testpattern_inst/n7499 ), .F1(\testpattern_inst/n7490 ));
  SLICE_157 SLICE_157( .D0(\testpattern_inst/n57[9] ), 
    .C0(\testpattern_inst/n18 ), .B0(\row_num[9] ), 
    .F0(\testpattern_inst/n105 ));
  SLICE_158 SLICE_158( .D1(\row_num[8] ), .C1(\testpattern_inst/n16 ), 
    .A1(\testpattern_inst/n57[8] ), .D0(\testpattern_inst/n57[7] ), 
    .C0(\testpattern_inst/n14_adj_387 ), .B0(\row_num[7] ), 
    .F0(\testpattern_inst/n16 ), .F1(\testpattern_inst/n18 ));
  SLICE_160 SLICE_160( .D1(\col_num[3] ), .C1(\testpattern_inst/n6913 ), 
    .B1(\testpattern_inst/n1042 ), .A1(\testpattern_inst/n1063 ), 
    .D0(\col_num[2] ), .C0(\col_num[1] ), .A0(\col_num[0] ), 
    .F0(\testpattern_inst/n6913 ), .F1(\testpattern_inst/n1044 ));
  SLICE_162 SLICE_162( .D0(\testpattern_inst/n1665 ), 
    .C0(\testpattern_inst/n7779 ), .B0(\testpattern_inst/n258 ), 
    .A0(\testpattern_inst/n262 ), .F0(RGB_c_3));
  SLICE_163 SLICE_163( .C1(\testpattern_inst/n7488 ), .A1(game_over), 
    .D0(\row_num[8] ), .C0(\testpattern_inst/RGB_o_5__N_62 ), 
    .B0(\testpattern_inst/n6_adj_378 ), .A0(\testpattern_inst/n6914 ), 
    .F0(\testpattern_inst/n7488 ), .F1(\testpattern_inst/n7779 ));
  SLICE_165 SLICE_165( .D0(\testpattern_inst/n1986 ), 
    .C0(\testpattern_inst/n18_adj_379 ), .B0(\RGB_o_5__N_109[9] ), 
    .A0(\row_num[9] ), .F0(\testpattern_inst/n6_adj_380 ));
  SLICE_166 SLICE_166( .D1(\col_num[3] ), .C1(n993), .B1(\col_num[8] ), 
    .A1(\testpattern_inst/n6_adj_421 ), .D0(\col_num[6] ), .C0(\col_num[5] ), 
    .B0(\col_num[4] ), .A0(\col_num[7] ), .F0(n993), 
    .F1(\testpattern_inst/n1986 ));
  SLICE_167 SLICE_167( .C1(\testpattern_inst/n16_adj_382 ), 
    .B1(\RGB_o_5__N_109[8] ), .A1(\row_num[8] ), .C0(\testpattern_inst/n14 ), 
    .B0(\row_num[7] ), .A0(\RGB_o_5__N_109[7] ), 
    .F0(\testpattern_inst/n16_adj_382 ), .F1(\testpattern_inst/n18_adj_379 ));
  SLICE_169 SLICE_169( .C1(\testpattern_inst/n16_adj_383 ), 
    .B1(\RGB_o_5__N_109[8] ), .A1(\row_num[8] ), 
    .C0(\testpattern_inst/n14_adj_384 ), .B0(\row_num[7] ), 
    .A0(\RGB_o_5__N_109[7] ), .F0(\testpattern_inst/n16_adj_383 ), 
    .F1(\testpattern_inst/n18_adj_381 ));
  SLICE_172 SLICE_172( .D1(\row_num[6] ), .C1(\testpattern_inst/n12_adj_388 ), 
    .A1(\testpattern_inst/n57[6] ), .D0(\testpattern_inst/n57[5] ), 
    .C0(\testpattern_inst/n10_adj_390 ), .A0(\row_num[5] ), 
    .F0(\testpattern_inst/n12_adj_388 ), .F1(\testpattern_inst/n14_adj_387 ));
  SLICE_173 SLICE_173( .D1(\row_num[5] ), .C1(\testpattern_inst/n1942 ), 
    .B1(\row_num[6] ), .A1(\row_num[7] ), .D0(\row_num[2] ), .B0(\row_num[4] ), 
    .A0(\row_num[3] ), .F0(\testpattern_inst/n1942 ), 
    .F1(\testpattern_inst/n6914 ));
  SLICE_175 SLICE_175( .D0(\col_num[9] ), .C0(\testpattern_inst/n18_adj_389 ), 
    .B0(\testpattern_inst/RGB_o_5__N_73 ), .A0(\p_x_str[9] ), 
    .F0(\testpattern_inst/n6_adj_378 ));
  SLICE_176 SLICE_176( .D1(\p_x_str[8] ), .C1(\testpattern_inst/n16_adj_394 ), 
    .B1(\col_num[8] ), .C0(\testpattern_inst/n14_adj_395 ), .B0(\col_num[7] ), 
    .A0(\p_x_str[7] ), .F0(\testpattern_inst/n16_adj_394 ), 
    .F1(\testpattern_inst/n18_adj_389 ));
  SLICE_178 SLICE_178( .C1(\testpattern_inst/n8_adj_392 ), .B1(\row_num[4] ), 
    .A1(\testpattern_inst/n57[4] ), .D0(\testpattern_inst/n57[3] ), 
    .C0(\testpattern_inst/n6_adj_393 ), .A0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_392 ), .F1(\testpattern_inst/n10_adj_390 ));
  SLICE_179 SLICE_179( .D1(\col_num[9] ), .C1(\testpattern_inst/n18_adj_391 ), 
    .A1(\RGB_o_5__N_63[9] ), .C0(\testpattern_inst/n16_adj_402 ), 
    .B0(\col_num[8] ), .A0(\RGB_o_5__N_63[8] ), 
    .F0(\testpattern_inst/n18_adj_391 ), .F1(\testpattern_inst/RGB_o_5__N_62 ));
  SLICE_182 SLICE_182( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_397 ), 
    .A1(\testpattern_inst/n57[2] ), .D0(\testpattern_inst/n57[1] ), 
    .C0(\row_num[1] ), .B0(\row_num[0] ), .A0(\testpattern_inst/n57[0] ), 
    .F0(\testpattern_inst/n4_adj_397 ), .F1(\testpattern_inst/n6_adj_393 ));
  SLICE_184 SLICE_184( .D1(\p_x_str[6] ), .C1(\testpattern_inst/n12_adj_396 ), 
    .A1(\col_num[6] ), .C0(\testpattern_inst/n10_adj_398 ), .B0(\p_x_str[5] ), 
    .A0(\col_num[5] ), .F0(\testpattern_inst/n12_adj_396 ), 
    .F1(\testpattern_inst/n14_adj_395 ));
  SLICE_186 SLICE_186( .D1(\col_num[4] ), .C1(\testpattern_inst/n8_adj_399 ), 
    .A1(\p_x_str[4] ), .D0(\col_num[3] ), .C0(\testpattern_inst/n6_adj_400 ), 
    .B0(\p_x_str[3] ), .F0(\testpattern_inst/n8_adj_399 ), 
    .F1(\testpattern_inst/n10_adj_398 ));
  SLICE_188 SLICE_188( .D1(\p_x_str[2] ), .C1(\testpattern_inst/n4_adj_401 ), 
    .B1(\col_num[2] ), .D0(\col_num[1] ), .B0(\col_num[0] ), .A0(\p_x_str[1] ), 
    .F0(\testpattern_inst/n4_adj_401 ), .F1(\testpattern_inst/n6_adj_400 ));
  SLICE_189 SLICE_189( .D1(\row_num[8] ), .C1(\testpattern_inst/n16_adj_404 ), 
    .A1(\tail_colliding_N_353[8] ), .D0(\tail_colliding_N_353[7] ), 
    .C0(\testpattern_inst/n14_adj_405 ), .B0(\row_num[7] ), 
    .F0(\testpattern_inst/n16_adj_404 ), .F1(\testpattern_inst/n18_adj_377 ));
  SLICE_191 SLICE_191( .D1(\col_num[8] ), .C1(\testpattern_inst/n4_adj_406 ), 
    .B1(\testpattern_inst/n7490 ), .A1(n877), .D0(\beak_colliding_N_271[9] ), 
    .C0(\testpattern_inst/n18_adj_413 ), .B0(\testpattern_inst/n18_adj_412 ), 
    .A0(\row_num[9] ), .F0(\testpattern_inst/n4_adj_406 ), 
    .F1(\testpattern_inst/n7482 ));
  SLICE_193 SLICE_193( .C1(\testpattern_inst/n12_adj_407 ), 
    .B1(\tail_colliding_N_353[6] ), .A1(\row_num[6] ), 
    .C0(\testpattern_inst/n10_adj_408 ), .B0(\row_num[5] ), 
    .A0(\tail_colliding_N_353[5] ), .F0(\testpattern_inst/n12_adj_407 ), 
    .F1(\testpattern_inst/n14_adj_405 ));
  SLICE_195 SLICE_195( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_409 ), 
    .A1(\tail_colliding_N_353[4] ), .C0(\testpattern_inst/n6_adj_410 ), 
    .B0(\tail_colliding_N_353[3] ), .A0(\row_num[3] ), 
    .F0(\testpattern_inst/n8_adj_409 ), .F1(\testpattern_inst/n10_adj_408 ));
  SLICE_197 SLICE_197( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_411 ), 
    .A1(\tail_colliding_N_353[2] ), .D0(\row_num[0] ), 
    .C0(\testpattern_inst/tail_colliding_N_353[1]_2 ), .B0(\row_num[1] ), 
    .A0(\testpattern_inst/tail_colliding_N_353[0]_2 ), 
    .F0(\testpattern_inst/n4_adj_411 ), .F1(\testpattern_inst/n6_adj_410 ));
  SLICE_201 SLICE_201( .C1(\testpattern_inst/n16_adj_414 ), 
    .B1(\beak_colliding_N_271[8] ), .A1(\row_num[8] ), 
    .C0(\testpattern_inst/n14_adj_415 ), .B0(\row_num[7] ), 
    .A0(\beak_colliding_N_271[7] ), .F0(\testpattern_inst/n16_adj_414 ), 
    .F1(\testpattern_inst/n18_adj_412 ));
  SLICE_203 SLICE_203( .D1(\beak_colliding_N_271[6] ), 
    .C1(\testpattern_inst/n12_adj_416 ), .A1(\row_num[6] ), .D0(\row_num[5] ), 
    .C0(\testpattern_inst/n10_adj_417 ), .A0(\beak_colliding_N_271[5] ), 
    .F0(\testpattern_inst/n12_adj_416 ), .F1(\testpattern_inst/n14_adj_415 ));
  SLICE_205 SLICE_205( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_418 ), 
    .A1(\beak_colliding_N_271[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_419 ), .A0(\beak_colliding_N_271[3] ), 
    .F0(\testpattern_inst/n8_adj_418 ), .F1(\testpattern_inst/n10_adj_417 ));
  SLICE_207 SLICE_207( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_420 ), 
    .A1(\beak_colliding_N_271[2] ), .D0(\row_num[1] ), .C0(\row_num[0] ), 
    .B0(\testpattern_inst/beak_colliding_N_271[0]_2 ), 
    .A0(\testpattern_inst/beak_colliding_N_271[1]_2 ), 
    .F0(\testpattern_inst/n4_adj_420 ), .F1(\testpattern_inst/n6_adj_419 ));
  SLICE_210 SLICE_210( .D1(\col_num[8] ), .C1(\testpattern_inst/n4_adj_432 ), 
    .B1(\testpattern_inst/n1934 ), .A1(n877), .D0(\row_num[9] ), 
    .C0(\testpattern_inst/n18_adj_434 ), .B0(\testpattern_inst/RGB_o_5__N_85 ), 
    .A0(\bigbird_y_pos[9] ), .F0(\testpattern_inst/n4_adj_432 ), 
    .F1(\testpattern_inst/n7480 ));
  SLICE_211 SLICE_211( .D0(\testpattern_inst/n6_adj_380 ), 
    .C0(\testpattern_inst/n1045 ), .B0(n1058), .A0(\testpattern_inst/n161 ), 
    .F0(\testpattern_inst/n7478 ));
  SLICE_212 SLICE_212( .D1(\testpattern_inst/n7478 ), 
    .C1(\testpattern_inst/n8_adj_425 ), .B1(\col_num[9] ), .A1(n7508), 
    .D0(\testpattern_inst/n7482 ), .C0(\testpattern_inst/n7480 ), 
    .A0(\testpattern_inst/n1039 ), .F0(\testpattern_inst/n8_adj_425 ), 
    .F1(\testpattern_inst/n6_adj_423 ));
  SLICE_213 SLICE_213( .C0(\testpattern_inst/n18_adj_422 ), 
    .B0(\screen_colliding_N_237[9] ), .A0(\row_num[9] ), 
    .F0(\testpattern_inst/n161 ));
  SLICE_214 SLICE_214( .D1(\screen_colliding_N_237[8] ), 
    .C1(\testpattern_inst/n16_adj_424 ), .A1(\row_num[8] ), .D0(\row_num[7] ), 
    .C0(\testpattern_inst/n14_adj_426 ), .A0(\screen_colliding_N_237[7] ), 
    .F0(\testpattern_inst/n16_adj_424 ), .F1(\testpattern_inst/n18_adj_422 ));
  SLICE_216 SLICE_216( .D1(\screen_colliding_N_237[6] ), 
    .C1(\testpattern_inst/n12_adj_427 ), .A1(\row_num[6] ), 
    .D0(\screen_colliding_N_237[5] ), .C0(\testpattern_inst/n10_adj_428 ), 
    .A0(\row_num[5] ), .F0(\testpattern_inst/n12_adj_427 ), 
    .F1(\testpattern_inst/n14_adj_426 ));
  SLICE_218 SLICE_218( .D1(\row_num[4] ), .C1(\testpattern_inst/n8_adj_429 ), 
    .A1(\screen_colliding_N_237[4] ), .D0(\row_num[3] ), 
    .C0(\testpattern_inst/n6_adj_430 ), .B0(\screen_colliding_N_237[3] ), 
    .F0(\testpattern_inst/n8_adj_429 ), .F1(\testpattern_inst/n10_adj_428 ));
  SLICE_220 SLICE_220( .D1(\row_num[2] ), .C1(\testpattern_inst/n4_adj_431 ), 
    .B1(\screen_colliding_N_237[2] ), .D0(\screen_colliding_N_237[0] ), 
    .C0(\row_num[1] ), .B0(\screen_colliding_N_237[1] ), .A0(\row_num[0] ), 
    .F0(\testpattern_inst/n4_adj_431 ), .F1(\testpattern_inst/n6_adj_430 ));
  SLICE_221 SLICE_221( .D1(\testpattern_inst/n262 ), 
    .C1(\testpattern_inst/n258 ), .B1(\testpattern_inst/n7488 ), 
    .A1(\testpattern_inst/n1665 ), .C0(n7514), .B0(n7508), .A0(\row_num[9] ), 
    .F0(\testpattern_inst/n1665 ), .F1(RGB_c_0));
  SLICE_224 SLICE_224( .D1(\bigbird_y_pos[8] ), 
    .C1(\testpattern_inst/n16_adj_435 ), .B1(\row_num[8] ), 
    .C0(\testpattern_inst/n14_adj_436 ), .B0(\bigbird_y_pos[7] ), 
    .A0(\row_num[7] ), .F0(\testpattern_inst/n16_adj_435 ), 
    .F1(\testpattern_inst/n18_adj_434 ));
  SLICE_229 SLICE_229( .DI1(n7088), .D1(n4), .C1(reset), .B1(n20), 
    .A1(game_over), .D0(clappy_c), .C0(\game_state_inst/reset_N_197 ), 
    .B0(game_over), .CLK(\game_state_inst/forty_eight_mhz_counter[19] ), 
    .Q1(game_over), .F0(reset), .F1(n7088));
  SLICE_230 SLICE_230( .C1(clappy_c), .B1(game_over), .D0(clappy_c), 
    .C0(game_over), .B0(\screen_colliding_N_237[9] ), 
    .A0(\game_state_inst/reset_N_197 ), .F0(\game_state_inst/n1078 ), 
    .F1(\game_state_inst/bird_y_pos_9__N_192 ));
  SLICE_231 SLICE_231( .D0(\RGB_o_5__N_63[3] ), .B0(\RGB_o_5__N_63[1] ), 
    .A0(\RGB_o_5__N_63[2] ), .F0(\game_state_inst/n8_adj_457 ));
  SLICE_240 SLICE_240( .D0(\RGB_o_5__N_63[6] ), .C0(\RGB_o_5__N_63[5] ), 
    .B0(\RGB_o_5__N_63[7] ), .F0(\game_state_inst/n6_adj_456 ));
  SLICE_241 SLICE_241( .D0(\screen_colliding_N_237[8] ), 
    .C0(\screen_colliding_N_237[7] ), .B0(\screen_colliding_N_237[3] ), 
    .F0(\game_state_inst/n14_adj_454 ));
  SLICE_246 SLICE_246( .D0(\col_num[4] ), .B0(\col_num[5] ), 
    .F0(\testpattern_inst/n1063 ));
  SLICE_258 SLICE_258( .D0(\game_state_inst/wait_counter[6] ), 
    .B0(\game_state_inst/wait_counter[8] ), .F0(\game_state_inst/n6 ));
  SLICE_260 SLICE_260( .A0(game_over), .F0(is_over_N_199));
  SLICE_265 SLICE_265( .F0(VCC_net));
  hsosc_inst hsosc_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk), .FEEDBACK(\pll_inst/lscc_pll_inst/feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst/lscc_pll_inst/feedback_w ), 
    .OUTCORE(PLL_out_c), .OUTGLOBAL(clk2));
  clappy clappy_I( .PADDI(clappy_c), .clappy(clappy));
  PLL_out PLL_out_I( .PADDO(PLL_out_c), .PLL_out(PLL_out));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_43), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_178__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_178__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_178__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_178__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_178__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_180__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_180__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_180__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_180__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_180__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_180__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_180__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/row_num_180__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_inst/row_num_180__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_inst/row_num_180_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/row_num_180__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_178__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_178__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_inst/col_num_178__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_178__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_inst/col_num_178_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_inst/col_num_178__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_183__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_183__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_183__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_183__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_183__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_183__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_183__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i19 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i17 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i18 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i15 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i16 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i13 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i14 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i12 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \game_state_inst/forty_eight_mhz_counter_181_190_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/forty_eight_mhz_counter_181_190__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_27 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \game_state_inst/bird_y_pos_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \game_state_inst/bird_y_pos_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \game_state_inst/add_5852_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/bird_y_pos_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/add_379_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/add_379_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/add_379_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/pipe_x_start_182__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/add_379_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/pipe_x_start_182__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \game_state_inst/pipe_x_start_182__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/add_379_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/pipe_x_start_182__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_183__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game_state_inst/wait_counter_183_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/wait_counter_183__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_state_inst/wait_counter_183__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_174_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_50_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_175_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_175_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_175_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_175_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_175_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_174_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_174_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_174_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_26_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_174_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_26_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_50_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_40_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_40_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \testpattern_inst/add_28_add_4_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \testpattern_inst/add_28_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \vga_inst/i1_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \testpattern_inst/i6967_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xEF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \vga_inst/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \testpattern_inst.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40005 \testpattern_inst/i1412_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \testpattern_inst/i1410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_78 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \testpattern_inst/i514_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \testpattern_inst/i81_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \testpattern_inst/i77_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \testpattern_inst.i1_2_lut_adj_46 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40011 \vga_inst/i1571_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \vga_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40013 \vga_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \testpattern_inst/i440_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40015 \vga_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_inst/i1287_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_85 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \vga_inst/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \vga_inst/i1_2_lut_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \vga_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \vga_inst/i1_2_lut_adj_62 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \vga_inst/i1284_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \testpattern_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \vga_inst/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \vga_inst/i2_3_lut_adj_61 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \testpattern_inst/i1_2_lut_adj_39 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \testpattern_inst/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \vga_inst/i1_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \vga_inst/i1507_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xAB03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_97 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \testpattern_inst/i1401_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \vga_inst/i1_2_lut_adj_65 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \testpattern_inst/i1411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \testpattern_inst/i1_2_lut_adj_50 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 \game_state_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \game_state_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \game_state_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \game_state_inst/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \game_state_inst/i1589_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \game_state_inst/i1529_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input D0, C0, B0, A0, output F0 );

  lut40038 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \game_state_inst/i280_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \game_state_inst/i1_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \game_state_inst/i1565_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \game_state_inst/i1479_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \game_state_inst/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \game_state_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40045 i1_4_lut_adj_67( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 i6980_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCD05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_111 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 i6974_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \game_state_inst/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 \game_state_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \game_state_inst/i1_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input D0, C0, B0, A0, output F0 );

  lut40051 i3_4_lut_adj_70( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 i6961_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \game_state_inst/i1601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_117 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \game_state_inst/i1_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \game_state_inst/i1_2_lut_adj_59 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input D0, C0, B0, A0, output F0 );

  lut40056 i2_4_lut_adj_69( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 i6984_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \game_state_inst/i1585_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \game_state_inst/i4_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \game_state_inst/i1_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 i1_4_lut_adj_66( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 i3_4_lut_adj_68( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 i6965_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \game_state_inst/i1525_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 i2_4_lut_adj_71( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \game_state_inst/i1_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 i6969_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \game_state_inst/i1483_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 i7014_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 i7000_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 i6978_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \testpattern_inst/col_i_9__I_0_74_i12_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \testpattern_inst/col_i_9__I_0_74_i10_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/col_i_9__I_0_74_i16_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \testpattern_inst/col_i_9__I_0_74_i14_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_135 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/y_pos_9__I_0_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \testpattern_inst/y_pos_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \testpattern_inst/y_pos_9__I_0_i14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \testpattern_inst/y_pos_9__I_0_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \testpattern_inst/y_pos_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \testpattern_inst/y_pos_9__I_0_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \testpattern_inst/col_i_9__I_0_74_i8_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \testpattern_inst/col_i_9__I_0_74_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \testpattern_inst/LessThan_39_i10_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \testpattern_inst/LessThan_39_i8_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \testpattern_inst/LessThan_39_i14_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \testpattern_inst/LessThan_39_i12_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \testpattern_inst/i1_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \testpattern_inst/i1_2_lut_adj_30 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \testpattern_inst/i1_2_lut_adj_31 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \testpattern_inst.i1_3_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \testpattern_inst/row_i_9__I_0_i10_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \testpattern_inst/row_i_9__I_0_i8_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40089 \testpattern_inst/row_i_9__I_0_i14_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \testpattern_inst/row_i_9__I_0_i12_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \testpattern_inst/i253_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \testpattern_inst/i438_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \testpattern_inst/i1493_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \testpattern_inst/i337_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_150 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \testpattern_inst/LessThan_39_i6_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \testpattern_inst/LessThan_39_i4_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \testpattern_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \testpattern_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \testpattern_inst/row_i_9__I_0_i6_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \testpattern_inst/row_i_9__I_0_i4_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \testpattern_inst/i4_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \testpattern_inst/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \testpattern_inst.i1_3_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \testpattern_inst/i1_2_lut_adj_41 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40104 \testpattern_inst/LessThan_29_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/LessThan_29_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \testpattern_inst/LessThan_29_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \testpattern_inst/i1_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 \testpattern_inst/i2_3_lut_adj_35 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D0, C0, B0, A0, output F0 );

  lut40107 \testpattern_inst/i2_4_lut_adj_51 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \testpattern_inst/i1_2_lut_adj_52 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \testpattern_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D0, C0, B0, A0, output F0 );

  lut40110 \testpattern_inst/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \testpattern_inst/i1545_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \testpattern_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \testpattern_inst/LessThan_39_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \testpattern_inst/LessThan_39_i16_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \testpattern_inst/row_i_9__I_0_i18_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \testpattern_inst/row_i_9__I_0_i16_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/LessThan_29_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \testpattern_inst/LessThan_29_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_173 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \testpattern_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \testpattern_inst/i1501_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input D0, C0, B0, A0, output F0 );

  lut40119 \testpattern_inst/i2_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xC440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \testpattern_inst/pipe_x_start_9__I_0_72_i18_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \testpattern_inst/pipe_x_start_9__I_0_72_i16_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \testpattern_inst/LessThan_29_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \testpattern_inst/LessThan_29_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_179 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/col_i_9__I_0_74_i20_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \testpattern_inst/col_i_9__I_0_74_i18_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/LessThan_29_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \testpattern_inst/LessThan_29_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/pipe_x_start_9__I_0_72_i14_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \testpattern_inst/pipe_x_start_9__I_0_72_i12_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_186 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/pipe_x_start_9__I_0_72_i10_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \testpattern_inst/pipe_x_start_9__I_0_72_i8_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_188 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \testpattern_inst/pipe_x_start_9__I_0_72_i6_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \testpattern_inst/pipe_x_start_9__I_0_72_i4_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_27_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \testpattern_inst/LessThan_27_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \testpattern_inst/i2_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \testpattern_inst/i1_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x10F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \testpattern_inst/LessThan_27_i14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \testpattern_inst/LessThan_27_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_195 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_27_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \testpattern_inst/LessThan_27_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_197 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_27_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \testpattern_inst/LessThan_27_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_201 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \testpattern_inst/LessThan_51_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \testpattern_inst/LessThan_51_i16_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_203 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/LessThan_51_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \testpattern_inst/LessThan_51_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_51_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \testpattern_inst/LessThan_51_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_207 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_51_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \testpattern_inst/LessThan_51_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \testpattern_inst/i2_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \testpattern_inst/i1_4_lut_adj_48 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_211 ( input D0, C0, B0, A0, output F0 );

  lut40130 \testpattern_inst/i3_4_lut_adj_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \testpattern_inst/i2_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \testpattern_inst/i1_3_lut_adj_45 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_213 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40073 \testpattern_inst/LessThan_41_i20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_214 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_41_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \testpattern_inst/LessThan_41_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_216 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \testpattern_inst/LessThan_41_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \testpattern_inst/LessThan_41_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_218 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40105 \testpattern_inst/LessThan_41_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \testpattern_inst/LessThan_41_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \testpattern_inst/LessThan_41_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \testpattern_inst/LessThan_41_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \testpattern_inst/i1232_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \testpattern_inst/i1224_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xBB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \testpattern_inst/y_pos_9__I_0_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \testpattern_inst/y_pos_9__I_0_i16_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_229 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40135 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \game_state_inst/reset_I_0_101_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_state_inst/is_over_98 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \game_state_inst/i108_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \game_state_inst/i7341_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xBF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40139 \game_state_inst/i350_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40140 \game_state_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_241 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40141 \game_state_inst/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_246 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40016 \testpattern_inst/i1_2_lut_adj_37 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_258 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40142 \game_state_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input A0, output F0 );
  wire   GNDI;

  lut40143 i1243_2_lut_3_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( output F0 );
  wire   GNDI;

  lut40144 i7802( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module hsosc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B hsosc_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "3";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "48.000000";
endmodule

module clappy ( output PADDI, input clappy );
  wire   GNDI;

  BB_B_B \clappy_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clappy));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clappy => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module PLL_out ( input PADDO, output PLL_out );
  wire   VCCI;

  BB_B_B \PLL_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(PLL_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => PLL_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule
