/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 160 312)
	(text "ci_74ls189" (rect 5 0 67 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 207 26 220)(font "Intel Clear" ))
	(port
		(pt 0 56)
		(input)
		(text "A1" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "A1" (rect 21 51 37 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 72)
		(input)
		(text "A0" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "A0" (rect 21 67 37 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 40)
		(input)
		(text "A2" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "A2" (rect 21 35 37 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 0 24)
		(input)
		(text "A3" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "A3" (rect 21 19 37 34)(font "Intel Clear" (font_size 8)))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 0 208)
		(input)
		(text "CS" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "CS" (rect 21 203 37 218)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 104)
		(input)
		(text "D4" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "D4" (rect 21 99 37 114)(font "Intel Clear" (font_size 8)))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 120)
		(input)
		(text "D3" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "D3" (rect 21 115 37 130)(font "Intel Clear" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 136)
		(input)
		(text "D2" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "D2" (rect 21 131 37 146)(font "Intel Clear" (font_size 8)))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 0 152)
		(input)
		(text "D1" (rect 0 0 16 15)(font "Intel Clear" (font_size 8)))
		(text "D1" (rect 21 147 37 162)(font "Intel Clear" (font_size 8)))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 192)
		(input)
		(text "WE" (rect 0 0 20 15)(font "Intel Clear" (font_size 8)))
		(text "WE" (rect 21 187 41 202)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 96 104)
		(output)
		(text "O4" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "O4" (rect 58 99 75 114)(font "Intel Clear" (font_size 8)))
		(line (pt 96 104)(pt 80 104))
	)
	(port
		(pt 96 120)
		(output)
		(text "O3" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "O3" (rect 58 115 75 130)(font "Intel Clear" (font_size 8)))
		(line (pt 96 120)(pt 80 120))
	)
	(port
		(pt 96 136)
		(output)
		(text "O2" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "O2" (rect 58 131 75 146)(font "Intel Clear" (font_size 8)))
		(line (pt 96 136)(pt 80 136))
	)
	(port
		(pt 96 152)
		(output)
		(text "O1" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "O1" (rect 58 147 75 162)(font "Intel Clear" (font_size 8)))
		(line (pt 96 152)(pt 80 152))
	)
	(drawing
		(rectangle (rect 16 16 80 232))
	)
)
