{
 "builder": {
  "_version": "10.1d",
  "_modelsim_ini": {
   "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\_hdl_checker\\modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\_hdl_checker",
  "_builtin_libraries": [
   {
    "name": "max_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiigx",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriagx",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratix",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriagx_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriagx_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiiils",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiigx_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratix_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altgxb_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriagx_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altgxb",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixgx_gxb",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiiils_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "max",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altgxb_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixgx",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiigx_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixgx_gxb_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "hardcopyiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixgx_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiigx_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "C:\\Users\\NEILVA~1\\AppData\\Local\\Temp\\hdl_checker_project_pid3936_rynl0lcg.json",
   "__class__": "Path"
  },
  1716256500.4841044,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\D_ff.vhd",
     "__class__": "Path"
    },
    "mtime": 1715140457.4365025,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\D_ff.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\encoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1715623979.5537815,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\encoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\FourOneMultiplex.vhd",
     "__class__": "Path"
    },
    "mtime": 1715623732.4039905,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\FourOneMultiplex.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
     "__class__": "Path"
    },
    "mtime": 1715626419.6148658,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "encoder",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        34,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "FourOneMultiplex",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        77,
        24
       ],
       [
        40,
        18
       ],
       [
        65,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\FourOneMultiplex.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\FourOneMultiplex.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FourOneMultiplex",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\GeneralPurposeRegister.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "GeneralPurposeRegister",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\D_ff.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "D_ff",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "c:\\Computing\\CEG-3156\\CEG_3156-Labs\\Lab1-Floating_Point_Adder_Multiplier\\src\\encoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "encoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}