# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do jk_ff_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:29 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v 
# -- Compiling module d_ff_3_sr_wr
# 
# Top level modules:
# 	d_ff_3_sr_wr
# End time: 14:21:29 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/jk_ff {C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:30 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/jk_ff" C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff.v 
# -- Compiling module jk_ff
# 
# Top level modules:
# 	jk_ff
# End time: 14:21:30 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:39 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff_tb.v 
# -- Compiling module jk_ff_tb
# 
# Top level modules:
# 	jk_ff_tb
# End time: 14:21:39 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.jk_ff_tb
# vsim work.jk_ff_tb 
# Start time: 14:21:43 on Oct 09,2019
# Loading work.jk_ff_tb
# Loading work.jk_ff
# Loading work.d_ff_3_sr_wr
add wave -position insertpoint  \
sim:/jk_ff_tb/rstn \
sim:/jk_ff_tb/clk \
sim:/jk_ff_tb/J \
sim:/jk_ff_tb/K \
sim:/jk_ff_tb/Q \
sim:/jk_ff_tb/Qn
run
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 1, K = 0, Q = 0, Qn = 1, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 1, K = 0, Q = 1, Qn = 0, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 1, K = 1, Q = 1, Qn = 0, clk = 0
# J = 1, K = 1, Q = 0, Qn = 1, clk = 1
# J = 1, K = 1, Q = 0, Qn = 1, clk = 0
# J = 1, K = 1, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 1, Q = 1, Qn = 0, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
restart
run
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 1, K = 0, Q = 0, Qn = 1, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 1, K = 0, Q = 1, Qn = 0, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 1, K = 1, Q = 1, Qn = 0, clk = 0
# J = 1, K = 1, Q = 0, Qn = 1, clk = 1
# J = 1, K = 1, Q = 0, Qn = 1, clk = 0
# J = 1, K = 1, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 1, Q = 1, Qn = 0, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 1, Q = 0, Qn = 1, clk = 0
# J = 0, K = 1, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 0, K = 0, Q = 0, Qn = 1, clk = 0
# J = 0, K = 0, Q = 0, Qn = 1, clk = 1
# J = 1, K = 0, Q = 0, Qn = 1, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 1, K = 0, Q = 1, Qn = 0, clk = 0
# J = 1, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# J = 0, K = 0, Q = 1, Qn = 0, clk = 0
# J = 0, K = 0, Q = 1, Qn = 0, clk = 1
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff_tb.v(29)
#    Time: 240 ps  Iteration: 0  Instance: /jk_ff_tb
# 1
# Break in Module jk_ff_tb at C:/Users/home/Documents/Fpga_proj/jk_ff/jk_ff_tb.v line 29
# End time: 14:29:15 on Oct 09,2019, Elapsed time: 0:07:32
# Errors: 0, Warnings: 0
