Active-HDL 15.0.261.9132 2025-01-27 22:13:42

Elaboration top modules:
Verilog Module                vending_machine


-----------------------------------------------------------------------------------------------
Verilog Module          | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
vending_machine         | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
control_logic           | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Register                | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
alu_4bit                | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
comparator_4bit         | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
return_value            | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
D_Flip_Flop             | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Decoder3to8             | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
parallel_adder          | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
parallel_subtractor     | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
multiplier_4bit         | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
full_adder              | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
half_adder              | dsd_project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------
dsd_project             | None
-----------------------------------------------------------------------------------------------
