============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 16 2025  02:11:15 pm
  Module:                 buffer_bit
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[216]
       Endpoint: (F) res[232]

                   Capture    Launch  
      Path Delay:+     263         -  
      Drv Adjust:+       0         0  
         Arrival:=     263            
                                      
   Required Time:=     263            
       Data Path:-     263            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             263             del_1 

#---------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  A[216]                          -       -     F     (arrival)                   2  3.2     0     0       0    (-,-) 
  addinc_add_49_41_g14615/Y       -       A->Y  F     OR2x2_ASAP7_75t_SL          3  4.7    17    20      20    (-,-) 
  addinc_add_49_41_g13752/Y       -       A->Y  F     AND2x2_ASAP7_75t_SL         4  7.0    23    25      44    (-,-) 
  addinc_add_49_41_g13109/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  4.1    28    16      60    (-,-) 
  addinc_add_49_41_g13004/Y       -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.6    14     8      68    (-,-) 
  addinc_add_49_41_g12930/Y       -       A->Y  F     AND2x4_ASAP7_75t_SL         6  9.2    16    20      88    (-,-) 
  addinc_add_49_41_g12867/Y       -       A->Y  R     INVx2_ASAP7_75t_SL          5  7.3    27    16     104    (-,-) 
  addinc_add_49_41_g12723/Y       -       A->Y  R     OR2x4_ASAP7_75t_SL          2  4.6    15    25     129    (-,-) 
  fopt14724/Y                     -       A->Y  R     BUFx6f_ASAP7_75t_SL         6  9.3    14    16     145    (-,-) 
  fopt14720/Y                     -       A->Y  R     BUFx6f_ASAP7_75t_SL         5  9.4    14    16     161    (-,-) 
  fopt14719/Y                     -       A->Y  F     INVx3_ASAP7_75t_SL          4  6.1    14     9     170    (-,-) 
  addinc_add_49_41_g12590/Y       -       B->Y  F     AND2x2_ASAP7_75t_SL         2  3.7    14    19     189    (-,-) 
  addinc_add_49_41_g12412__1617/Y -       B->Y  R     NAND2x1_ASAP7_75t_L         2  3.2    35    18     207    (-,-) 
  addinc_add_49_41_g11941__5122/Y -       A1->Y R     OA211x2_ASAP7_75t_SL        1  2.8    17    25     232    (-,-) 
  addinc_add_49_41_g11614__6783/Y -       B->Y  F     OAI21x1_ASAP7_75t_SL        1  3.2    22    13     246    (-,-) 
  addinc_add_49_41_g11452__7098/Y -       B->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.5    18    17     263    (-,-) 
  res[232]                        <<<     -     F     (port)                      -    -     -     0     263    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

