
AS5x47U_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009404  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080096b8  080096b8  000196b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009a8c  08009a8c  00019a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009a94  08009a94  00019a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009a98  08009a98  00019a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001d8  24000000  08009a9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002d8  240001d8  08009c74  000201d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240004b0  08009c74  000204b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY
 11 .debug_info   00016e75  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002943  00000000  00000000  000370be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000012b0  00000000  00000000  00039a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000e93  00000000  00000000  0003acb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00031fb9  00000000  00000000  0003bb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00017fea  00000000  00000000  0006db04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00145372  00000000  00000000  00085aee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005f4c  00000000  00000000  001cae60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000089  00000000  00000000  001d0dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001d8 	.word	0x240001d8
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800969c 	.word	0x0800969c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001dc 	.word	0x240001dc
 80002ec:	0800969c 	.word	0x0800969c

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b970 	b.w	8000698 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9e08      	ldr	r6, [sp, #32]
 80003d6:	460d      	mov	r5, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	460f      	mov	r7, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4694      	mov	ip, r2
 80003e4:	d965      	bls.n	80004b2 <__udivmoddi4+0xe2>
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	b143      	cbz	r3, 80003fe <__udivmoddi4+0x2e>
 80003ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80003f0:	f1c3 0220 	rsb	r2, r3, #32
 80003f4:	409f      	lsls	r7, r3
 80003f6:	fa20 f202 	lsr.w	r2, r0, r2
 80003fa:	4317      	orrs	r7, r2
 80003fc:	409c      	lsls	r4, r3
 80003fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000402:	fa1f f58c 	uxth.w	r5, ip
 8000406:	fbb7 f1fe 	udiv	r1, r7, lr
 800040a:	0c22      	lsrs	r2, r4, #16
 800040c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000410:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000414:	fb01 f005 	mul.w	r0, r1, r5
 8000418:	4290      	cmp	r0, r2
 800041a:	d90a      	bls.n	8000432 <__udivmoddi4+0x62>
 800041c:	eb1c 0202 	adds.w	r2, ip, r2
 8000420:	f101 37ff 	add.w	r7, r1, #4294967295
 8000424:	f080 811c 	bcs.w	8000660 <__udivmoddi4+0x290>
 8000428:	4290      	cmp	r0, r2
 800042a:	f240 8119 	bls.w	8000660 <__udivmoddi4+0x290>
 800042e:	3902      	subs	r1, #2
 8000430:	4462      	add	r2, ip
 8000432:	1a12      	subs	r2, r2, r0
 8000434:	b2a4      	uxth	r4, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000442:	fb00 f505 	mul.w	r5, r0, r5
 8000446:	42a5      	cmp	r5, r4
 8000448:	d90a      	bls.n	8000460 <__udivmoddi4+0x90>
 800044a:	eb1c 0404 	adds.w	r4, ip, r4
 800044e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000452:	f080 8107 	bcs.w	8000664 <__udivmoddi4+0x294>
 8000456:	42a5      	cmp	r5, r4
 8000458:	f240 8104 	bls.w	8000664 <__udivmoddi4+0x294>
 800045c:	4464      	add	r4, ip
 800045e:	3802      	subs	r0, #2
 8000460:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000464:	1b64      	subs	r4, r4, r5
 8000466:	2100      	movs	r1, #0
 8000468:	b11e      	cbz	r6, 8000472 <__udivmoddi4+0xa2>
 800046a:	40dc      	lsrs	r4, r3
 800046c:	2300      	movs	r3, #0
 800046e:	e9c6 4300 	strd	r4, r3, [r6]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0xbc>
 800047a:	2e00      	cmp	r6, #0
 800047c:	f000 80ed 	beq.w	800065a <__udivmoddi4+0x28a>
 8000480:	2100      	movs	r1, #0
 8000482:	e9c6 0500 	strd	r0, r5, [r6]
 8000486:	4608      	mov	r0, r1
 8000488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048c:	fab3 f183 	clz	r1, r3
 8000490:	2900      	cmp	r1, #0
 8000492:	d149      	bne.n	8000528 <__udivmoddi4+0x158>
 8000494:	42ab      	cmp	r3, r5
 8000496:	d302      	bcc.n	800049e <__udivmoddi4+0xce>
 8000498:	4282      	cmp	r2, r0
 800049a:	f200 80f8 	bhi.w	800068e <__udivmoddi4+0x2be>
 800049e:	1a84      	subs	r4, r0, r2
 80004a0:	eb65 0203 	sbc.w	r2, r5, r3
 80004a4:	2001      	movs	r0, #1
 80004a6:	4617      	mov	r7, r2
 80004a8:	2e00      	cmp	r6, #0
 80004aa:	d0e2      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	e9c6 4700 	strd	r4, r7, [r6]
 80004b0:	e7df      	b.n	8000472 <__udivmoddi4+0xa2>
 80004b2:	b902      	cbnz	r2, 80004b6 <__udivmoddi4+0xe6>
 80004b4:	deff      	udf	#255	; 0xff
 80004b6:	fab2 f382 	clz	r3, r2
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	f040 8090 	bne.w	80005e0 <__udivmoddi4+0x210>
 80004c0:	1a8a      	subs	r2, r1, r2
 80004c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c6:	fa1f fe8c 	uxth.w	lr, ip
 80004ca:	2101      	movs	r1, #1
 80004cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004d0:	fb07 2015 	mls	r0, r7, r5, r2
 80004d4:	0c22      	lsrs	r2, r4, #16
 80004d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004da:	fb0e f005 	mul.w	r0, lr, r5
 80004de:	4290      	cmp	r0, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x124>
 80004e2:	eb1c 0202 	adds.w	r2, ip, r2
 80004e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x122>
 80004ec:	4290      	cmp	r0, r2
 80004ee:	f200 80cb 	bhi.w	8000688 <__udivmoddi4+0x2b8>
 80004f2:	4645      	mov	r5, r8
 80004f4:	1a12      	subs	r2, r2, r0
 80004f6:	b2a4      	uxth	r4, r4
 80004f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000500:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000504:	fb0e fe00 	mul.w	lr, lr, r0
 8000508:	45a6      	cmp	lr, r4
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x14e>
 800050c:	eb1c 0404 	adds.w	r4, ip, r4
 8000510:	f100 32ff 	add.w	r2, r0, #4294967295
 8000514:	d202      	bcs.n	800051c <__udivmoddi4+0x14c>
 8000516:	45a6      	cmp	lr, r4
 8000518:	f200 80bb 	bhi.w	8000692 <__udivmoddi4+0x2c2>
 800051c:	4610      	mov	r0, r2
 800051e:	eba4 040e 	sub.w	r4, r4, lr
 8000522:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000526:	e79f      	b.n	8000468 <__udivmoddi4+0x98>
 8000528:	f1c1 0720 	rsb	r7, r1, #32
 800052c:	408b      	lsls	r3, r1
 800052e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000532:	ea4c 0c03 	orr.w	ip, ip, r3
 8000536:	fa05 f401 	lsl.w	r4, r5, r1
 800053a:	fa20 f307 	lsr.w	r3, r0, r7
 800053e:	40fd      	lsrs	r5, r7
 8000540:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000544:	4323      	orrs	r3, r4
 8000546:	fbb5 f8f9 	udiv	r8, r5, r9
 800054a:	fa1f fe8c 	uxth.w	lr, ip
 800054e:	fb09 5518 	mls	r5, r9, r8, r5
 8000552:	0c1c      	lsrs	r4, r3, #16
 8000554:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000558:	fb08 f50e 	mul.w	r5, r8, lr
 800055c:	42a5      	cmp	r5, r4
 800055e:	fa02 f201 	lsl.w	r2, r2, r1
 8000562:	fa00 f001 	lsl.w	r0, r0, r1
 8000566:	d90b      	bls.n	8000580 <__udivmoddi4+0x1b0>
 8000568:	eb1c 0404 	adds.w	r4, ip, r4
 800056c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000570:	f080 8088 	bcs.w	8000684 <__udivmoddi4+0x2b4>
 8000574:	42a5      	cmp	r5, r4
 8000576:	f240 8085 	bls.w	8000684 <__udivmoddi4+0x2b4>
 800057a:	f1a8 0802 	sub.w	r8, r8, #2
 800057e:	4464      	add	r4, ip
 8000580:	1b64      	subs	r4, r4, r5
 8000582:	b29d      	uxth	r5, r3
 8000584:	fbb4 f3f9 	udiv	r3, r4, r9
 8000588:	fb09 4413 	mls	r4, r9, r3, r4
 800058c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000590:	fb03 fe0e 	mul.w	lr, r3, lr
 8000594:	45a6      	cmp	lr, r4
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x1da>
 8000598:	eb1c 0404 	adds.w	r4, ip, r4
 800059c:	f103 35ff 	add.w	r5, r3, #4294967295
 80005a0:	d26c      	bcs.n	800067c <__udivmoddi4+0x2ac>
 80005a2:	45a6      	cmp	lr, r4
 80005a4:	d96a      	bls.n	800067c <__udivmoddi4+0x2ac>
 80005a6:	3b02      	subs	r3, #2
 80005a8:	4464      	add	r4, ip
 80005aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ae:	fba3 9502 	umull	r9, r5, r3, r2
 80005b2:	eba4 040e 	sub.w	r4, r4, lr
 80005b6:	42ac      	cmp	r4, r5
 80005b8:	46c8      	mov	r8, r9
 80005ba:	46ae      	mov	lr, r5
 80005bc:	d356      	bcc.n	800066c <__udivmoddi4+0x29c>
 80005be:	d053      	beq.n	8000668 <__udivmoddi4+0x298>
 80005c0:	b156      	cbz	r6, 80005d8 <__udivmoddi4+0x208>
 80005c2:	ebb0 0208 	subs.w	r2, r0, r8
 80005c6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ca:	fa04 f707 	lsl.w	r7, r4, r7
 80005ce:	40ca      	lsrs	r2, r1
 80005d0:	40cc      	lsrs	r4, r1
 80005d2:	4317      	orrs	r7, r2
 80005d4:	e9c6 7400 	strd	r7, r4, [r6]
 80005d8:	4618      	mov	r0, r3
 80005da:	2100      	movs	r1, #0
 80005dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005e0:	f1c3 0120 	rsb	r1, r3, #32
 80005e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005e8:	fa20 f201 	lsr.w	r2, r0, r1
 80005ec:	fa25 f101 	lsr.w	r1, r5, r1
 80005f0:	409d      	lsls	r5, r3
 80005f2:	432a      	orrs	r2, r5
 80005f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f8:	fa1f fe8c 	uxth.w	lr, ip
 80005fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000600:	fb07 1510 	mls	r5, r7, r0, r1
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800060a:	fb00 f50e 	mul.w	r5, r0, lr
 800060e:	428d      	cmp	r5, r1
 8000610:	fa04 f403 	lsl.w	r4, r4, r3
 8000614:	d908      	bls.n	8000628 <__udivmoddi4+0x258>
 8000616:	eb1c 0101 	adds.w	r1, ip, r1
 800061a:	f100 38ff 	add.w	r8, r0, #4294967295
 800061e:	d22f      	bcs.n	8000680 <__udivmoddi4+0x2b0>
 8000620:	428d      	cmp	r5, r1
 8000622:	d92d      	bls.n	8000680 <__udivmoddi4+0x2b0>
 8000624:	3802      	subs	r0, #2
 8000626:	4461      	add	r1, ip
 8000628:	1b49      	subs	r1, r1, r5
 800062a:	b292      	uxth	r2, r2
 800062c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000630:	fb07 1115 	mls	r1, r7, r5, r1
 8000634:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000638:	fb05 f10e 	mul.w	r1, r5, lr
 800063c:	4291      	cmp	r1, r2
 800063e:	d908      	bls.n	8000652 <__udivmoddi4+0x282>
 8000640:	eb1c 0202 	adds.w	r2, ip, r2
 8000644:	f105 38ff 	add.w	r8, r5, #4294967295
 8000648:	d216      	bcs.n	8000678 <__udivmoddi4+0x2a8>
 800064a:	4291      	cmp	r1, r2
 800064c:	d914      	bls.n	8000678 <__udivmoddi4+0x2a8>
 800064e:	3d02      	subs	r5, #2
 8000650:	4462      	add	r2, ip
 8000652:	1a52      	subs	r2, r2, r1
 8000654:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000658:	e738      	b.n	80004cc <__udivmoddi4+0xfc>
 800065a:	4631      	mov	r1, r6
 800065c:	4630      	mov	r0, r6
 800065e:	e708      	b.n	8000472 <__udivmoddi4+0xa2>
 8000660:	4639      	mov	r1, r7
 8000662:	e6e6      	b.n	8000432 <__udivmoddi4+0x62>
 8000664:	4610      	mov	r0, r2
 8000666:	e6fb      	b.n	8000460 <__udivmoddi4+0x90>
 8000668:	4548      	cmp	r0, r9
 800066a:	d2a9      	bcs.n	80005c0 <__udivmoddi4+0x1f0>
 800066c:	ebb9 0802 	subs.w	r8, r9, r2
 8000670:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000674:	3b01      	subs	r3, #1
 8000676:	e7a3      	b.n	80005c0 <__udivmoddi4+0x1f0>
 8000678:	4645      	mov	r5, r8
 800067a:	e7ea      	b.n	8000652 <__udivmoddi4+0x282>
 800067c:	462b      	mov	r3, r5
 800067e:	e794      	b.n	80005aa <__udivmoddi4+0x1da>
 8000680:	4640      	mov	r0, r8
 8000682:	e7d1      	b.n	8000628 <__udivmoddi4+0x258>
 8000684:	46d0      	mov	r8, sl
 8000686:	e77b      	b.n	8000580 <__udivmoddi4+0x1b0>
 8000688:	3d02      	subs	r5, #2
 800068a:	4462      	add	r2, ip
 800068c:	e732      	b.n	80004f4 <__udivmoddi4+0x124>
 800068e:	4608      	mov	r0, r1
 8000690:	e70a      	b.n	80004a8 <__udivmoddi4+0xd8>
 8000692:	4464      	add	r4, ip
 8000694:	3802      	subs	r0, #2
 8000696:	e742      	b.n	800051e <__udivmoddi4+0x14e>

08000698 <__aeabi_idiv0>:
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <AS5x47U_init>:


/* Initialisation Functions */
AS5x47U* AS5x47U_init(SPI_HandleTypeDef* hspi, 
                      GPIO_TypeDef* enc_CS_port, 
                      uint16_t enc_CS_pin) {
 800069c:	b480      	push	{r7}
 800069e:	b087      	sub	sp, #28
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	4613      	mov	r3, r2
 80006a8:	80fb      	strh	r3, [r7, #6]

    // Create handle
    AS5x47U* enc_ptr = NULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	617b      	str	r3, [r7, #20]

    // SPI initialisation
    enc_ptr->hspi = hspi;
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	601a      	str	r2, [r3, #0]
    enc_ptr->CS_port = enc_CS_port;
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	609a      	str	r2, [r3, #8]
    enc_ptr->CS_pin = enc_CS_pin;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	88fa      	ldrh	r2, [r7, #6]
 80006be:	819a      	strh	r2, [r3, #12]

    // Configuration information
    enc_ptr->rxBuffer[0] = 0;    // NOTE - 3 bytes in length for 24 bit transactions specifically
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	2200      	movs	r2, #0
 80006c4:	739a      	strb	r2, [r3, #14]
    enc_ptr->rxBuffer[1] = 0;
 80006c6:	697b      	ldr	r3, [r7, #20]
 80006c8:	2200      	movs	r2, #0
 80006ca:	73da      	strb	r2, [r3, #15]

    // Actual data stored away
    enc_ptr->velocity = 0;
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	f04f 0200 	mov.w	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
    enc_ptr->angle_comp = 0;
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	f04f 0200 	mov.w	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
    enc_ptr->angle_uncomp = 0;
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	f04f 0200 	mov.w	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
    enc_ptr->CORDIC_mag = 0;
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	f04f 0200 	mov.w	r2, #0
 80006ea:	61da      	str	r2, [r3, #28]

    // Calibration information
    

    return enc_ptr;
 80006ec:	697b      	ldr	r3, [r7, #20]
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	371c      	adds	r7, #28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	0000      	movs	r0, r0
 80006fc:	0000      	movs	r0, r0
	...

08000700 <AS5x47U_readPositionDAE>:

/* Data Acquistion Functions */
HAL_StatusTypeDef AS5x47U_readPositionDAE(AS5x47U* enc_ptr) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
    // Initialise variables
    int16_t posRaw;

    // Read the angle compensated register
    HAL_StatusTypeDef result = AS5x47U_readRegister(enc_ptr, ANGLECOM, &posRaw);
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	461a      	mov	r2, r3
 800070e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f000 f824 	bl	8000760 <AS5x47U_readRegister>
 8000718:	4603      	mov	r3, r0
 800071a:	73fb      	strb	r3, [r7, #15]

    // Convert velRaw into actual value
    enc_ptr->angle_comp = (float) posRaw/16384. * 360.;
 800071c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000720:	ee07 3a90 	vmov	s15, r3
 8000724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000728:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800072c:	ed9f 5b08 	vldr	d5, [pc, #32]	; 8000750 <AS5x47U_readPositionDAE+0x50>
 8000730:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000734:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8000758 <AS5x47U_readPositionDAE+0x58>
 8000738:	ee27 7b06 	vmul.f64	d7, d7, d6
 800073c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	edc3 7a05 	vstr	s15, [r3, #20]

    return result;
 8000746:	7bfb      	ldrb	r3, [r7, #15]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3710      	adds	r7, #16
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	00000000 	.word	0x00000000
 8000754:	40d00000 	.word	0x40d00000
 8000758:	00000000 	.word	0x00000000
 800075c:	40768000 	.word	0x40768000

08000760 <AS5x47U_readRegister>:

/* Low Level Functions */
// NOTE - SPI commands here work with 24bit frames for CRC 8bit checks + we don't need the speed of 16bit frames
HAL_StatusTypeDef AS5x47U_readRegister(AS5x47U* enc_ptr, 
                                       uint16_t reg_addr, 
                                       int16_t* output) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af02      	add	r7, sp, #8
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	460b      	mov	r3, r1
 800076a:	607a      	str	r2, [r7, #4]
 800076c:	817b      	strh	r3, [r7, #10]
    
    // create txBuffer with address
    uint8_t txBuffer[2];
    reg_addr = reg_addr | 0x4000; // Set RW bit to 1 for read
 800076e:	897b      	ldrh	r3, [r7, #10]
 8000770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000774:	817b      	strh	r3, [r7, #10]
    txBuffer[1] = (uint8_t) (reg_addr >> 8);
 8000776:	897b      	ldrh	r3, [r7, #10]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	b29b      	uxth	r3, r3
 800077c:	b2db      	uxtb	r3, r3
 800077e:	747b      	strb	r3, [r7, #17]
    txBuffer[0] = (uint8_t) (reg_addr % 256);
 8000780:	897b      	ldrh	r3, [r7, #10]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	743b      	strb	r3, [r7, #16]
    
    if (enc_ptr->hspi->State != HAL_SPI_STATE_READY) {
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2b01      	cmp	r3, #1
 8000792:	d001      	beq.n	8000798 <AS5x47U_readRegister+0x38>
    	return HAL_BUSY;
 8000794:	2302      	movs	r3, #2
 8000796:	e078      	b.n	800088a <AS5x47U_readRegister+0x12a>
    }

    // Send 16-bit buffer with address 
    HAL_GPIO_WritePin(enc_ptr->CS_port, enc_ptr->CS_pin, GPIO_PIN_RESET);
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	6898      	ldr	r0, [r3, #8]
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	899b      	ldrh	r3, [r3, #12]
 80007a0:	2200      	movs	r2, #0
 80007a2:	4619      	mov	r1, r3
 80007a4:	f001 f97e 	bl	8001aa4 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef result = HAL_SPI_TransmitReceive(enc_ptr->hspi,
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	6818      	ldr	r0, [r3, #0]
                                                txBuffer,
												enc_ptr->rxBuffer,
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f103 020e 	add.w	r2, r3, #14
    HAL_StatusTypeDef result = HAL_SPI_TransmitReceive(enc_ptr->hspi,
 80007b2:	f107 0110 	add.w	r1, r7, #16
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	9300      	str	r3, [sp, #0]
 80007bc:	2301      	movs	r3, #1
 80007be:	f004 f8a7 	bl	8004910 <HAL_SPI_TransmitReceive>
 80007c2:	4603      	mov	r3, r0
 80007c4:	75fb      	strb	r3, [r7, #23]
                                                1,
                                                HAL_MAX_DELAY);

    HAL_GPIO_WritePin(enc_ptr->CS_port, enc_ptr->CS_pin, GPIO_PIN_SET);
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	6898      	ldr	r0, [r3, #8]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	899b      	ldrh	r3, [r3, #12]
 80007ce:	2201      	movs	r2, #1
 80007d0:	4619      	mov	r1, r3
 80007d2:	f001 f967 	bl	8001aa4 <HAL_GPIO_WritePin>

    if (enc_ptr->hspi->State != HAL_SPI_STATE_READY) {
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d001      	beq.n	80007e8 <AS5x47U_readRegister+0x88>
    	return HAL_BUSY;
 80007e4:	2302      	movs	r3, #2
 80007e6:	e050      	b.n	800088a <AS5x47U_readRegister+0x12a>
    }

    // recreate txBuffer with NOP address
    uint16_t temp = NOP | 0x4000;
 80007e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007ec:	82bb      	strh	r3, [r7, #20]
    txBuffer[1] = (uint8_t) (temp >> 8);
 80007ee:	8abb      	ldrh	r3, [r7, #20]
 80007f0:	0a1b      	lsrs	r3, r3, #8
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	747b      	strb	r3, [r7, #17]
    txBuffer[0] = (uint8_t) (temp % 256);
 80007f8:	8abb      	ldrh	r3, [r7, #20]
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	743b      	strb	r3, [r7, #16]

    // Send 16-bit buffer with NOP address and receive simultaneously
    HAL_GPIO_WritePin(enc_ptr->CS_port, enc_ptr->CS_pin, GPIO_PIN_RESET);
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	6898      	ldr	r0, [r3, #8]
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	899b      	ldrh	r3, [r3, #12]
 8000806:	2200      	movs	r2, #0
 8000808:	4619      	mov	r1, r3
 800080a:	f001 f94b 	bl	8001aa4 <HAL_GPIO_WritePin>
    result = HAL_SPI_TransmitReceive(enc_ptr->hspi, 
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	6818      	ldr	r0, [r3, #0]
                                     txBuffer, 
                                     enc_ptr->rxBuffer, 
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	f103 020e 	add.w	r2, r3, #14
    result = HAL_SPI_TransmitReceive(enc_ptr->hspi, 
 8000818:	f107 0110 	add.w	r1, r7, #16
 800081c:	f04f 33ff 	mov.w	r3, #4294967295
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	2301      	movs	r3, #1
 8000824:	f004 f874 	bl	8004910 <HAL_SPI_TransmitReceive>
 8000828:	4603      	mov	r3, r0
 800082a:	75fb      	strb	r3, [r7, #23]
                                     1,
									 HAL_MAX_DELAY);
    HAL_GPIO_WritePin(enc_ptr->CS_port, enc_ptr->CS_pin, GPIO_PIN_SET);
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	6898      	ldr	r0, [r3, #8]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	899b      	ldrh	r3, [r3, #12]
 8000834:	2201      	movs	r2, #1
 8000836:	4619      	mov	r1, r3
 8000838:	f001 f934 	bl	8001aa4 <HAL_GPIO_WritePin>

    if (enc_ptr->hspi->State != HAL_SPI_STATE_READY) {
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b01      	cmp	r3, #1
 8000848:	d001      	beq.n	800084e <AS5x47U_readRegister+0xee>
    	return HAL_BUSY;
 800084a:	2302      	movs	r3, #2
 800084c:	e01d      	b.n	800088a <AS5x47U_readRegister+0x12a>
    }

    // Put the contents of the rxBuffer into the output
    uint8_t data = enc_ptr->rxBuffer[1] % 64;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	7bdb      	ldrb	r3, [r3, #15]
 8000852:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000856:	74fb      	strb	r3, [r7, #19]
    *output = (int16_t) (data << 8) | (enc_ptr->rxBuffer[0]);
 8000858:	7cfb      	ldrb	r3, [r7, #19]
 800085a:	021b      	lsls	r3, r3, #8
 800085c:	b21a      	sxth	r2, r3
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	7b9b      	ldrb	r3, [r3, #14]
 8000862:	b21b      	sxth	r3, r3
 8000864:	4313      	orrs	r3, r2
 8000866:	b21a      	sxth	r2, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	801a      	strh	r2, [r3, #0]

    // Check the warning and error bits
    enc_ptr->warningBit = (enc_ptr->rxBuffer[1] & 0x80) >> 7;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	7bdb      	ldrb	r3, [r3, #15]
 8000870:	09db      	lsrs	r3, r3, #7
 8000872:	b2db      	uxtb	r3, r3
 8000874:	461a      	mov	r2, r3
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	625a      	str	r2, [r3, #36]	; 0x24
    enc_ptr->errorBit = (enc_ptr->rxBuffer[1] & 0x40) >> 6;
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	7bdb      	ldrb	r3, [r3, #15]
 800087e:	119b      	asrs	r3, r3, #6
 8000880:	f003 0201 	and.w	r2, r3, #1
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	621a      	str	r2, [r3, #32]

    return result;
 8000888:	7dfb      	ldrb	r3, [r7, #23]
}
 800088a:	4618      	mov	r0, r3
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <micros>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t micros(TIM_HandleTypeDef *timer) {
 8000892:	b480      	push	{r7}
 8000894:	b083      	sub	sp, #12
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
	return __HAL_TIM_GET_COUNTER(timer);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b0b0      	sub	sp, #192	; 0xc0
 80008b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b2:	f000 fdad 	bl	8001410 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b6:	f000 f86d 	bl	8000994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ba:	f000 f9d9 	bl	8000c70 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008be:	f000 f983 	bl	8000bc8 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 80008c2:	f000 f9cd 	bl	8000c60 <MX_USB_OTG_HS_USB_Init>
  MX_SPI4_Init();
 80008c6:	f000 f8db 	bl	8000a80 <MX_SPI4_Init>
  MX_TIM2_Init();
 80008ca:	f000 f92f 	bl	8000b2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Set up an AS5x47U instance and initialise it
  AS5x47U* enc_ptr = AS5x47U_init(&hspi4, SPI4_CS_GPIO_Port, SPI4_CS_Pin);
 80008ce:	2210      	movs	r2, #16
 80008d0:	492b      	ldr	r1, [pc, #172]	; (8000980 <main+0xd4>)
 80008d2:	482c      	ldr	r0, [pc, #176]	; (8000984 <main+0xd8>)
 80008d4:	f7ff fee2 	bl	800069c <AS5x47U_init>
 80008d8:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
  HAL_TIM_Base_Start(&htim2);
 80008dc:	482a      	ldr	r0, [pc, #168]	; (8000988 <main+0xdc>)
 80008de:	f004 fb73 	bl	8004fc8 <HAL_TIM_Base_Start>
  // Set up buffer for printing
  float MSG[40] = {'\0'}; // NULL terminated string for printing
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	22a0      	movs	r2, #160	; 0xa0
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f006 fe64 	bl	80075b6 <memset>
  float X = 0.0;
 80008ee:	f04f 0300 	mov.w	r3, #0
 80008f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t ENC_TIME = 10000; // 1 second
 80008f6:	f242 7310 	movw	r3, #10000	; 0x2710
 80008fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t prevTime = micros(&htim2);
 80008fe:	4822      	ldr	r0, [pc, #136]	; (8000988 <main+0xdc>)
 8000900:	f7ff ffc7 	bl	8000892 <micros>
 8000904:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	uint32_t currentTime = micros(&htim2);
 8000908:	481f      	ldr	r0, [pc, #124]	; (8000988 <main+0xdc>)
 800090a:	f7ff ffc2 	bl	8000892 <micros>
 800090e:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	if (currentTime - prevTime >= ENC_TIME) {
 8000912:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000916:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800091a:	1ad3      	subs	r3, r2, r3
 800091c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000920:	429a      	cmp	r2, r3
 8000922:	d8f1      	bhi.n	8000908 <main+0x5c>

	    // Read the position
	    AS5x47U_readPositionDAE(enc_ptr);
 8000924:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8000928:	f7ff feea 	bl	8000700 <AS5x47U_readPositionDAE>
	    X = enc_ptr->angle_comp;
 800092c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac


	    HAL_Delay(100);
 8000936:	2064      	movs	r0, #100	; 0x64
 8000938:	f000 fdfc 	bl	8001534 <HAL_Delay>

//		if (!(enc_ptr->errorBit || enc_ptr->warningBit)) {
//
//		}

		sprintf(MSG, "X = %.2f\r\nWarning bit: %d\r\nError bit: %d\r\n",
 800093c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8000940:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000944:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800094a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800094e:	6a12      	ldr	r2, [r2, #32]
 8000950:	1d38      	adds	r0, r7, #4
 8000952:	9201      	str	r2, [sp, #4]
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	ec53 2b17 	vmov	r2, r3, d7
 800095a:	490c      	ldr	r1, [pc, #48]	; (800098c <main+0xe0>)
 800095c:	f006 fdc8 	bl	80074f0 <siprintf>
			  X, enc_ptr->warningBit, enc_ptr->errorBit);
		HAL_UART_Transmit(&huart3, (uint8_t*) MSG, sizeof(MSG), 100);
 8000960:	1d39      	adds	r1, r7, #4
 8000962:	2364      	movs	r3, #100	; 0x64
 8000964:	22a0      	movs	r2, #160	; 0xa0
 8000966:	480a      	ldr	r0, [pc, #40]	; (8000990 <main+0xe4>)
 8000968:	f004 feac 	bl	80056c4 <HAL_UART_Transmit>

		HAL_Delay(100);
 800096c:	2064      	movs	r0, #100	; 0x64
 800096e:	f000 fde1 	bl	8001534 <HAL_Delay>

//	    AS5x47U_printERRFL(enc_ptr, &huart3);
//	    AS5x47U_printDIA(enc_ptr, &huart3);

	    prevTime = micros(&htim2);
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <main+0xdc>)
 8000974:	f7ff ff8d 	bl	8000892 <micros>
 8000978:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
  {
 800097c:	e7c4      	b.n	8000908 <main+0x5c>
 800097e:	bf00      	nop
 8000980:	58021000 	.word	0x58021000
 8000984:	240001f4 	.word	0x240001f4
 8000988:	2400027c 	.word	0x2400027c
 800098c:	080096b8 	.word	0x080096b8
 8000990:	240002c8 	.word	0x240002c8

08000994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b09c      	sub	sp, #112	; 0x70
 8000998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099e:	224c      	movs	r2, #76	; 0x4c
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f006 fe07 	bl	80075b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	2220      	movs	r2, #32
 80009ac:	2100      	movs	r1, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f006 fe01 	bl	80075b6 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80009b4:	4b30      	ldr	r3, [pc, #192]	; (8000a78 <SystemClock_Config+0xe4>)
 80009b6:	f04f 32ff 	mov.w	r2, #4294967295
 80009ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009be:	2004      	movs	r0, #4
 80009c0:	f001 f88a 	bl	8001ad8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009c4:	2300      	movs	r3, #0
 80009c6:	603b      	str	r3, [r7, #0]
 80009c8:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <SystemClock_Config+0xe8>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a2b      	ldr	r2, [pc, #172]	; (8000a7c <SystemClock_Config+0xe8>)
 80009ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <SystemClock_Config+0xe8>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009e0:	bf00      	nop
 80009e2:	4b26      	ldr	r3, [pc, #152]	; (8000a7c <SystemClock_Config+0xe8>)
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80009ee:	d1f8      	bne.n	80009e2 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80009f0:	2321      	movs	r3, #33	; 0x21
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009f4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80009f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80009fa:	2301      	movs	r3, #1
 80009fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fe:	2302      	movs	r3, #2
 8000a00:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a02:	2302      	movs	r3, #2
 8000a04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a06:	2301      	movs	r3, #1
 8000a08:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000a0a:	2318      	movs	r3, #24
 8000a0c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a12:	2304      	movs	r3, #4
 8000a14:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a16:	2302      	movs	r3, #2
 8000a18:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a1a:	230c      	movs	r3, #12
 8000a1c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f001 f8ae 	bl	8001b8c <HAL_RCC_OscConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a36:	f000 fa47 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	233f      	movs	r3, #63	; 0x3f
 8000a3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f001 fcc6 	bl	80023f0 <HAL_RCC_ClockConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000a6a:	f000 fa2d 	bl	8000ec8 <Error_Handler>
  }
}
 8000a6e:	bf00      	nop
 8000a70:	3770      	adds	r7, #112	; 0x70
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	58024400 	.word	0x58024400
 8000a7c:	58024800 	.word	0x58024800

08000a80 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000a84:	4b27      	ldr	r3, [pc, #156]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000a86:	4a28      	ldr	r2, [pc, #160]	; (8000b28 <MX_SPI4_Init+0xa8>)
 8000a88:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000a8a:	4b26      	ldr	r3, [pc, #152]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000a8c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000a90:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000a92:	4b24      	ldr	r3, [pc, #144]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a98:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000a9a:	220f      	movs	r2, #15
 8000a9c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a9e:	4b21      	ldr	r3, [pc, #132]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000aa6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000aaa:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000aac:	4b1d      	ldr	r3, [pc, #116]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000aae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000ab2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000ab4:	4b1b      	ldr	r3, [pc, #108]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ab6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000aba:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000abc:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac2:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ac8:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000ada:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000aec:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000af2:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000b10:	4804      	ldr	r0, [pc, #16]	; (8000b24 <MX_SPI4_Init+0xa4>)
 8000b12:	f003 fdd9 	bl	80046c8 <HAL_SPI_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 8000b1c:	f000 f9d4 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	240001f4 	.word	0x240001f4
 8000b28:	40013400 	.word	0x40013400

08000b2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b088      	sub	sp, #32
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b32:	f107 0310 	add.w	r3, r7, #16
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b4a:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8000b52:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b54:	225f      	movs	r2, #95	; 0x5f
 8000b56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b58:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295
 8000b64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b6e:	2280      	movs	r2, #128	; 0x80
 8000b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b72:	4814      	ldr	r0, [pc, #80]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b74:	f004 f9d1 	bl	8004f1a <HAL_TIM_Base_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b7e:	f000 f9a3 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b90:	f004 fa8a 	bl	80050a8 <HAL_TIM_ConfigClockSource>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b9a:	f000 f995 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ba6:	1d3b      	adds	r3, r7, #4
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000bac:	f004 fcac 	bl	8005508 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000bb6:	f000 f987 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	3720      	adds	r7, #32
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2400027c 	.word	0x2400027c

08000bc8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bcc:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bce:	4a23      	ldr	r2, [pc, #140]	; (8000c5c <MX_USART3_UART_Init+0x94>)
 8000bd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bd2:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bda:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000be6:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bec:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bee:	220c      	movs	r2, #12
 8000bf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf2:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf8:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bfe:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c10:	4811      	ldr	r0, [pc, #68]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c12:	f004 fd07 	bl	8005624 <HAL_UART_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c1c:	f000 f954 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c20:	2100      	movs	r1, #0
 8000c22:	480d      	ldr	r0, [pc, #52]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c24:	f005 fe9b 	bl	800695e <HAL_UARTEx_SetTxFifoThreshold>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c2e:	f000 f94b 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c32:	2100      	movs	r1, #0
 8000c34:	4808      	ldr	r0, [pc, #32]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c36:	f005 fed0 	bl	80069da <HAL_UARTEx_SetRxFifoThreshold>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c40:	f000 f942 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c44:	4804      	ldr	r0, [pc, #16]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c46:	f005 fe51 	bl	80068ec <HAL_UARTEx_DisableFifoMode>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c50:	f000 f93a 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	240002c8 	.word	0x240002c8
 8000c5c:	40004800 	.word	0x40004800

08000c60 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
	...

08000c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	; 0x38
 8000c74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c86:	4b89      	ldr	r3, [pc, #548]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000c88:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c8c:	4a87      	ldr	r2, [pc, #540]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000c8e:	f043 0310 	orr.w	r3, r3, #16
 8000c92:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c96:	4b85      	ldr	r3, [pc, #532]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000c98:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	623b      	str	r3, [r7, #32]
 8000ca2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca4:	4b81      	ldr	r3, [pc, #516]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000ca6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000caa:	4a80      	ldr	r2, [pc, #512]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cb4:	4b7d      	ldr	r3, [pc, #500]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cb6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	61fb      	str	r3, [r7, #28]
 8000cc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc2:	4b7a      	ldr	r3, [pc, #488]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cc4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cc8:	4a78      	ldr	r2, [pc, #480]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cd2:	4b76      	ldr	r3, [pc, #472]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cd4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cd8:	f003 0320 	and.w	r3, r3, #32
 8000cdc:	61bb      	str	r3, [r7, #24]
 8000cde:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce0:	4b72      	ldr	r3, [pc, #456]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000ce2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ce6:	4a71      	ldr	r2, [pc, #452]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cec:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cf0:	4b6e      	ldr	r3, [pc, #440]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000cf2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfe:	4b6b      	ldr	r3, [pc, #428]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d00:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d04:	4a69      	ldr	r2, [pc, #420]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d06:	f043 0302 	orr.w	r3, r3, #2
 8000d0a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d0e:	4b67      	ldr	r3, [pc, #412]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d10:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d1c:	4b63      	ldr	r3, [pc, #396]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d1e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d22:	4a62      	ldr	r2, [pc, #392]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d24:	f043 0308 	orr.w	r3, r3, #8
 8000d28:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d2c:	4b5f      	ldr	r3, [pc, #380]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d2e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d3a:	4b5c      	ldr	r3, [pc, #368]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d3c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d40:	4a5a      	ldr	r2, [pc, #360]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d46:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d4a:	4b58      	ldr	r3, [pc, #352]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d4c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b54      	ldr	r3, [pc, #336]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d5a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d5e:	4a53      	ldr	r2, [pc, #332]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d68:	4b50      	ldr	r3, [pc, #320]	; (8000eac <MX_GPIO_Init+0x23c>)
 8000d6a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2110      	movs	r1, #16
 8000d7a:	484d      	ldr	r0, [pc, #308]	; (8000eb0 <MX_GPIO_Init+0x240>)
 8000d7c:	f000 fe92 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d86:	484b      	ldr	r0, [pc, #300]	; (8000eb4 <MX_GPIO_Init+0x244>)
 8000d88:	f000 fe8c 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f244 0141 	movw	r1, #16449	; 0x4041
 8000d92:	4849      	ldr	r0, [pc, #292]	; (8000eb8 <MX_GPIO_Init+0x248>)
 8000d94:	f000 fe86 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2102      	movs	r1, #2
 8000d9c:	4844      	ldr	r0, [pc, #272]	; (8000eb0 <MX_GPIO_Init+0x240>)
 8000d9e:	f000 fe81 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI4_CS_Pin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 8000da2:	2310      	movs	r3, #16
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db6:	4619      	mov	r1, r3
 8000db8:	483d      	ldr	r0, [pc, #244]	; (8000eb0 <MX_GPIO_Init+0x240>)
 8000dba:	f000 fcc3 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	483a      	ldr	r0, [pc, #232]	; (8000ebc <MX_GPIO_Init+0x24c>)
 8000dd4:	f000 fcb6 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	2301      	movs	r3, #1
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	4830      	ldr	r0, [pc, #192]	; (8000eb4 <MX_GPIO_Init+0x244>)
 8000df2:	f000 fca7 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|SPI1_CS_Pin;
 8000df6:	f244 0341 	movw	r3, #16449	; 0x4041
 8000dfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	482a      	ldr	r0, [pc, #168]	; (8000eb8 <MX_GPIO_Init+0x248>)
 8000e10:	f000 fc98 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e18:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e26:	4619      	mov	r1, r3
 8000e28:	4825      	ldr	r0, [pc, #148]	; (8000ec0 <MX_GPIO_Init+0x250>)
 8000e2a:	f000 fc8b 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000e2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e34:	2300      	movs	r3, #0
 8000e36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e40:	4619      	mov	r1, r3
 8000e42:	4820      	ldr	r0, [pc, #128]	; (8000ec4 <MX_GPIO_Init+0x254>)
 8000e44:	f000 fc7e 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000e48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e5a:	230a      	movs	r3, #10
 8000e5c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e62:	4619      	mov	r1, r3
 8000e64:	4817      	ldr	r0, [pc, #92]	; (8000ec4 <MX_GPIO_Init+0x254>)
 8000e66:	f000 fc6d 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000e6a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e70:	2302      	movs	r3, #2
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4810      	ldr	r0, [pc, #64]	; (8000ec4 <MX_GPIO_Init+0x254>)
 8000e84:	f000 fc5e 	bl	8001744 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <MX_GPIO_Init+0x240>)
 8000ea0:	f000 fc50 	bl	8001744 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ea4:	bf00      	nop
 8000ea6:	3738      	adds	r7, #56	; 0x38
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	58024400 	.word	0x58024400
 8000eb0:	58021000 	.word	0x58021000
 8000eb4:	58021400 	.word	0x58021400
 8000eb8:	58020400 	.word	0x58020400
 8000ebc:	58020800 	.word	0x58020800
 8000ec0:	58021800 	.word	0x58021800
 8000ec4:	58020000 	.word	0x58020000

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <Error_Handler+0x8>
	...

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <HAL_MspInit+0x30>)
 8000edc:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ee0:	4a08      	ldr	r2, [pc, #32]	; (8000f04 <HAL_MspInit+0x30>)
 8000ee2:	f043 0302 	orr.w	r3, r3, #2
 8000ee6:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_MspInit+0x30>)
 8000eec:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	607b      	str	r3, [r7, #4]
 8000ef6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	58024400 	.word	0x58024400

08000f08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b0ba      	sub	sp, #232	; 0xe8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	22c0      	movs	r2, #192	; 0xc0
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f006 fb44 	bl	80075b6 <memset>
  if(hspi->Instance==SPI4)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a26      	ldr	r2, [pc, #152]	; (8000fcc <HAL_SPI_MspInit+0xc4>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d144      	bne.n	8000fc2 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8000f38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f48:	f107 0310 	add.w	r3, r7, #16
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f001 fddb 	bl	8002b08 <HAL_RCCEx_PeriphCLKConfig>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000f58:	f7ff ffb6 	bl	8000ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f5e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000f62:	4a1b      	ldr	r2, [pc, #108]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f68:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f6e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f7c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f80:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f82:	f043 0310 	orr.w	r3, r3, #16
 8000f86:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f8a:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <HAL_SPI_MspInit+0xc8>)
 8000f8c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f90:	f003 0310 	and.w	r3, r3, #16
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8000f98:	2364      	movs	r3, #100	; 0x64
 8000f9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000fb0:	2305      	movs	r3, #5
 8000fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fb6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <HAL_SPI_MspInit+0xcc>)
 8000fbe:	f000 fbc1 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8000fc2:	bf00      	nop
 8000fc4:	37e8      	adds	r7, #232	; 0xe8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40013400 	.word	0x40013400
 8000fd0:	58024400 	.word	0x58024400
 8000fd4:	58021000 	.word	0x58021000

08000fd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fe8:	d10e      	bne.n	8001008 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_TIM_Base_MspInit+0x3c>)
 8000fec:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ff0:	4a08      	ldr	r2, [pc, #32]	; (8001014 <HAL_TIM_Base_MspInit+0x3c>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_TIM_Base_MspInit+0x3c>)
 8000ffc:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001008:	bf00      	nop
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	58024400 	.word	0x58024400

08001018 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b0ba      	sub	sp, #232	; 0xe8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001020:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001030:	f107 0310 	add.w	r3, r7, #16
 8001034:	22c0      	movs	r2, #192	; 0xc0
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f006 fabc 	bl	80075b6 <memset>
  if(huart->Instance==USART3)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a27      	ldr	r2, [pc, #156]	; (80010e0 <HAL_UART_MspInit+0xc8>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d146      	bne.n	80010d6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001048:	f04f 0202 	mov.w	r2, #2
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fd52 	bl	8002b08 <HAL_RCCEx_PeriphCLKConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800106a:	f7ff ff2d 	bl	8000ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800106e:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 8001070:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001074:	4a1b      	ldr	r2, [pc, #108]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 8001076:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800107a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800107e:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 8001080:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001084:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800108c:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 800108e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001092:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 8001094:	f043 0308 	orr.w	r3, r3, #8
 8001098:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800109c:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <HAL_UART_MspInit+0xcc>)
 800109e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010a2:	f003 0308 	and.w	r3, r3, #8
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010c4:	2307      	movs	r3, #7
 80010c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ca:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80010ce:	4619      	mov	r1, r3
 80010d0:	4805      	ldr	r0, [pc, #20]	; (80010e8 <HAL_UART_MspInit+0xd0>)
 80010d2:	f000 fb37 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010d6:	bf00      	nop
 80010d8:	37e8      	adds	r7, #232	; 0xe8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40004800 	.word	0x40004800
 80010e4:	58024400 	.word	0x58024400
 80010e8:	58020c00 	.word	0x58020c00

080010ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010f0:	e7fe      	b.n	80010f0 <NMI_Handler+0x4>

080010f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <HardFault_Handler+0x4>

080010f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010fc:	e7fe      	b.n	80010fc <MemManage_Handler+0x4>

080010fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001102:	e7fe      	b.n	8001102 <BusFault_Handler+0x4>

08001104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001108:	e7fe      	b.n	8001108 <UsageFault_Handler+0x4>

0800110a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800110a:	b480      	push	{r7}
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001138:	f000 f9dc 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}

08001140 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	return 1;
 8001144:	2301      	movs	r3, #1
}
 8001146:	4618      	mov	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_kill>:

int _kill(int pid, int sig)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800115a:	f006 fa7f 	bl	800765c <__errno>
 800115e:	4603      	mov	r3, r0
 8001160:	2216      	movs	r2, #22
 8001162:	601a      	str	r2, [r3, #0]
	return -1;
 8001164:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_exit>:

void _exit (int status)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ffe7 	bl	8001150 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001182:	e7fe      	b.n	8001182 <_exit+0x12>

08001184 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00a      	b.n	80011ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001196:	f3af 8000 	nop.w
 800119a:	4601      	mov	r1, r0
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	60ba      	str	r2, [r7, #8]
 80011a2:	b2ca      	uxtb	r2, r1
 80011a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	dbf0      	blt.n	8001196 <_read+0x12>
	}

return len;
 80011b4:	687b      	ldr	r3, [r7, #4]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	e009      	b.n	80011e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	60ba      	str	r2, [r7, #8]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	3301      	adds	r3, #1
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dbf1      	blt.n	80011d0 <_write+0x12>
	}
	return len;
 80011ec:	687b      	ldr	r3, [r7, #4]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <_close>:

int _close(int file)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
	return -1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001202:	4618      	mov	r0, r3
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800120e:	b480      	push	{r7}
 8001210:	b083      	sub	sp, #12
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800121e:	605a      	str	r2, [r3, #4]
	return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <_isatty>:

int _isatty(int file)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
	return 1;
 8001236:	2301      	movs	r3, #1
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
	return 0;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001268:	4a14      	ldr	r2, [pc, #80]	; (80012bc <_sbrk+0x5c>)
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <_sbrk+0x60>)
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d102      	bne.n	8001282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <_sbrk+0x64>)
 800127e:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <_sbrk+0x68>)
 8001280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <_sbrk+0x64>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	429a      	cmp	r2, r3
 800128e:	d207      	bcs.n	80012a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001290:	f006 f9e4 	bl	800765c <__errno>
 8001294:	4603      	mov	r3, r0
 8001296:	220c      	movs	r2, #12
 8001298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	e009      	b.n	80012b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <_sbrk+0x64>)
 80012b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	24100000 	.word	0x24100000
 80012c0:	00000400 	.word	0x00000400
 80012c4:	2400035c 	.word	0x2400035c
 80012c8:	240004b0 	.word	0x240004b0

080012cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012d0:	4b32      	ldr	r3, [pc, #200]	; (800139c <SystemInit+0xd0>)
 80012d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012d6:	4a31      	ldr	r2, [pc, #196]	; (800139c <SystemInit+0xd0>)
 80012d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012e0:	4b2f      	ldr	r3, [pc, #188]	; (80013a0 <SystemInit+0xd4>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 030f 	and.w	r3, r3, #15
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d807      	bhi.n	80012fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012ec:	4b2c      	ldr	r3, [pc, #176]	; (80013a0 <SystemInit+0xd4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f023 030f 	bic.w	r3, r3, #15
 80012f4:	4a2a      	ldr	r2, [pc, #168]	; (80013a0 <SystemInit+0xd4>)
 80012f6:	f043 0303 	orr.w	r3, r3, #3
 80012fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012fc:	4b29      	ldr	r3, [pc, #164]	; (80013a4 <SystemInit+0xd8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a28      	ldr	r2, [pc, #160]	; (80013a4 <SystemInit+0xd8>)
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001308:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <SystemInit+0xd8>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800130e:	4b25      	ldr	r3, [pc, #148]	; (80013a4 <SystemInit+0xd8>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4924      	ldr	r1, [pc, #144]	; (80013a4 <SystemInit+0xd8>)
 8001314:	4b24      	ldr	r3, [pc, #144]	; (80013a8 <SystemInit+0xdc>)
 8001316:	4013      	ands	r3, r2
 8001318:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800131a:	4b21      	ldr	r3, [pc, #132]	; (80013a0 <SystemInit+0xd4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 030c 	and.w	r3, r3, #12
 8001322:	2b00      	cmp	r3, #0
 8001324:	d007      	beq.n	8001336 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001326:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <SystemInit+0xd4>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 030f 	bic.w	r3, r3, #15
 800132e:	4a1c      	ldr	r2, [pc, #112]	; (80013a0 <SystemInit+0xd4>)
 8001330:	f043 0303 	orr.w	r3, r3, #3
 8001334:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <SystemInit+0xd8>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 800133c:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <SystemInit+0xd8>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <SystemInit+0xd8>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <SystemInit+0xd8>)
 800134a:	4a18      	ldr	r2, [pc, #96]	; (80013ac <SystemInit+0xe0>)
 800134c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <SystemInit+0xd8>)
 8001350:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <SystemInit+0xe4>)
 8001352:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001354:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <SystemInit+0xd8>)
 8001356:	4a17      	ldr	r2, [pc, #92]	; (80013b4 <SystemInit+0xe8>)
 8001358:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <SystemInit+0xd8>)
 800135c:	2200      	movs	r2, #0
 800135e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001360:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <SystemInit+0xd8>)
 8001362:	4a14      	ldr	r2, [pc, #80]	; (80013b4 <SystemInit+0xe8>)
 8001364:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <SystemInit+0xd8>)
 8001368:	2200      	movs	r2, #0
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800136c:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <SystemInit+0xd8>)
 800136e:	4a11      	ldr	r2, [pc, #68]	; (80013b4 <SystemInit+0xe8>)
 8001370:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <SystemInit+0xd8>)
 8001374:	2200      	movs	r2, #0
 8001376:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001378:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <SystemInit+0xd8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a09      	ldr	r2, [pc, #36]	; (80013a4 <SystemInit+0xd8>)
 800137e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001382:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <SystemInit+0xd8>)
 8001386:	2200      	movs	r2, #0
 8001388:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800138a:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <SystemInit+0xec>)
 800138c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001390:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00
 80013a0:	52002000 	.word	0x52002000
 80013a4:	58024400 	.word	0x58024400
 80013a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80013ac:	02020200 	.word	0x02020200
 80013b0:	01ff0000 	.word	0x01ff0000
 80013b4:	01010280 	.word	0x01010280
 80013b8:	52004000 	.word	0x52004000

080013bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013c0:	f7ff ff84 	bl	80012cc <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013c4:	480c      	ldr	r0, [pc, #48]	; (80013f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013c6:	490d      	ldr	r1, [pc, #52]	; (80013fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013c8:	4a0d      	ldr	r2, [pc, #52]	; (8001400 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013cc:	e002      	b.n	80013d4 <LoopCopyDataInit>

080013ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d2:	3304      	adds	r3, #4

080013d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80013d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d8:	d3f9      	bcc.n	80013ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013da:	4a0a      	ldr	r2, [pc, #40]	; (8001404 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013dc:	4c0a      	ldr	r4, [pc, #40]	; (8001408 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e0:	e001      	b.n	80013e6 <LoopFillZerobss>

080013e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e4:	3204      	adds	r2, #4

080013e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e8:	d3fb      	bcc.n	80013e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013ea:	f006 f93d 	bl	8007668 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013ee:	f7ff fa5d 	bl	80008ac <main>
  bx  lr
 80013f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013f4:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80013f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013fc:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001400:	08009a9c 	.word	0x08009a9c
  ldr r2, =_sbss
 8001404:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001408:	240004b0 	.word	0x240004b0

0800140c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800140c:	e7fe      	b.n	800140c <ADC_IRQHandler>
	...

08001410 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001416:	2003      	movs	r0, #3
 8001418:	f000 f962 	bl	80016e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800141c:	f001 f99e 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8001420:	4602      	mov	r2, r0
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <HAL_Init+0x68>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	0a1b      	lsrs	r3, r3, #8
 8001428:	f003 030f 	and.w	r3, r3, #15
 800142c:	4913      	ldr	r1, [pc, #76]	; (800147c <HAL_Init+0x6c>)
 800142e:	5ccb      	ldrb	r3, [r1, r3]
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	fa22 f303 	lsr.w	r3, r2, r3
 8001438:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800143a:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <HAL_Init+0x68>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	4a0e      	ldr	r2, [pc, #56]	; (800147c <HAL_Init+0x6c>)
 8001444:	5cd3      	ldrb	r3, [r2, r3]
 8001446:	f003 031f 	and.w	r3, r3, #31
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	fa22 f303 	lsr.w	r3, r2, r3
 8001450:	4a0b      	ldr	r2, [pc, #44]	; (8001480 <HAL_Init+0x70>)
 8001452:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001454:	4a0b      	ldr	r2, [pc, #44]	; (8001484 <HAL_Init+0x74>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800145a:	2000      	movs	r0, #0
 800145c:	f000 f814 	bl	8001488 <HAL_InitTick>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e002      	b.n	8001470 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800146a:	f7ff fd33 	bl	8000ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	58024400 	.word	0x58024400
 800147c:	080096e4 	.word	0x080096e4
 8001480:	24000004 	.word	0x24000004
 8001484:	24000000 	.word	0x24000000

08001488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001490:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_InitTick+0x60>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e021      	b.n	80014e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800149c:	4b13      	ldr	r3, [pc, #76]	; (80014ec <HAL_InitTick+0x64>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_InitTick+0x60>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f939 	bl	800172a <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f000 f911 	bl	80016f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	; (80014f0 <HAL_InitTick+0x68>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	2400000c 	.word	0x2400000c
 80014ec:	24000000 	.word	0x24000000
 80014f0:	24000008 	.word	0x24000008

080014f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_IncTick+0x20>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <HAL_IncTick+0x24>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a04      	ldr	r2, [pc, #16]	; (8001518 <HAL_IncTick+0x24>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	2400000c 	.word	0x2400000c
 8001518:	24000360 	.word	0x24000360

0800151c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return uwTick;
 8001520:	4b03      	ldr	r3, [pc, #12]	; (8001530 <HAL_GetTick+0x14>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	24000360 	.word	0x24000360

08001534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800153c:	f7ff ffee 	bl	800151c <HAL_GetTick>
 8001540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800154c:	d005      	beq.n	800155a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <HAL_Delay+0x44>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	461a      	mov	r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4413      	add	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800155a:	bf00      	nop
 800155c:	f7ff ffde 	bl	800151c <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	429a      	cmp	r2, r3
 800156a:	d8f7      	bhi.n	800155c <HAL_Delay+0x28>
  {
  }
}
 800156c:	bf00      	nop
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	2400000c 	.word	0x2400000c

0800157c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <__NVIC_SetPriorityGrouping+0x40>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001598:	4013      	ands	r3, r2
 800159a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015aa:	4a04      	ldr	r2, [pc, #16]	; (80015bc <__NVIC_SetPriorityGrouping+0x40>)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	60d3      	str	r3, [r2, #12]
}
 80015b0:	bf00      	nop
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00
 80015c0:	05fa0000 	.word	0x05fa0000

080015c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c8:	4b04      	ldr	r3, [pc, #16]	; (80015dc <__NVIC_GetPriorityGrouping+0x18>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	0a1b      	lsrs	r3, r3, #8
 80015ce:	f003 0307 	and.w	r3, r3, #7
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	6039      	str	r1, [r7, #0]
 80015ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	db0a      	blt.n	800160a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	490c      	ldr	r1, [pc, #48]	; (800162c <__NVIC_SetPriority+0x4c>)
 80015fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fe:	0112      	lsls	r2, r2, #4
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	440b      	add	r3, r1
 8001604:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001608:	e00a      	b.n	8001620 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4908      	ldr	r1, [pc, #32]	; (8001630 <__NVIC_SetPriority+0x50>)
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	f003 030f 	and.w	r3, r3, #15
 8001616:	3b04      	subs	r3, #4
 8001618:	0112      	lsls	r2, r2, #4
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	440b      	add	r3, r1
 800161e:	761a      	strb	r2, [r3, #24]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	e000e100 	.word	0xe000e100
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001634:	b480      	push	{r7}
 8001636:	b089      	sub	sp, #36	; 0x24
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f1c3 0307 	rsb	r3, r3, #7
 800164e:	2b04      	cmp	r3, #4
 8001650:	bf28      	it	cs
 8001652:	2304      	movcs	r3, #4
 8001654:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3304      	adds	r3, #4
 800165a:	2b06      	cmp	r3, #6
 800165c:	d902      	bls.n	8001664 <NVIC_EncodePriority+0x30>
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3b03      	subs	r3, #3
 8001662:	e000      	b.n	8001666 <NVIC_EncodePriority+0x32>
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	f04f 32ff 	mov.w	r2, #4294967295
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	43da      	mvns	r2, r3
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	401a      	ands	r2, r3
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800167c:	f04f 31ff 	mov.w	r1, #4294967295
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	fa01 f303 	lsl.w	r3, r1, r3
 8001686:	43d9      	mvns	r1, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800168c:	4313      	orrs	r3, r2
         );
}
 800168e:	4618      	mov	r0, r3
 8001690:	3724      	adds	r7, #36	; 0x24
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016ac:	d301      	bcc.n	80016b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00f      	b.n	80016d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b2:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <SysTick_Config+0x40>)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ba:	210f      	movs	r1, #15
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f7ff ff8e 	bl	80015e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <SysTick_Config+0x40>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ca:	4b04      	ldr	r3, [pc, #16]	; (80016dc <SysTick_Config+0x40>)
 80016cc:	2207      	movs	r2, #7
 80016ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	e000e010 	.word	0xe000e010

080016e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff47 	bl	800157c <__NVIC_SetPriorityGrouping>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b086      	sub	sp, #24
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	4603      	mov	r3, r0
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001704:	f7ff ff5e 	bl	80015c4 <__NVIC_GetPriorityGrouping>
 8001708:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	6978      	ldr	r0, [r7, #20]
 8001710:	f7ff ff90 	bl	8001634 <NVIC_EncodePriority>
 8001714:	4602      	mov	r2, r0
 8001716:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800171a:	4611      	mov	r1, r2
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff5f 	bl	80015e0 <__NVIC_SetPriority>
}
 8001722:	bf00      	nop
 8001724:	3718      	adds	r7, #24
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	b082      	sub	sp, #8
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7ff ffb2 	bl	800169c <SysTick_Config>
 8001738:	4603      	mov	r3, r0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001744:	b480      	push	{r7}
 8001746:	b089      	sub	sp, #36	; 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001752:	4b89      	ldr	r3, [pc, #548]	; (8001978 <HAL_GPIO_Init+0x234>)
 8001754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001756:	e194      	b.n	8001a82 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2101      	movs	r1, #1
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	fa01 f303 	lsl.w	r3, r1, r3
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 8186 	beq.w	8001a7c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	2b01      	cmp	r3, #1
 800177a:	d005      	beq.n	8001788 <HAL_GPIO_Init+0x44>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 0303 	and.w	r3, r3, #3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d130      	bne.n	80017ea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	2203      	movs	r2, #3
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017be:	2201      	movs	r2, #1
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	4013      	ands	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	091b      	lsrs	r3, r3, #4
 80017d4:	f003 0201 	and.w	r2, r3, #1
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b03      	cmp	r3, #3
 80017f4:	d017      	beq.n	8001826 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	2203      	movs	r2, #3
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4013      	ands	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d123      	bne.n	800187a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	08da      	lsrs	r2, r3, #3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3208      	adds	r2, #8
 800183a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	220f      	movs	r2, #15
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	691a      	ldr	r2, [r3, #16]
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	f003 0307 	and.w	r3, r3, #7
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4313      	orrs	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	08da      	lsrs	r2, r3, #3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3208      	adds	r2, #8
 8001874:	69b9      	ldr	r1, [r7, #24]
 8001876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 0203 	and.w	r2, r3, #3
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 80e0 	beq.w	8001a7c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018bc:	4b2f      	ldr	r3, [pc, #188]	; (800197c <HAL_GPIO_Init+0x238>)
 80018be:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80018c2:	4a2e      	ldr	r2, [pc, #184]	; (800197c <HAL_GPIO_Init+0x238>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80018cc:	4b2b      	ldr	r3, [pc, #172]	; (800197c <HAL_GPIO_Init+0x238>)
 80018ce:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018da:	4a29      	ldr	r2, [pc, #164]	; (8001980 <HAL_GPIO_Init+0x23c>)
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	089b      	lsrs	r3, r3, #2
 80018e0:	3302      	adds	r3, #2
 80018e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	220f      	movs	r2, #15
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43db      	mvns	r3, r3
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4013      	ands	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a20      	ldr	r2, [pc, #128]	; (8001984 <HAL_GPIO_Init+0x240>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d052      	beq.n	80019ac <HAL_GPIO_Init+0x268>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a1f      	ldr	r2, [pc, #124]	; (8001988 <HAL_GPIO_Init+0x244>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d031      	beq.n	8001972 <HAL_GPIO_Init+0x22e>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a1e      	ldr	r2, [pc, #120]	; (800198c <HAL_GPIO_Init+0x248>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d02b      	beq.n	800196e <HAL_GPIO_Init+0x22a>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a1d      	ldr	r2, [pc, #116]	; (8001990 <HAL_GPIO_Init+0x24c>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d025      	beq.n	800196a <HAL_GPIO_Init+0x226>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a1c      	ldr	r2, [pc, #112]	; (8001994 <HAL_GPIO_Init+0x250>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d01f      	beq.n	8001966 <HAL_GPIO_Init+0x222>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a1b      	ldr	r2, [pc, #108]	; (8001998 <HAL_GPIO_Init+0x254>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d019      	beq.n	8001962 <HAL_GPIO_Init+0x21e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a1a      	ldr	r2, [pc, #104]	; (800199c <HAL_GPIO_Init+0x258>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d013      	beq.n	800195e <HAL_GPIO_Init+0x21a>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <HAL_GPIO_Init+0x25c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d00d      	beq.n	800195a <HAL_GPIO_Init+0x216>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a18      	ldr	r2, [pc, #96]	; (80019a4 <HAL_GPIO_Init+0x260>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d007      	beq.n	8001956 <HAL_GPIO_Init+0x212>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a17      	ldr	r2, [pc, #92]	; (80019a8 <HAL_GPIO_Init+0x264>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d101      	bne.n	8001952 <HAL_GPIO_Init+0x20e>
 800194e:	2309      	movs	r3, #9
 8001950:	e02d      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001952:	230a      	movs	r3, #10
 8001954:	e02b      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001956:	2308      	movs	r3, #8
 8001958:	e029      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 800195a:	2307      	movs	r3, #7
 800195c:	e027      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 800195e:	2306      	movs	r3, #6
 8001960:	e025      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001962:	2305      	movs	r3, #5
 8001964:	e023      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001966:	2304      	movs	r3, #4
 8001968:	e021      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 800196a:	2303      	movs	r3, #3
 800196c:	e01f      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 800196e:	2302      	movs	r3, #2
 8001970:	e01d      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001972:	2301      	movs	r3, #1
 8001974:	e01b      	b.n	80019ae <HAL_GPIO_Init+0x26a>
 8001976:	bf00      	nop
 8001978:	58000080 	.word	0x58000080
 800197c:	58024400 	.word	0x58024400
 8001980:	58000400 	.word	0x58000400
 8001984:	58020000 	.word	0x58020000
 8001988:	58020400 	.word	0x58020400
 800198c:	58020800 	.word	0x58020800
 8001990:	58020c00 	.word	0x58020c00
 8001994:	58021000 	.word	0x58021000
 8001998:	58021400 	.word	0x58021400
 800199c:	58021800 	.word	0x58021800
 80019a0:	58021c00 	.word	0x58021c00
 80019a4:	58022000 	.word	0x58022000
 80019a8:	58022400 	.word	0x58022400
 80019ac:	2300      	movs	r3, #0
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	f002 0203 	and.w	r2, r2, #3
 80019b4:	0092      	lsls	r2, r2, #2
 80019b6:	4093      	lsls	r3, r2
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019be:	4938      	ldr	r1, [pc, #224]	; (8001aa0 <HAL_GPIO_Init+0x35c>)
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	3302      	adds	r3, #2
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4013      	ands	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80019f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001a20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	4013      	ands	r3, r2
 8001a36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	fa22 f303 	lsr.w	r3, r2, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f47f ae63 	bne.w	8001758 <HAL_GPIO_Init+0x14>
  }
}
 8001a92:	bf00      	nop
 8001a94:	bf00      	nop
 8001a96:	3724      	adds	r7, #36	; 0x24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	58000400 	.word	0x58000400

08001aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ab4:	787b      	ldrb	r3, [r7, #1]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aba:	887a      	ldrh	r2, [r7, #2]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001ac0:	e003      	b.n	8001aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001ac2:	887b      	ldrh	r3, [r7, #2]
 8001ac4:	041a      	lsls	r2, r3, #16
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	619a      	str	r2, [r3, #24]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001ae0:	4b29      	ldr	r3, [pc, #164]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	2b06      	cmp	r3, #6
 8001aea:	d00a      	beq.n	8001b02 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001aec:	4b26      	ldr	r3, [pc, #152]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d001      	beq.n	8001afe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e040      	b.n	8001b80 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	e03e      	b.n	8001b80 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001b02:	4b21      	ldr	r3, [pc, #132]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001b0a:	491f      	ldr	r1, [pc, #124]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001b12:	f7ff fd03 	bl	800151c <HAL_GetTick>
 8001b16:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001b18:	e009      	b.n	8001b2e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001b1a:	f7ff fcff 	bl	800151c <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b28:	d901      	bls.n	8001b2e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e028      	b.n	8001b80 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001b2e:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b3a:	d1ee      	bne.n	8001b1a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b1e      	cmp	r3, #30
 8001b40:	d008      	beq.n	8001b54 <HAL_PWREx_ConfigSupply+0x7c>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b2e      	cmp	r3, #46	; 0x2e
 8001b46:	d005      	beq.n	8001b54 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b1d      	cmp	r3, #29
 8001b4c:	d002      	beq.n	8001b54 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b2d      	cmp	r3, #45	; 0x2d
 8001b52:	d114      	bne.n	8001b7e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001b54:	f7ff fce2 	bl	800151c <HAL_GetTick>
 8001b58:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001b5a:	e009      	b.n	8001b70 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001b5c:	f7ff fcde 	bl	800151c <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b6a:	d901      	bls.n	8001b70 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e007      	b.n	8001b80 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001b70:	4b05      	ldr	r3, [pc, #20]	; (8001b88 <HAL_PWREx_ConfigSupply+0xb0>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7c:	d1ee      	bne.n	8001b5c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	58024800 	.word	0x58024800

08001b8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	; 0x30
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d102      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f000 bc1f 	b.w	80023de <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 80b3 	beq.w	8001d14 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bae:	4b95      	ldr	r3, [pc, #596]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bb8:	4b92      	ldr	r3, [pc, #584]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc0:	2b10      	cmp	r3, #16
 8001bc2:	d007      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x48>
 8001bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc6:	2b18      	cmp	r3, #24
 8001bc8:	d112      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x64>
 8001bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d10d      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd4:	4b8b      	ldr	r3, [pc, #556]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 8098 	beq.w	8001d12 <HAL_RCC_OscConfig+0x186>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f040 8093 	bne.w	8001d12 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e3f6      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf8:	d106      	bne.n	8001c08 <HAL_RCC_OscConfig+0x7c>
 8001bfa:	4b82      	ldr	r3, [pc, #520]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a81      	ldr	r2, [pc, #516]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	e058      	b.n	8001cba <HAL_RCC_OscConfig+0x12e>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d112      	bne.n	8001c36 <HAL_RCC_OscConfig+0xaa>
 8001c10:	4b7c      	ldr	r3, [pc, #496]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a7b      	ldr	r2, [pc, #492]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	4b79      	ldr	r3, [pc, #484]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a78      	ldr	r2, [pc, #480]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c26:	6013      	str	r3, [r2, #0]
 8001c28:	4b76      	ldr	r3, [pc, #472]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a75      	ldr	r2, [pc, #468]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	e041      	b.n	8001cba <HAL_RCC_OscConfig+0x12e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c3e:	d112      	bne.n	8001c66 <HAL_RCC_OscConfig+0xda>
 8001c40:	4b70      	ldr	r3, [pc, #448]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a6f      	ldr	r2, [pc, #444]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	4b6d      	ldr	r3, [pc, #436]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a6c      	ldr	r2, [pc, #432]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	4b6a      	ldr	r3, [pc, #424]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a69      	ldr	r2, [pc, #420]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	e029      	b.n	8001cba <HAL_RCC_OscConfig+0x12e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001c6e:	d112      	bne.n	8001c96 <HAL_RCC_OscConfig+0x10a>
 8001c70:	4b64      	ldr	r3, [pc, #400]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a63      	ldr	r2, [pc, #396]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	4b61      	ldr	r3, [pc, #388]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a60      	ldr	r2, [pc, #384]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	4b5e      	ldr	r3, [pc, #376]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a5d      	ldr	r2, [pc, #372]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	e011      	b.n	8001cba <HAL_RCC_OscConfig+0x12e>
 8001c96:	4b5b      	ldr	r3, [pc, #364]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a5a      	ldr	r2, [pc, #360]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	4b58      	ldr	r3, [pc, #352]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a57      	ldr	r2, [pc, #348]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001ca8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	4b55      	ldr	r3, [pc, #340]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a54      	ldr	r2, [pc, #336]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001cb4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001cb8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d013      	beq.n	8001cea <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc2:	f7ff fc2b 	bl	800151c <HAL_GetTick>
 8001cc6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cca:	f7ff fc27 	bl	800151c <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b64      	cmp	r3, #100	; 0x64
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e380      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cdc:	4b49      	ldr	r3, [pc, #292]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x13e>
 8001ce8:	e014      	b.n	8001d14 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff fc17 	bl	800151c <HAL_GetTick>
 8001cee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf2:	f7ff fc13 	bl	800151c <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b64      	cmp	r3, #100	; 0x64
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e36c      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d04:	4b3f      	ldr	r3, [pc, #252]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1f0      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x166>
 8001d10:	e000      	b.n	8001d14 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d12:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 808c 	beq.w	8001e3a <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d22:	4b38      	ldr	r3, [pc, #224]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d2a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d2c:	4b35      	ldr	r3, [pc, #212]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d30:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001d32:	6a3b      	ldr	r3, [r7, #32]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d007      	beq.n	8001d48 <HAL_RCC_OscConfig+0x1bc>
 8001d38:	6a3b      	ldr	r3, [r7, #32]
 8001d3a:	2b18      	cmp	r3, #24
 8001d3c:	d137      	bne.n	8001dae <HAL_RCC_OscConfig+0x222>
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d132      	bne.n	8001dae <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d48:	4b2e      	ldr	r3, [pc, #184]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_OscConfig+0x1d4>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e33e      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001d60:	4b28      	ldr	r3, [pc, #160]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 0219 	bic.w	r2, r3, #25
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	4925      	ldr	r1, [pc, #148]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d72:	f7ff fbd3 	bl	800151c <HAL_GetTick>
 8001d76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d78:	e008      	b.n	8001d8c <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d7a:	f7ff fbcf 	bl	800151c <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e328      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0f0      	beq.n	8001d7a <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d98:	4b1a      	ldr	r3, [pc, #104]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	061b      	lsls	r3, r3, #24
 8001da6:	4917      	ldr	r1, [pc, #92]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dac:	e045      	b.n	8001e3a <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d028      	beq.n	8001e08 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f023 0219 	bic.w	r2, r3, #25
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	4910      	ldr	r1, [pc, #64]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fba8 	bl	800151c <HAL_GetTick>
 8001dcc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd0:	f7ff fba4 	bl	800151c <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e2fd      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001de2:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dee:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	061b      	lsls	r3, r3, #24
 8001dfc:	4901      	ldr	r1, [pc, #4]	; (8001e04 <HAL_RCC_OscConfig+0x278>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	604b      	str	r3, [r1, #4]
 8001e02:	e01a      	b.n	8001e3a <HAL_RCC_OscConfig+0x2ae>
 8001e04:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e08:	4b97      	ldr	r3, [pc, #604]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a96      	ldr	r2, [pc, #600]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e0e:	f023 0301 	bic.w	r3, r3, #1
 8001e12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e14:	f7ff fb82 	bl	800151c <HAL_GetTick>
 8001e18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e1c:	f7ff fb7e 	bl	800151c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e2d7      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e2e:	4b8e      	ldr	r3, [pc, #568]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d06a      	beq.n	8001f1c <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e46:	4b88      	ldr	r3, [pc, #544]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e4e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e50:	4b85      	ldr	r3, [pc, #532]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e54:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d007      	beq.n	8001e6c <HAL_RCC_OscConfig+0x2e0>
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	2b18      	cmp	r3, #24
 8001e60:	d11b      	bne.n	8001e9a <HAL_RCC_OscConfig+0x30e>
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d116      	bne.n	8001e9a <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e6c:	4b7e      	ldr	r3, [pc, #504]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_RCC_OscConfig+0x2f8>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2b80      	cmp	r3, #128	; 0x80
 8001e7e:	d001      	beq.n	8001e84 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e2ac      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e84:	4b78      	ldr	r3, [pc, #480]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	061b      	lsls	r3, r3, #24
 8001e92:	4975      	ldr	r1, [pc, #468]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e98:	e040      	b.n	8001f1c <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d023      	beq.n	8001eea <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ea2:	4b71      	ldr	r3, [pc, #452]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a70      	ldr	r2, [pc, #448]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eae:	f7ff fb35 	bl	800151c <HAL_GetTick>
 8001eb2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001eb6:	f7ff fb31 	bl	800151c <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e28a      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ec8:	4b67      	ldr	r3, [pc, #412]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0f0      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ed4:	4b64      	ldr	r3, [pc, #400]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	061b      	lsls	r3, r3, #24
 8001ee2:	4961      	ldr	r1, [pc, #388]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	60cb      	str	r3, [r1, #12]
 8001ee8:	e018      	b.n	8001f1c <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001eea:	4b5f      	ldr	r3, [pc, #380]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a5e      	ldr	r2, [pc, #376]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ef4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef6:	f7ff fb11 	bl	800151c <HAL_GetTick>
 8001efa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001efe:	f7ff fb0d 	bl	800151c <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e266      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f10:	4b55      	ldr	r3, [pc, #340]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f0      	bne.n	8001efe <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d036      	beq.n	8001f96 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	695b      	ldr	r3, [r3, #20]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d019      	beq.n	8001f64 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f30:	4b4d      	ldr	r3, [pc, #308]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f34:	4a4c      	ldr	r2, [pc, #304]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f3c:	f7ff faee 	bl	800151c <HAL_GetTick>
 8001f40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f44:	f7ff faea 	bl	800151c <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e243      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f56:	4b44      	ldr	r3, [pc, #272]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0x3b8>
 8001f62:	e018      	b.n	8001f96 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f64:	4b40      	ldr	r3, [pc, #256]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f68:	4a3f      	ldr	r2, [pc, #252]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f6a:	f023 0301 	bic.w	r3, r3, #1
 8001f6e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7ff fad4 	bl	800151c <HAL_GetTick>
 8001f74:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f78:	f7ff fad0 	bl	800151c <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e229      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f8a:	4b37      	ldr	r3, [pc, #220]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001f8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0320 	and.w	r3, r3, #32
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d036      	beq.n	8002010 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d019      	beq.n	8001fde <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001faa:	4b2f      	ldr	r3, [pc, #188]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a2e      	ldr	r2, [pc, #184]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fb4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fb6:	f7ff fab1 	bl	800151c <HAL_GetTick>
 8001fba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fbe:	f7ff faad 	bl	800151c <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e206      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001fd0:	4b25      	ldr	r3, [pc, #148]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f0      	beq.n	8001fbe <HAL_RCC_OscConfig+0x432>
 8001fdc:	e018      	b.n	8002010 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001fde:	4b22      	ldr	r3, [pc, #136]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a21      	ldr	r2, [pc, #132]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8001fe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fe8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fea:	f7ff fa97 	bl	800151c <HAL_GetTick>
 8001fee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001ff0:	e008      	b.n	8002004 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ff2:	f7ff fa93 	bl	800151c <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d901      	bls.n	8002004 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e1ec      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002004:	4b18      	ldr	r3, [pc, #96]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1f0      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80af 	beq.w	800217c <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_RCC_OscConfig+0x4e0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a12      	ldr	r2, [pc, #72]	; (800206c <HAL_RCC_OscConfig+0x4e0>)
 8002024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002028:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800202a:	f7ff fa77 	bl	800151c <HAL_GetTick>
 800202e:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002032:	f7ff fa73 	bl	800151c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b64      	cmp	r3, #100	; 0x64
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e1cc      	b.n	80023de <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002044:	4b09      	ldr	r3, [pc, #36]	; (800206c <HAL_RCC_OscConfig+0x4e0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0f0      	beq.n	8002032 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d10b      	bne.n	8002070 <HAL_RCC_OscConfig+0x4e4>
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 800205a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800205c:	4a02      	ldr	r2, [pc, #8]	; (8002068 <HAL_RCC_OscConfig+0x4dc>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6713      	str	r3, [r2, #112]	; 0x70
 8002064:	e05b      	b.n	800211e <HAL_RCC_OscConfig+0x592>
 8002066:	bf00      	nop
 8002068:	58024400 	.word	0x58024400
 800206c:	58024800 	.word	0x58024800
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d112      	bne.n	800209e <HAL_RCC_OscConfig+0x512>
 8002078:	4b9d      	ldr	r3, [pc, #628]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800207a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800207c:	4a9c      	ldr	r2, [pc, #624]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800207e:	f023 0301 	bic.w	r3, r3, #1
 8002082:	6713      	str	r3, [r2, #112]	; 0x70
 8002084:	4b9a      	ldr	r3, [pc, #616]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002088:	4a99      	ldr	r2, [pc, #612]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800208a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800208e:	6713      	str	r3, [r2, #112]	; 0x70
 8002090:	4b97      	ldr	r3, [pc, #604]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002094:	4a96      	ldr	r2, [pc, #600]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002096:	f023 0304 	bic.w	r3, r3, #4
 800209a:	6713      	str	r3, [r2, #112]	; 0x70
 800209c:	e03f      	b.n	800211e <HAL_RCC_OscConfig+0x592>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d112      	bne.n	80020cc <HAL_RCC_OscConfig+0x540>
 80020a6:	4b92      	ldr	r3, [pc, #584]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020aa:	4a91      	ldr	r2, [pc, #580]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6713      	str	r3, [r2, #112]	; 0x70
 80020b2:	4b8f      	ldr	r3, [pc, #572]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b6:	4a8e      	ldr	r2, [pc, #568]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020bc:	6713      	str	r3, [r2, #112]	; 0x70
 80020be:	4b8c      	ldr	r3, [pc, #560]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c2:	4a8b      	ldr	r2, [pc, #556]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6713      	str	r3, [r2, #112]	; 0x70
 80020ca:	e028      	b.n	800211e <HAL_RCC_OscConfig+0x592>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2b85      	cmp	r3, #133	; 0x85
 80020d2:	d112      	bne.n	80020fa <HAL_RCC_OscConfig+0x56e>
 80020d4:	4b86      	ldr	r3, [pc, #536]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d8:	4a85      	ldr	r2, [pc, #532]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020da:	f043 0304 	orr.w	r3, r3, #4
 80020de:	6713      	str	r3, [r2, #112]	; 0x70
 80020e0:	4b83      	ldr	r3, [pc, #524]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e4:	4a82      	ldr	r2, [pc, #520]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ea:	6713      	str	r3, [r2, #112]	; 0x70
 80020ec:	4b80      	ldr	r3, [pc, #512]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f0:	4a7f      	ldr	r2, [pc, #508]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	6713      	str	r3, [r2, #112]	; 0x70
 80020f8:	e011      	b.n	800211e <HAL_RCC_OscConfig+0x592>
 80020fa:	4b7d      	ldr	r3, [pc, #500]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80020fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020fe:	4a7c      	ldr	r2, [pc, #496]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002100:	f023 0301 	bic.w	r3, r3, #1
 8002104:	6713      	str	r3, [r2, #112]	; 0x70
 8002106:	4b7a      	ldr	r3, [pc, #488]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210a:	4a79      	ldr	r2, [pc, #484]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800210c:	f023 0304 	bic.w	r3, r3, #4
 8002110:	6713      	str	r3, [r2, #112]	; 0x70
 8002112:	4b77      	ldr	r3, [pc, #476]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002116:	4a76      	ldr	r2, [pc, #472]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002118:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800211c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d015      	beq.n	8002152 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002126:	f7ff f9f9 	bl	800151c <HAL_GetTick>
 800212a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800212c:	e00a      	b.n	8002144 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800212e:	f7ff f9f5 	bl	800151c <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	f241 3288 	movw	r2, #5000	; 0x1388
 800213c:	4293      	cmp	r3, r2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e14c      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002144:	4b6a      	ldr	r3, [pc, #424]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0ee      	beq.n	800212e <HAL_RCC_OscConfig+0x5a2>
 8002150:	e014      	b.n	800217c <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002152:	f7ff f9e3 	bl	800151c <HAL_GetTick>
 8002156:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215a:	f7ff f9df 	bl	800151c <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	; 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e136      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002170:	4b5f      	ldr	r3, [pc, #380]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1ee      	bne.n	800215a <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 812b 	beq.w	80023dc <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002186:	4b5a      	ldr	r3, [pc, #360]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800218e:	2b18      	cmp	r3, #24
 8002190:	f000 80bb 	beq.w	800230a <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	2b02      	cmp	r3, #2
 800219a:	f040 8095 	bne.w	80022c8 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800219e:	4b54      	ldr	r3, [pc, #336]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a53      	ldr	r2, [pc, #332]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80021a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021aa:	f7ff f9b7 	bl	800151c <HAL_GetTick>
 80021ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b2:	f7ff f9b3 	bl	800151c <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e10c      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021c4:	4b4a      	ldr	r3, [pc, #296]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1f0      	bne.n	80021b2 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021d0:	4b47      	ldr	r3, [pc, #284]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80021d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021d4:	4b47      	ldr	r3, [pc, #284]	; (80022f4 <HAL_RCC_OscConfig+0x768>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021e0:	0112      	lsls	r2, r2, #4
 80021e2:	430a      	orrs	r2, r1
 80021e4:	4942      	ldr	r1, [pc, #264]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	628b      	str	r3, [r1, #40]	; 0x28
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f8:	3b01      	subs	r3, #1
 80021fa:	025b      	lsls	r3, r3, #9
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002204:	3b01      	subs	r3, #1
 8002206:	041b      	lsls	r3, r3, #16
 8002208:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800220c:	431a      	orrs	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002212:	3b01      	subs	r3, #1
 8002214:	061b      	lsls	r3, r3, #24
 8002216:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800221a:	4935      	ldr	r1, [pc, #212]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800221c:	4313      	orrs	r3, r2
 800221e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002220:	4b33      	ldr	r3, [pc, #204]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002224:	4a32      	ldr	r2, [pc, #200]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002226:	f023 0301 	bic.w	r3, r3, #1
 800222a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800222c:	4b30      	ldr	r3, [pc, #192]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800222e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002230:	4b31      	ldr	r3, [pc, #196]	; (80022f8 <HAL_RCC_OscConfig+0x76c>)
 8002232:	4013      	ands	r3, r2
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002238:	00d2      	lsls	r2, r2, #3
 800223a:	492d      	ldr	r1, [pc, #180]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800223c:	4313      	orrs	r3, r2
 800223e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002240:	4b2b      	ldr	r3, [pc, #172]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002244:	f023 020c 	bic.w	r2, r3, #12
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	4928      	ldr	r1, [pc, #160]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800224e:	4313      	orrs	r3, r2
 8002250:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002252:	4b27      	ldr	r3, [pc, #156]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	f023 0202 	bic.w	r2, r3, #2
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225e:	4924      	ldr	r1, [pc, #144]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002260:	4313      	orrs	r3, r2
 8002262:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	4a21      	ldr	r2, [pc, #132]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800226a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002270:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002274:	4a1e      	ldr	r2, [pc, #120]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800227a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800227c:	4b1c      	ldr	r3, [pc, #112]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002280:	4a1b      	ldr	r2, [pc, #108]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002282:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002286:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002288:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800228a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228c:	4a18      	ldr	r2, [pc, #96]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800228e:	f043 0301 	orr.w	r3, r3, #1
 8002292:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002294:	4b16      	ldr	r3, [pc, #88]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a15      	ldr	r2, [pc, #84]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 800229a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800229e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7ff f93c 	bl	800151c <HAL_GetTick>
 80022a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7ff f938 	bl	800151c <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e091      	b.n	80023de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022ba:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0x71c>
 80022c6:	e089      	b.n	80023dc <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c8:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a08      	ldr	r2, [pc, #32]	; (80022f0 <HAL_RCC_OscConfig+0x764>)
 80022ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d4:	f7ff f922 	bl	800151c <HAL_GetTick>
 80022d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022da:	e00f      	b.n	80022fc <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022dc:	f7ff f91e 	bl	800151c <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d908      	bls.n	80022fc <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e077      	b.n	80023de <HAL_RCC_OscConfig+0x852>
 80022ee:	bf00      	nop
 80022f0:	58024400 	.word	0x58024400
 80022f4:	fffffc0c 	.word	0xfffffc0c
 80022f8:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022fc:	4b3a      	ldr	r3, [pc, #232]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1e9      	bne.n	80022dc <HAL_RCC_OscConfig+0x750>
 8002308:	e068      	b.n	80023dc <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800230a:	4b37      	ldr	r3, [pc, #220]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002310:	4b35      	ldr	r3, [pc, #212]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002314:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	2b01      	cmp	r3, #1
 800231c:	d031      	beq.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	f003 0203 	and.w	r2, r3, #3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002328:	429a      	cmp	r2, r3
 800232a:	d12a      	bne.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	091b      	lsrs	r3, r3, #4
 8002330:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002338:	429a      	cmp	r2, r3
 800233a:	d122      	bne.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002348:	429a      	cmp	r2, r3
 800234a:	d11a      	bne.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	0a5b      	lsrs	r3, r3, #9
 8002350:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002358:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800235a:	429a      	cmp	r2, r3
 800235c:	d111      	bne.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800236c:	429a      	cmp	r2, r3
 800236e:	d108      	bne.n	8002382 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	0e1b      	lsrs	r3, r3, #24
 8002374:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800237e:	429a      	cmp	r2, r3
 8002380:	d001      	beq.n	8002386 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e02b      	b.n	80023de <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 8002388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800238a:	08db      	lsrs	r3, r3, #3
 800238c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002390:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	429a      	cmp	r2, r3
 800239a:	d01f      	beq.n	80023dc <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800239c:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	4a11      	ldr	r2, [pc, #68]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80023a2:	f023 0301 	bic.w	r3, r3, #1
 80023a6:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023a8:	f7ff f8b8 	bl	800151c <HAL_GetTick>
 80023ac:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80023ae:	bf00      	nop
 80023b0:	f7ff f8b4 	bl	800151c <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d0f9      	beq.n	80023b0 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80023bc:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80023be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c0:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_RCC_OscConfig+0x860>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80023c8:	00d2      	lsls	r2, r2, #3
 80023ca:	4907      	ldr	r1, [pc, #28]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <HAL_RCC_OscConfig+0x85c>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3730      	adds	r7, #48	; 0x30
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	58024400 	.word	0x58024400
 80023ec:	ffff0007 	.word	0xffff0007

080023f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e19c      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002404:	4b8a      	ldr	r3, [pc, #552]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d910      	bls.n	8002434 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b87      	ldr	r3, [pc, #540]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 020f 	bic.w	r2, r3, #15
 800241a:	4985      	ldr	r1, [pc, #532]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002422:	4b83      	ldr	r3, [pc, #524]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	429a      	cmp	r2, r3
 800242e:	d001      	beq.n	8002434 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e184      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d010      	beq.n	8002462 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	4b7b      	ldr	r3, [pc, #492]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800244c:	429a      	cmp	r2, r3
 800244e:	d908      	bls.n	8002462 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002450:	4b78      	ldr	r3, [pc, #480]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	4975      	ldr	r1, [pc, #468]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 800245e:	4313      	orrs	r3, r2
 8002460:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d010      	beq.n	8002490 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695a      	ldr	r2, [r3, #20]
 8002472:	4b70      	ldr	r3, [pc, #448]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800247a:	429a      	cmp	r2, r3
 800247c:	d908      	bls.n	8002490 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800247e:	4b6d      	ldr	r3, [pc, #436]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	496a      	ldr	r1, [pc, #424]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 800248c:	4313      	orrs	r3, r2
 800248e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0310 	and.w	r3, r3, #16
 8002498:	2b00      	cmp	r3, #0
 800249a:	d010      	beq.n	80024be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699a      	ldr	r2, [r3, #24]
 80024a0:	4b64      	ldr	r3, [pc, #400]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d908      	bls.n	80024be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80024ac:	4b61      	ldr	r3, [pc, #388]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	495e      	ldr	r1, [pc, #376]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d010      	beq.n	80024ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69da      	ldr	r2, [r3, #28]
 80024ce:	4b59      	ldr	r3, [pc, #356]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d908      	bls.n	80024ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80024da:	4b56      	ldr	r3, [pc, #344]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4953      	ldr	r1, [pc, #332]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d010      	beq.n	800251a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68da      	ldr	r2, [r3, #12]
 80024fc:	4b4d      	ldr	r3, [pc, #308]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	429a      	cmp	r2, r3
 8002506:	d908      	bls.n	800251a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002508:	4b4a      	ldr	r3, [pc, #296]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f023 020f 	bic.w	r2, r3, #15
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	4947      	ldr	r1, [pc, #284]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002516:	4313      	orrs	r3, r2
 8002518:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d055      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002526:	4b43      	ldr	r3, [pc, #268]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	4940      	ldr	r1, [pc, #256]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002534:	4313      	orrs	r3, r2
 8002536:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b02      	cmp	r3, #2
 800253e:	d107      	bne.n	8002550 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002540:	4b3c      	ldr	r3, [pc, #240]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d121      	bne.n	8002590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0f6      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b03      	cmp	r3, #3
 8002556:	d107      	bne.n	8002568 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002558:	4b36      	ldr	r3, [pc, #216]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d115      	bne.n	8002590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0ea      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d107      	bne.n	8002580 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002570:	4b30      	ldr	r3, [pc, #192]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002578:	2b00      	cmp	r3, #0
 800257a:	d109      	bne.n	8002590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0de      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002580:	4b2c      	ldr	r3, [pc, #176]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e0d6      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002590:	4b28      	ldr	r3, [pc, #160]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	f023 0207 	bic.w	r2, r3, #7
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4925      	ldr	r1, [pc, #148]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a2:	f7fe ffbb 	bl	800151c <HAL_GetTick>
 80025a6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a8:	e00a      	b.n	80025c0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025aa:	f7fe ffb7 	bl	800151c <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0be      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c0:	4b1c      	ldr	r3, [pc, #112]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d1eb      	bne.n	80025aa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d010      	beq.n	8002600 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	4b14      	ldr	r3, [pc, #80]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d208      	bcs.n	8002600 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ee:	4b11      	ldr	r3, [pc, #68]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f023 020f 	bic.w	r2, r3, #15
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	490e      	ldr	r1, [pc, #56]	; (8002634 <HAL_RCC_ClockConfig+0x244>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002600:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 030f 	and.w	r3, r3, #15
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d214      	bcs.n	8002638 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f023 020f 	bic.w	r2, r3, #15
 8002616:	4906      	ldr	r1, [pc, #24]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	4313      	orrs	r3, r2
 800261c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800261e:	4b04      	ldr	r3, [pc, #16]	; (8002630 <HAL_RCC_ClockConfig+0x240>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	429a      	cmp	r2, r3
 800262a:	d005      	beq.n	8002638 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e086      	b.n	800273e <HAL_RCC_ClockConfig+0x34e>
 8002630:	52002000 	.word	0x52002000
 8002634:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b00      	cmp	r3, #0
 8002642:	d010      	beq.n	8002666 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691a      	ldr	r2, [r3, #16]
 8002648:	4b3f      	ldr	r3, [pc, #252]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002650:	429a      	cmp	r2, r3
 8002652:	d208      	bcs.n	8002666 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002654:	4b3c      	ldr	r3, [pc, #240]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	4939      	ldr	r1, [pc, #228]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002662:	4313      	orrs	r3, r2
 8002664:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d010      	beq.n	8002694 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695a      	ldr	r2, [r3, #20]
 8002676:	4b34      	ldr	r3, [pc, #208]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800267e:	429a      	cmp	r2, r3
 8002680:	d208      	bcs.n	8002694 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002682:	4b31      	ldr	r3, [pc, #196]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	492e      	ldr	r1, [pc, #184]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002690:	4313      	orrs	r3, r2
 8002692:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0310 	and.w	r3, r3, #16
 800269c:	2b00      	cmp	r3, #0
 800269e:	d010      	beq.n	80026c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699a      	ldr	r2, [r3, #24]
 80026a4:	4b28      	ldr	r3, [pc, #160]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d208      	bcs.n	80026c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80026b0:	4b25      	ldr	r3, [pc, #148]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	4922      	ldr	r1, [pc, #136]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d010      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69da      	ldr	r2, [r3, #28]
 80026d2:	4b1d      	ldr	r3, [pc, #116]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026d4:	6a1b      	ldr	r3, [r3, #32]
 80026d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80026da:	429a      	cmp	r2, r3
 80026dc:	d208      	bcs.n	80026f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80026de:	4b1a      	ldr	r3, [pc, #104]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4917      	ldr	r1, [pc, #92]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80026f0:	f000 f834 	bl	800275c <HAL_RCC_GetSysClockFreq>
 80026f4:	4602      	mov	r2, r0
 80026f6:	4b14      	ldr	r3, [pc, #80]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	0a1b      	lsrs	r3, r3, #8
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	4912      	ldr	r1, [pc, #72]	; (800274c <HAL_RCC_ClockConfig+0x35c>)
 8002702:	5ccb      	ldrb	r3, [r1, r3]
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	fa22 f303 	lsr.w	r3, r2, r3
 800270c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800270e:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <HAL_RCC_ClockConfig+0x358>)
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	4a0d      	ldr	r2, [pc, #52]	; (800274c <HAL_RCC_ClockConfig+0x35c>)
 8002718:	5cd3      	ldrb	r3, [r2, r3]
 800271a:	f003 031f 	and.w	r3, r3, #31
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	4a0a      	ldr	r2, [pc, #40]	; (8002750 <HAL_RCC_ClockConfig+0x360>)
 8002726:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002728:	4a0a      	ldr	r2, [pc, #40]	; (8002754 <HAL_RCC_ClockConfig+0x364>)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <HAL_RCC_ClockConfig+0x368>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fea8 	bl	8001488 <HAL_InitTick>
 8002738:	4603      	mov	r3, r0
 800273a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800273c:	7bfb      	ldrb	r3, [r7, #15]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	58024400 	.word	0x58024400
 800274c:	080096e4 	.word	0x080096e4
 8002750:	24000004 	.word	0x24000004
 8002754:	24000000 	.word	0x24000000
 8002758:	24000008 	.word	0x24000008

0800275c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	; 0x24
 8002760:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002762:	4bb3      	ldr	r3, [pc, #716]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800276a:	2b18      	cmp	r3, #24
 800276c:	f200 8155 	bhi.w	8002a1a <HAL_RCC_GetSysClockFreq+0x2be>
 8002770:	a201      	add	r2, pc, #4	; (adr r2, 8002778 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002776:	bf00      	nop
 8002778:	080027dd 	.word	0x080027dd
 800277c:	08002a1b 	.word	0x08002a1b
 8002780:	08002a1b 	.word	0x08002a1b
 8002784:	08002a1b 	.word	0x08002a1b
 8002788:	08002a1b 	.word	0x08002a1b
 800278c:	08002a1b 	.word	0x08002a1b
 8002790:	08002a1b 	.word	0x08002a1b
 8002794:	08002a1b 	.word	0x08002a1b
 8002798:	08002803 	.word	0x08002803
 800279c:	08002a1b 	.word	0x08002a1b
 80027a0:	08002a1b 	.word	0x08002a1b
 80027a4:	08002a1b 	.word	0x08002a1b
 80027a8:	08002a1b 	.word	0x08002a1b
 80027ac:	08002a1b 	.word	0x08002a1b
 80027b0:	08002a1b 	.word	0x08002a1b
 80027b4:	08002a1b 	.word	0x08002a1b
 80027b8:	08002809 	.word	0x08002809
 80027bc:	08002a1b 	.word	0x08002a1b
 80027c0:	08002a1b 	.word	0x08002a1b
 80027c4:	08002a1b 	.word	0x08002a1b
 80027c8:	08002a1b 	.word	0x08002a1b
 80027cc:	08002a1b 	.word	0x08002a1b
 80027d0:	08002a1b 	.word	0x08002a1b
 80027d4:	08002a1b 	.word	0x08002a1b
 80027d8:	0800280f 	.word	0x0800280f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027dc:	4b94      	ldr	r3, [pc, #592]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d009      	beq.n	80027fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027e8:	4b91      	ldr	r3, [pc, #580]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	08db      	lsrs	r3, r3, #3
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	4a90      	ldr	r2, [pc, #576]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
 80027f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80027fa:	e111      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80027fc:	4b8d      	ldr	r3, [pc, #564]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027fe:	61bb      	str	r3, [r7, #24]
      break;
 8002800:	e10e      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002802:	4b8d      	ldr	r3, [pc, #564]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002804:	61bb      	str	r3, [r7, #24]
      break;
 8002806:	e10b      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002808:	4b8c      	ldr	r3, [pc, #560]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800280a:	61bb      	str	r3, [r7, #24]
      break;
 800280c:	e108      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800280e:	4b88      	ldr	r3, [pc, #544]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002818:	4b85      	ldr	r3, [pc, #532]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002822:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002824:	4b82      	ldr	r3, [pc, #520]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800282e:	4b80      	ldr	r3, [pc, #512]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002832:	08db      	lsrs	r3, r3, #3
 8002834:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	ee07 3a90 	vmov	s15, r3
 8002842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002846:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	2b00      	cmp	r3, #0
 800284e:	f000 80e1 	beq.w	8002a14 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2b02      	cmp	r3, #2
 8002856:	f000 8083 	beq.w	8002960 <HAL_RCC_GetSysClockFreq+0x204>
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b02      	cmp	r3, #2
 800285e:	f200 80a1 	bhi.w	80029a4 <HAL_RCC_GetSysClockFreq+0x248>
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_RCC_GetSysClockFreq+0x114>
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d056      	beq.n	800291c <HAL_RCC_GetSysClockFreq+0x1c0>
 800286e:	e099      	b.n	80029a4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002870:	4b6f      	ldr	r3, [pc, #444]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0320 	and.w	r3, r3, #32
 8002878:	2b00      	cmp	r3, #0
 800287a:	d02d      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800287c:	4b6c      	ldr	r3, [pc, #432]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	08db      	lsrs	r3, r3, #3
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	4a6b      	ldr	r2, [pc, #428]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
 800288c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	ee07 3a90 	vmov	s15, r3
 800289e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028a6:	4b62      	ldr	r3, [pc, #392]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ae:	ee07 3a90 	vmov	s15, r3
 80028b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ba:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80028ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80028d6:	e087      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	ee07 3a90 	vmov	s15, r3
 80028de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028e2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002a44 <HAL_RCC_GetSysClockFreq+0x2e8>
 80028e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ea:	4b51      	ldr	r3, [pc, #324]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80028fe:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800290a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800290e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002916:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800291a:	e065      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	ee07 3a90 	vmov	s15, r3
 8002922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002926:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002a48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800292a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800292e:	4b40      	ldr	r3, [pc, #256]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800293e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002942:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800294a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800294e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800295e:	e043      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	ee07 3a90 	vmov	s15, r3
 8002966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002a4c <HAL_RCC_GetSysClockFreq+0x2f0>
 800296e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002972:	4b2f      	ldr	r3, [pc, #188]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800297a:	ee07 3a90 	vmov	s15, r3
 800297e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002982:	ed97 6a02 	vldr	s12, [r7, #8]
 8002986:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800298a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800298e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800299a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80029a2:	e021      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ae:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002a48 <HAL_RCC_GetSysClockFreq+0x2ec>
 80029b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029b6:	4b1e      	ldr	r3, [pc, #120]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029be:	ee07 3a90 	vmov	s15, r3
 80029c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80029ca:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80029e6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80029e8:	4b11      	ldr	r3, [pc, #68]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	0a5b      	lsrs	r3, r3, #9
 80029ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029f2:	3301      	adds	r3, #1
 80029f4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	ee07 3a90 	vmov	s15, r3
 80029fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a00:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a0c:	ee17 3a90 	vmov	r3, s15
 8002a10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002a12:	e005      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61bb      	str	r3, [r7, #24]
      break;
 8002a18:	e002      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002a1a:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002a1c:	61bb      	str	r3, [r7, #24]
      break;
 8002a1e:	bf00      	nop
  }

  return sysclockfreq;
 8002a20:	69bb      	ldr	r3, [r7, #24]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3724      	adds	r7, #36	; 0x24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	58024400 	.word	0x58024400
 8002a34:	03d09000 	.word	0x03d09000
 8002a38:	003d0900 	.word	0x003d0900
 8002a3c:	007a1200 	.word	0x007a1200
 8002a40:	46000000 	.word	0x46000000
 8002a44:	4c742400 	.word	0x4c742400
 8002a48:	4a742400 	.word	0x4a742400
 8002a4c:	4af42400 	.word	0x4af42400

08002a50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8002a56:	f7ff fe81 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	0a1b      	lsrs	r3, r3, #8
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	490f      	ldr	r1, [pc, #60]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002a68:	5ccb      	ldrb	r3, [r1, r3]
 8002a6a:	f003 031f 	and.w	r3, r3, #31
 8002a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a72:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	4a09      	ldr	r2, [pc, #36]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002a7e:	5cd3      	ldrb	r3, [r2, r3]
 8002a80:	f003 031f 	and.w	r3, r3, #31
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8a:	4a07      	ldr	r2, [pc, #28]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a8c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002a8e:	4a07      	ldr	r2, [pc, #28]	; (8002aac <HAL_RCC_GetHCLKFreq+0x5c>)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002a94:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	58024400 	.word	0x58024400
 8002aa4:	080096e4 	.word	0x080096e4
 8002aa8:	24000004 	.word	0x24000004
 8002aac:	24000000 	.word	0x24000000

08002ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8002ab4:	f7ff ffcc 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	4904      	ldr	r1, [pc, #16]	; (8002ad8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ac6:	5ccb      	ldrb	r3, [r1, r3]
 8002ac8:	f003 031f 	and.w	r3, r3, #31
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	58024400 	.word	0x58024400
 8002ad8:	080096e4 	.word	0x080096e4

08002adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8002ae0:	f7ff ffb6 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	4904      	ldr	r1, [pc, #16]	; (8002b04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	f003 031f 	and.w	r3, r3, #31
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	58024400 	.word	0x58024400
 8002b04:	080096e4 	.word	0x080096e4

08002b08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b0c:	b0c8      	sub	sp, #288	; 0x120
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b14:	2300      	movs	r3, #0
 8002b16:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b28:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002b2c:	2500      	movs	r5, #0
 8002b2e:	ea54 0305 	orrs.w	r3, r4, r5
 8002b32:	d049      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b3a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b3e:	d02f      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002b40:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b44:	d828      	bhi.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b4a:	d01a      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b50:	d822      	bhi.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b5a:	d007      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b5c:	e01c      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b5e:	4ba7      	ldr	r3, [pc, #668]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b62:	4aa6      	ldr	r2, [pc, #664]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b68:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b6a:	e01a      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b70:	3308      	adds	r3, #8
 8002b72:	2102      	movs	r1, #2
 8002b74:	4618      	mov	r0, r3
 8002b76:	f001 fc43 	bl	8004400 <RCCEx_PLL2_Config>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b80:	e00f      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002b82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b86:	3328      	adds	r3, #40	; 0x28
 8002b88:	2102      	movs	r1, #2
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f001 fcea 	bl	8004564 <RCCEx_PLL3_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b96:	e004      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002b9e:	e000      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10a      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002baa:	4b94      	ldr	r3, [pc, #592]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002bac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bae:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bb8:	4a90      	ldr	r2, [pc, #576]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002bba:	430b      	orrs	r3, r1
 8002bbc:	6513      	str	r3, [r2, #80]	; 0x50
 8002bbe:	e003      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bc0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002bc4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002bc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8002bd4:	f04f 0900 	mov.w	r9, #0
 8002bd8:	ea58 0309 	orrs.w	r3, r8, r9
 8002bdc:	d047      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002bde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d82a      	bhi.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002be8:	a201      	add	r2, pc, #4	; (adr r2, 8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bee:	bf00      	nop
 8002bf0:	08002c05 	.word	0x08002c05
 8002bf4:	08002c13 	.word	0x08002c13
 8002bf8:	08002c29 	.word	0x08002c29
 8002bfc:	08002c47 	.word	0x08002c47
 8002c00:	08002c47 	.word	0x08002c47
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c04:	4b7d      	ldr	r3, [pc, #500]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c08:	4a7c      	ldr	r2, [pc, #496]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c0e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c10:	e01a      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c16:	3308      	adds	r3, #8
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f001 fbf0 	bl	8004400 <RCCEx_PLL2_Config>
 8002c20:	4603      	mov	r3, r0
 8002c22:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c26:	e00f      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c2c:	3328      	adds	r3, #40	; 0x28
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 fc97 	bl	8004564 <RCCEx_PLL3_Config>
 8002c36:	4603      	mov	r3, r0
 8002c38:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c3c:	e004      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002c44:	e000      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002c46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c48:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10a      	bne.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c50:	4b6a      	ldr	r3, [pc, #424]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c54:	f023 0107 	bic.w	r1, r3, #7
 8002c58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	4a67      	ldr	r2, [pc, #412]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c60:	430b      	orrs	r3, r1
 8002c62:	6513      	str	r3, [r2, #80]	; 0x50
 8002c64:	e003      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c66:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c6a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002c6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c76:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8002c7a:	f04f 0b00 	mov.w	fp, #0
 8002c7e:	ea5a 030b 	orrs.w	r3, sl, fp
 8002c82:	d054      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8002c84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c8e:	d036      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002c90:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c94:	d82f      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002c96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c9a:	d032      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ca0:	d829      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002ca2:	2bc0      	cmp	r3, #192	; 0xc0
 8002ca4:	d02f      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8002ca6:	2bc0      	cmp	r3, #192	; 0xc0
 8002ca8:	d825      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002caa:	2b80      	cmp	r3, #128	; 0x80
 8002cac:	d018      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002cae:	2b80      	cmp	r3, #128	; 0x80
 8002cb0:	d821      	bhi.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d002      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8002cb6:	2b40      	cmp	r3, #64	; 0x40
 8002cb8:	d007      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002cba:	e01c      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cbc:	4b4f      	ldr	r3, [pc, #316]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc0:	4a4e      	ldr	r2, [pc, #312]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002cc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002cc8:	e01e      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cce:	3308      	adds	r3, #8
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f001 fb94 	bl	8004400 <RCCEx_PLL2_Config>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002cde:	e013      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ce0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ce4:	3328      	adds	r3, #40	; 0x28
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 fc3b 	bl	8004564 <RCCEx_PLL3_Config>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002cf4:	e008      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002cfc:	e004      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002cfe:	bf00      	nop
 8002d00:	e002      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002d02:	bf00      	nop
 8002d04:	e000      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d08:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10a      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002d10:	4b3a      	ldr	r3, [pc, #232]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d14:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8002d18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d1e:	4a37      	ldr	r2, [pc, #220]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d20:	430b      	orrs	r3, r1
 8002d22:	6513      	str	r3, [r2, #80]	; 0x50
 8002d24:	e003      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d26:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d2a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002d2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d36:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002d3a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002d44:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	d05c      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8002d4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d54:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002d58:	d03b      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002d5a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002d5e:	d834      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002d60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d64:	d037      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8002d66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d6a:	d82e      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002d6c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002d70:	d033      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002d72:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002d76:	d828      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d7c:	d01a      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8002d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d82:	d822      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8002d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d8c:	d007      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002d8e:	e01c      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d90:	4b1a      	ldr	r3, [pc, #104]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	4a19      	ldr	r2, [pc, #100]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002d9c:	e01e      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002da2:	3308      	adds	r3, #8
 8002da4:	2100      	movs	r1, #0
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 fb2a 	bl	8004400 <RCCEx_PLL2_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002db2:	e013      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002db8:	3328      	adds	r3, #40	; 0x28
 8002dba:	2100      	movs	r1, #0
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f001 fbd1 	bl	8004564 <RCCEx_PLL3_Config>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002dc8:	e008      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002dd0:	e004      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002dd2:	bf00      	nop
 8002dd4:	e002      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002dd6:	bf00      	nop
 8002dd8:	e000      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002dda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ddc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10d      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de8:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8002dec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002df0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df2:	4a02      	ldr	r2, [pc, #8]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6513      	str	r3, [r2, #80]	; 0x50
 8002df8:	e006      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002dfa:	bf00      	nop
 8002dfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e00:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e04:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002e08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e10:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8002e14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002e1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002e22:	460b      	mov	r3, r1
 8002e24:	4313      	orrs	r3, r2
 8002e26:	d03a      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2e:	2b30      	cmp	r3, #48	; 0x30
 8002e30:	d01f      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002e32:	2b30      	cmp	r3, #48	; 0x30
 8002e34:	d819      	bhi.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002e36:	2b20      	cmp	r3, #32
 8002e38:	d00c      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002e3a:	2b20      	cmp	r3, #32
 8002e3c:	d815      	bhi.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d019      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002e42:	2b10      	cmp	r3, #16
 8002e44:	d111      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e46:	4bae      	ldr	r3, [pc, #696]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4a:	4aad      	ldr	r2, [pc, #692]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002e52:	e011      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e58:	3308      	adds	r3, #8
 8002e5a:	2102      	movs	r1, #2
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f001 facf 	bl	8004400 <RCCEx_PLL2_Config>
 8002e62:	4603      	mov	r3, r0
 8002e64:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002e68:	e006      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002e70:	e002      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002e72:	bf00      	nop
 8002e74:	e000      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e78:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002e80:	4b9f      	ldr	r3, [pc, #636]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e84:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002e88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e8e:	4a9c      	ldr	r2, [pc, #624]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e90:	430b      	orrs	r3, r1
 8002e92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e94:	e003      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e96:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e9a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002e9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002eaa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002eb4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	d051      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002ebe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ec2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ec4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ec8:	d035      	beq.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002eca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ece:	d82e      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002ed0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002ed4:	d031      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002ed6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002eda:	d828      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee0:	d01a      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee6:	d822      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002eec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef0:	d007      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002ef2:	e01c      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ef4:	4b82      	ldr	r3, [pc, #520]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	4a81      	ldr	r2, [pc, #516]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002efe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f00:	e01c      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f06:	3308      	adds	r3, #8
 8002f08:	2100      	movs	r1, #0
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f001 fa78 	bl	8004400 <RCCEx_PLL2_Config>
 8002f10:	4603      	mov	r3, r0
 8002f12:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f16:	e011      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f1c:	3328      	adds	r3, #40	; 0x28
 8002f1e:	2100      	movs	r1, #0
 8002f20:	4618      	mov	r0, r3
 8002f22:	f001 fb1f 	bl	8004564 <RCCEx_PLL3_Config>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f2c:	e006      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002f34:	e002      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002f36:	bf00      	nop
 8002f38:	e000      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002f3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10a      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002f44:	4b6e      	ldr	r3, [pc, #440]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f48:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002f4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f52:	4a6b      	ldr	r2, [pc, #428]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f54:	430b      	orrs	r3, r1
 8002f56:	6513      	str	r3, [r2, #80]	; 0x50
 8002f58:	e003      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f5a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f5e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002f62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8002f6e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f72:	2300      	movs	r3, #0
 8002f74:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002f78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	d053      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f8c:	d033      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002f8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f92:	d82c      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002f94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f98:	d02f      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8002f9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f9e:	d826      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002fa0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002fa4:	d02b      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fa6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002faa:	d820      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002fac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fb0:	d012      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002fb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fb6:	d81a      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d022      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc0:	d115      	bne.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fc6:	3308      	adds	r3, #8
 8002fc8:	2101      	movs	r1, #1
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 fa18 	bl	8004400 <RCCEx_PLL2_Config>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002fd6:	e015      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002fd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fdc:	3328      	adds	r3, #40	; 0x28
 8002fde:	2101      	movs	r1, #1
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f001 fabf 	bl	8004564 <RCCEx_PLL3_Config>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002fec:	e00a      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002ff4:	e006      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002ff6:	bf00      	nop
 8002ff8:	e004      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002ffa:	bf00      	nop
 8002ffc:	e002      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002ffe:	bf00      	nop
 8003000:	e000      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003002:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003004:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10a      	bne.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800300c:	4b3c      	ldr	r3, [pc, #240]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800300e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003010:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8003014:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003018:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800301a:	4a39      	ldr	r2, [pc, #228]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800301c:	430b      	orrs	r3, r1
 800301e:	6513      	str	r3, [r2, #80]	; 0x50
 8003020:	e003      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003022:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003026:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800302a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800302e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003032:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8003036:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800303a:	2300      	movs	r3, #0
 800303c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003040:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003044:	460b      	mov	r3, r1
 8003046:	4313      	orrs	r3, r2
 8003048:	d060      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800304a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800304e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003052:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8003056:	d039      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8003058:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800305c:	d832      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800305e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003062:	d035      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003064:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003068:	d82c      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800306a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800306e:	d031      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003074:	d826      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003076:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800307a:	d02d      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800307c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003080:	d820      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003082:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003086:	d012      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003088:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800308c:	d81a      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d024      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003092:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003096:	d115      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003098:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800309c:	3308      	adds	r3, #8
 800309e:	2101      	movs	r1, #1
 80030a0:	4618      	mov	r0, r3
 80030a2:	f001 f9ad 	bl	8004400 <RCCEx_PLL2_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030ac:	e017      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030b2:	3328      	adds	r3, #40	; 0x28
 80030b4:	2101      	movs	r1, #1
 80030b6:	4618      	mov	r0, r3
 80030b8:	f001 fa54 	bl	8004564 <RCCEx_PLL3_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030c2:	e00c      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80030ca:	e008      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030cc:	bf00      	nop
 80030ce:	e006      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030d0:	bf00      	nop
 80030d2:	e004      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030d4:	bf00      	nop
 80030d6:	e002      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030d8:	bf00      	nop
 80030da:	e000      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80030dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030de:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10e      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80030e6:	4b06      	ldr	r3, [pc, #24]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ea:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80030ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80030f6:	4a02      	ldr	r2, [pc, #8]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030f8:	430b      	orrs	r3, r1
 80030fa:	6593      	str	r3, [r2, #88]	; 0x58
 80030fc:	e006      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x604>
 80030fe:	bf00      	nop
 8003100:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003104:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003108:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800310c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003114:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8003118:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800311c:	2300      	movs	r3, #0
 800311e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003122:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003126:	460b      	mov	r3, r1
 8003128:	4313      	orrs	r3, r2
 800312a:	d037      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800312c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003132:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003136:	d00e      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003138:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800313c:	d816      	bhi.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800313e:	2b00      	cmp	r3, #0
 8003140:	d018      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003142:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003146:	d111      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003148:	4bc4      	ldr	r3, [pc, #784]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314c:	4ac3      	ldr	r2, [pc, #780]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800314e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003152:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003154:	e00f      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003156:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800315a:	3308      	adds	r3, #8
 800315c:	2101      	movs	r1, #1
 800315e:	4618      	mov	r0, r3
 8003160:	f001 f94e 	bl	8004400 <RCCEx_PLL2_Config>
 8003164:	4603      	mov	r3, r0
 8003166:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800316a:	e004      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003172:	e000      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003176:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10a      	bne.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800317e:	4bb7      	ldr	r3, [pc, #732]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003182:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003186:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800318a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800318c:	4ab3      	ldr	r2, [pc, #716]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800318e:	430b      	orrs	r3, r1
 8003190:	6513      	str	r3, [r2, #80]	; 0x50
 8003192:	e003      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003194:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003198:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800319c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80031a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031ac:	2300      	movs	r3, #0
 80031ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80031b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4313      	orrs	r3, r2
 80031ba:	d039      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80031bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	d81c      	bhi.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80031c6:	a201      	add	r2, pc, #4	; (adr r2, 80031cc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80031c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031cc:	08003209 	.word	0x08003209
 80031d0:	080031dd 	.word	0x080031dd
 80031d4:	080031eb 	.word	0x080031eb
 80031d8:	08003209 	.word	0x08003209
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031dc:	4b9f      	ldr	r3, [pc, #636]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	4a9e      	ldr	r2, [pc, #632]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80031e8:	e00f      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031ee:	3308      	adds	r3, #8
 80031f0:	2102      	movs	r1, #2
 80031f2:	4618      	mov	r0, r3
 80031f4:	f001 f904 	bl	8004400 <RCCEx_PLL2_Config>
 80031f8:	4603      	mov	r3, r0
 80031fa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80031fe:	e004      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003206:	e000      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800320a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10a      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003212:	4b92      	ldr	r3, [pc, #584]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003216:	f023 0103 	bic.w	r1, r3, #3
 800321a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800321e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003220:	4a8e      	ldr	r2, [pc, #568]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003222:	430b      	orrs	r3, r1
 8003224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003226:	e003      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003228:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800322c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003230:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003238:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800323c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003240:	2300      	movs	r3, #0
 8003242:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003246:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800324a:	460b      	mov	r3, r1
 800324c:	4313      	orrs	r3, r2
 800324e:	f000 8099 	beq.w	8003384 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003252:	4b83      	ldr	r3, [pc, #524]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a82      	ldr	r2, [pc, #520]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800325e:	f7fe f95d 	bl	800151c <HAL_GetTick>
 8003262:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003266:	e00b      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003268:	f7fe f958 	bl	800151c <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b64      	cmp	r3, #100	; 0x64
 8003276:	d903      	bls.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800327e:	e005      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003280:	4b77      	ldr	r3, [pc, #476]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0ed      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800328c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003290:	2b00      	cmp	r3, #0
 8003292:	d173      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003294:	4b71      	ldr	r3, [pc, #452]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003296:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003298:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800329c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80032a0:	4053      	eors	r3, r2
 80032a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d015      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032aa:	4b6c      	ldr	r3, [pc, #432]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032b6:	4b69      	ldr	r3, [pc, #420]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ba:	4a68      	ldr	r2, [pc, #416]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032c2:	4b66      	ldr	r3, [pc, #408]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c6:	4a65      	ldr	r2, [pc, #404]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032cc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80032ce:	4a63      	ldr	r2, [pc, #396]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032d4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80032d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80032de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032e2:	d118      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fe f91a 	bl	800151c <HAL_GetTick>
 80032e8:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ec:	e00d      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7fe f915 	bl	800151c <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80032f8:	1ad2      	subs	r2, r2, r3
 80032fa:	f241 3388 	movw	r3, #5000	; 0x1388
 80032fe:	429a      	cmp	r2, r3
 8003300:	d903      	bls.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 8003308:	e005      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800330a:	4b54      	ldr	r3, [pc, #336]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800330c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0eb      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003316:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800331a:	2b00      	cmp	r3, #0
 800331c:	d129      	bne.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800331e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003322:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800332a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800332e:	d10e      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003330:	4b4a      	ldr	r3, [pc, #296]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003338:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800333c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003340:	091a      	lsrs	r2, r3, #4
 8003342:	4b48      	ldr	r3, [pc, #288]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003344:	4013      	ands	r3, r2
 8003346:	4a45      	ldr	r2, [pc, #276]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003348:	430b      	orrs	r3, r1
 800334a:	6113      	str	r3, [r2, #16]
 800334c:	e005      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800334e:	4b43      	ldr	r3, [pc, #268]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	4a42      	ldr	r2, [pc, #264]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003354:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003358:	6113      	str	r3, [r2, #16]
 800335a:	4b40      	ldr	r3, [pc, #256]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800335c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800335e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003362:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003366:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336a:	4a3c      	ldr	r2, [pc, #240]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800336c:	430b      	orrs	r3, r1
 800336e:	6713      	str	r3, [r2, #112]	; 0x70
 8003370:	e008      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003372:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003376:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 800337a:	e003      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800337c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003380:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003384:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338c:	f002 0301 	and.w	r3, r2, #1
 8003390:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003394:	2300      	movs	r3, #0
 8003396:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800339a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800339e:	460b      	mov	r3, r1
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f000 8090 	beq.w	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80033a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033ae:	2b28      	cmp	r3, #40	; 0x28
 80033b0:	d870      	bhi.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80033b2:	a201      	add	r2, pc, #4	; (adr r2, 80033b8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	0800349d 	.word	0x0800349d
 80033bc:	08003495 	.word	0x08003495
 80033c0:	08003495 	.word	0x08003495
 80033c4:	08003495 	.word	0x08003495
 80033c8:	08003495 	.word	0x08003495
 80033cc:	08003495 	.word	0x08003495
 80033d0:	08003495 	.word	0x08003495
 80033d4:	08003495 	.word	0x08003495
 80033d8:	08003469 	.word	0x08003469
 80033dc:	08003495 	.word	0x08003495
 80033e0:	08003495 	.word	0x08003495
 80033e4:	08003495 	.word	0x08003495
 80033e8:	08003495 	.word	0x08003495
 80033ec:	08003495 	.word	0x08003495
 80033f0:	08003495 	.word	0x08003495
 80033f4:	08003495 	.word	0x08003495
 80033f8:	0800347f 	.word	0x0800347f
 80033fc:	08003495 	.word	0x08003495
 8003400:	08003495 	.word	0x08003495
 8003404:	08003495 	.word	0x08003495
 8003408:	08003495 	.word	0x08003495
 800340c:	08003495 	.word	0x08003495
 8003410:	08003495 	.word	0x08003495
 8003414:	08003495 	.word	0x08003495
 8003418:	0800349d 	.word	0x0800349d
 800341c:	08003495 	.word	0x08003495
 8003420:	08003495 	.word	0x08003495
 8003424:	08003495 	.word	0x08003495
 8003428:	08003495 	.word	0x08003495
 800342c:	08003495 	.word	0x08003495
 8003430:	08003495 	.word	0x08003495
 8003434:	08003495 	.word	0x08003495
 8003438:	0800349d 	.word	0x0800349d
 800343c:	08003495 	.word	0x08003495
 8003440:	08003495 	.word	0x08003495
 8003444:	08003495 	.word	0x08003495
 8003448:	08003495 	.word	0x08003495
 800344c:	08003495 	.word	0x08003495
 8003450:	08003495 	.word	0x08003495
 8003454:	08003495 	.word	0x08003495
 8003458:	0800349d 	.word	0x0800349d
 800345c:	58024400 	.word	0x58024400
 8003460:	58024800 	.word	0x58024800
 8003464:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003468:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800346c:	3308      	adds	r3, #8
 800346e:	2101      	movs	r1, #1
 8003470:	4618      	mov	r0, r3
 8003472:	f000 ffc5 	bl	8004400 <RCCEx_PLL2_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800347c:	e00f      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800347e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003482:	3328      	adds	r3, #40	; 0x28
 8003484:	2101      	movs	r1, #1
 8003486:	4618      	mov	r0, r3
 8003488:	f001 f86c 	bl	8004564 <RCCEx_PLL3_Config>
 800348c:	4603      	mov	r3, r0
 800348e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003492:	e004      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800349a:	e000      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800349c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800349e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10b      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80034a6:	4bc0      	ldr	r3, [pc, #768]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80034a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034aa:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80034ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034b6:	4abc      	ldr	r2, [pc, #752]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80034b8:	430b      	orrs	r3, r1
 80034ba:	6553      	str	r3, [r2, #84]	; 0x54
 80034bc:	e003      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80034c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80034c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ce:	f002 0302 	and.w	r3, r2, #2
 80034d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80034dc:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80034e0:	460b      	mov	r3, r1
 80034e2:	4313      	orrs	r3, r2
 80034e4:	d043      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80034e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034ee:	2b05      	cmp	r3, #5
 80034f0:	d824      	bhi.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80034f2:	a201      	add	r2, pc, #4	; (adr r2, 80034f8 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80034f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f8:	08003545 	.word	0x08003545
 80034fc:	08003511 	.word	0x08003511
 8003500:	08003527 	.word	0x08003527
 8003504:	08003545 	.word	0x08003545
 8003508:	08003545 	.word	0x08003545
 800350c:	08003545 	.word	0x08003545
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003514:	3308      	adds	r3, #8
 8003516:	2101      	movs	r1, #1
 8003518:	4618      	mov	r0, r3
 800351a:	f000 ff71 	bl	8004400 <RCCEx_PLL2_Config>
 800351e:	4603      	mov	r3, r0
 8003520:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003524:	e00f      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003526:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800352a:	3328      	adds	r3, #40	; 0x28
 800352c:	2101      	movs	r1, #1
 800352e:	4618      	mov	r0, r3
 8003530:	f001 f818 	bl	8004564 <RCCEx_PLL3_Config>
 8003534:	4603      	mov	r3, r0
 8003536:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800353a:	e004      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003542:	e000      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8003544:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003546:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10b      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800354e:	4b96      	ldr	r3, [pc, #600]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	f023 0107 	bic.w	r1, r3, #7
 8003556:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800355a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800355e:	4a92      	ldr	r2, [pc, #584]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003560:	430b      	orrs	r3, r1
 8003562:	6553      	str	r3, [r2, #84]	; 0x54
 8003564:	e003      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003566:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800356a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800356e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003576:	f002 0304 	and.w	r3, r2, #4
 800357a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800357e:	2300      	movs	r3, #0
 8003580:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003584:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003588:	460b      	mov	r3, r1
 800358a:	4313      	orrs	r3, r2
 800358c:	d043      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800358e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003592:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003596:	2b05      	cmp	r3, #5
 8003598:	d824      	bhi.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800359a:	a201      	add	r2, pc, #4	; (adr r2, 80035a0 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800359c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a0:	080035ed 	.word	0x080035ed
 80035a4:	080035b9 	.word	0x080035b9
 80035a8:	080035cf 	.word	0x080035cf
 80035ac:	080035ed 	.word	0x080035ed
 80035b0:	080035ed 	.word	0x080035ed
 80035b4:	080035ed 	.word	0x080035ed
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035bc:	3308      	adds	r3, #8
 80035be:	2101      	movs	r1, #1
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 ff1d 	bl	8004400 <RCCEx_PLL2_Config>
 80035c6:	4603      	mov	r3, r0
 80035c8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035cc:	e00f      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035d2:	3328      	adds	r3, #40	; 0x28
 80035d4:	2101      	movs	r1, #1
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 ffc4 	bl	8004564 <RCCEx_PLL3_Config>
 80035dc:	4603      	mov	r3, r0
 80035de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035e2:	e004      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80035ea:	e000      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80035ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10b      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035f6:	4b6c      	ldr	r3, [pc, #432]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80035f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fa:	f023 0107 	bic.w	r1, r3, #7
 80035fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003602:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003606:	4a68      	ldr	r2, [pc, #416]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003608:	430b      	orrs	r3, r1
 800360a:	6593      	str	r3, [r2, #88]	; 0x58
 800360c:	e003      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003612:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003616:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800361a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361e:	f002 0320 	and.w	r3, r2, #32
 8003622:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003626:	2300      	movs	r3, #0
 8003628:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800362c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003630:	460b      	mov	r3, r1
 8003632:	4313      	orrs	r3, r2
 8003634:	d055      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003636:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800363a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800363e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003642:	d033      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003644:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003648:	d82c      	bhi.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800364a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800364e:	d02f      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003654:	d826      	bhi.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003656:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800365a:	d02b      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800365c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003660:	d820      	bhi.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003662:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003666:	d012      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800366c:	d81a      	bhi.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d022      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8003672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003676:	d115      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800367c:	3308      	adds	r3, #8
 800367e:	2100      	movs	r1, #0
 8003680:	4618      	mov	r0, r3
 8003682:	f000 febd 	bl	8004400 <RCCEx_PLL2_Config>
 8003686:	4603      	mov	r3, r0
 8003688:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800368c:	e015      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800368e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003692:	3328      	adds	r3, #40	; 0x28
 8003694:	2102      	movs	r1, #2
 8003696:	4618      	mov	r0, r3
 8003698:	f000 ff64 	bl	8004564 <RCCEx_PLL3_Config>
 800369c:	4603      	mov	r3, r0
 800369e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036a2:	e00a      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80036aa:	e006      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80036ac:	bf00      	nop
 80036ae:	e004      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80036b0:	bf00      	nop
 80036b2:	e002      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80036b4:	bf00      	nop
 80036b6:	e000      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80036b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ba:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10b      	bne.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036c2:	4b39      	ldr	r3, [pc, #228]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80036c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80036ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036d2:	4a35      	ldr	r2, [pc, #212]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80036d4:	430b      	orrs	r3, r1
 80036d6:	6553      	str	r3, [r2, #84]	; 0x54
 80036d8:	e003      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036da:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036de:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80036e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ea:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80036ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80036f2:	2300      	movs	r3, #0
 80036f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80036f8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4313      	orrs	r3, r2
 8003700:	d058      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003702:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003706:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800370a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800370e:	d033      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003710:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003714:	d82c      	bhi.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800371a:	d02f      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800371c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003720:	d826      	bhi.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003722:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003726:	d02b      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003728:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800372c:	d820      	bhi.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800372e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003732:	d012      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8003734:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003738:	d81a      	bhi.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800373a:	2b00      	cmp	r3, #0
 800373c:	d022      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800373e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003742:	d115      	bne.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003744:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003748:	3308      	adds	r3, #8
 800374a:	2100      	movs	r1, #0
 800374c:	4618      	mov	r0, r3
 800374e:	f000 fe57 	bl	8004400 <RCCEx_PLL2_Config>
 8003752:	4603      	mov	r3, r0
 8003754:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003758:	e015      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800375a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800375e:	3328      	adds	r3, #40	; 0x28
 8003760:	2102      	movs	r1, #2
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fefe 	bl	8004564 <RCCEx_PLL3_Config>
 8003768:	4603      	mov	r3, r0
 800376a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800376e:	e00a      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003776:	e006      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003778:	bf00      	nop
 800377a:	e004      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800377c:	bf00      	nop
 800377e:	e002      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003780:	bf00      	nop
 8003782:	e000      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003784:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003786:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10e      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800378e:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003792:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003796:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800379a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800379e:	4a02      	ldr	r2, [pc, #8]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6593      	str	r3, [r2, #88]	; 0x58
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80037b0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80037b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80037c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80037c4:	2300      	movs	r3, #0
 80037c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80037ca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80037ce:	460b      	mov	r3, r1
 80037d0:	4313      	orrs	r3, r2
 80037d2:	d055      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80037d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80037dc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80037e0:	d033      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80037e2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80037e6:	d82c      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80037e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ec:	d02f      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80037ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037f2:	d826      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80037f4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80037f8:	d02b      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80037fa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80037fe:	d820      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003804:	d012      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8003806:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800380a:	d81a      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800380c:	2b00      	cmp	r3, #0
 800380e:	d022      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003814:	d115      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003816:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800381a:	3308      	adds	r3, #8
 800381c:	2100      	movs	r1, #0
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fdee 	bl	8004400 <RCCEx_PLL2_Config>
 8003824:	4603      	mov	r3, r0
 8003826:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800382a:	e015      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800382c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003830:	3328      	adds	r3, #40	; 0x28
 8003832:	2102      	movs	r1, #2
 8003834:	4618      	mov	r0, r3
 8003836:	f000 fe95 	bl	8004564 <RCCEx_PLL3_Config>
 800383a:	4603      	mov	r3, r0
 800383c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003840:	e00a      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003848:	e006      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800384a:	bf00      	nop
 800384c:	e004      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800384e:	bf00      	nop
 8003850:	e002      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003852:	bf00      	nop
 8003854:	e000      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003856:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003858:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003860:	4ba1      	ldr	r3, [pc, #644]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003864:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003868:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800386c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003870:	4a9d      	ldr	r2, [pc, #628]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003872:	430b      	orrs	r3, r1
 8003874:	6593      	str	r3, [r2, #88]	; 0x58
 8003876:	e003      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003878:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800387c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003880:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003888:	f002 0308 	and.w	r3, r2, #8
 800388c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003896:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800389a:	460b      	mov	r3, r1
 800389c:	4313      	orrs	r3, r2
 800389e:	d01e      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80038a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ac:	d10c      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038b2:	3328      	adds	r3, #40	; 0x28
 80038b4:	2102      	movs	r1, #2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f000 fe54 	bl	8004564 <RCCEx_PLL3_Config>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80038c8:	4b87      	ldr	r3, [pc, #540]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80038ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038d8:	4a83      	ldr	r2, [pc, #524]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80038da:	430b      	orrs	r3, r1
 80038dc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e6:	f002 0310 	and.w	r3, r2, #16
 80038ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80038ee:	2300      	movs	r3, #0
 80038f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80038f4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80038f8:	460b      	mov	r3, r1
 80038fa:	4313      	orrs	r3, r2
 80038fc:	d01e      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80038fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003902:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800390a:	d10c      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800390c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003910:	3328      	adds	r3, #40	; 0x28
 8003912:	2102      	movs	r1, #2
 8003914:	4618      	mov	r0, r3
 8003916:	f000 fe25 	bl	8004564 <RCCEx_PLL3_Config>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003926:	4b70      	ldr	r3, [pc, #448]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800392e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003932:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003936:	4a6c      	ldr	r2, [pc, #432]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003938:	430b      	orrs	r3, r1
 800393a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800393c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003948:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800394c:	2300      	movs	r3, #0
 800394e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003952:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003956:	460b      	mov	r3, r1
 8003958:	4313      	orrs	r3, r2
 800395a:	d03e      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800395c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003960:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003964:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003968:	d022      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800396a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800396e:	d81b      	bhi.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8003974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003978:	d00b      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800397a:	e015      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800397c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003980:	3308      	adds	r3, #8
 8003982:	2100      	movs	r1, #0
 8003984:	4618      	mov	r0, r3
 8003986:	f000 fd3b 	bl	8004400 <RCCEx_PLL2_Config>
 800398a:	4603      	mov	r3, r0
 800398c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003990:	e00f      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003992:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003996:	3328      	adds	r3, #40	; 0x28
 8003998:	2102      	movs	r1, #2
 800399a:	4618      	mov	r0, r3
 800399c:	f000 fde2 	bl	8004564 <RCCEx_PLL3_Config>
 80039a0:	4603      	mov	r3, r0
 80039a2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039a6:	e004      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80039ae:	e000      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 80039b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10b      	bne.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039ba:	4b4b      	ldr	r3, [pc, #300]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80039bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039be:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80039c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80039ca:	4a47      	ldr	r2, [pc, #284]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80039cc:	430b      	orrs	r3, r1
 80039ce:	6593      	str	r3, [r2, #88]	; 0x58
 80039d0:	e003      	b.n	80039da <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039d6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80039e6:	67bb      	str	r3, [r7, #120]	; 0x78
 80039e8:	2300      	movs	r3, #0
 80039ea:	67fb      	str	r3, [r7, #124]	; 0x7c
 80039ec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80039f0:	460b      	mov	r3, r1
 80039f2:	4313      	orrs	r3, r2
 80039f4:	d03b      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80039f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003a02:	d01f      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8003a04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003a08:	d818      	bhi.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a0e:	d003      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8003a10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a14:	d007      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8003a16:	e011      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a18:	4b33      	ldr	r3, [pc, #204]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1c:	4a32      	ldr	r2, [pc, #200]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a24:	e00f      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a2a:	3328      	adds	r3, #40	; 0x28
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 fd98 	bl	8004564 <RCCEx_PLL3_Config>
 8003a34:	4603      	mov	r3, r0
 8003a36:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a3a:	e004      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003a42:	e000      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8003a44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a46:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10b      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a4e:	4b26      	ldr	r3, [pc, #152]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a52:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003a56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5e:	4a22      	ldr	r2, [pc, #136]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a60:	430b      	orrs	r3, r1
 8003a62:	6553      	str	r3, [r2, #84]	; 0x54
 8003a64:	e003      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a66:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a6a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003a6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8003a7a:	673b      	str	r3, [r7, #112]	; 0x70
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	677b      	str	r3, [r7, #116]	; 0x74
 8003a80:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003a84:	460b      	mov	r3, r1
 8003a86:	4313      	orrs	r3, r2
 8003a88:	d034      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003a8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8003a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a98:	d007      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8003a9a:	e011      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a9c:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa0:	4a11      	ldr	r2, [pc, #68]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003aa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003aa8:	e00e      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003aaa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003aae:	3308      	adds	r3, #8
 8003ab0:	2102      	movs	r1, #2
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 fca4 	bl	8004400 <RCCEx_PLL2_Config>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003abe:	e003      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10d      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ad8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ade:	4a02      	ldr	r2, [pc, #8]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ae4:	e006      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8003ae6:	bf00      	nop
 8003ae8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003af0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003b00:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b02:	2300      	movs	r3, #0
 8003b04:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b06:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	d00c      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b14:	3328      	adds	r3, #40	; 0x28
 8003b16:	2102      	movs	r1, #2
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 fd23 	bl	8004564 <RCCEx_PLL3_Config>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d002      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b32:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8003b36:	663b      	str	r3, [r7, #96]	; 0x60
 8003b38:	2300      	movs	r3, #0
 8003b3a:	667b      	str	r3, [r7, #100]	; 0x64
 8003b3c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003b40:	460b      	mov	r3, r1
 8003b42:	4313      	orrs	r3, r2
 8003b44:	d038      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b52:	d018      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8003b54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b58:	d811      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b5e:	d014      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8003b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b64:	d80b      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d011      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8003b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b6e:	d106      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b70:	4bc3      	ldr	r3, [pc, #780]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	4ac2      	ldr	r2, [pc, #776]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003b76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b7c:	e008      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003b84:	e004      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003b86:	bf00      	nop
 8003b88:	e002      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003b8a:	bf00      	nop
 8003b8c:	e000      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b90:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10b      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b98:	4bb9      	ldr	r3, [pc, #740]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ba0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba8:	4ab5      	ldr	r2, [pc, #724]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003baa:	430b      	orrs	r3, r1
 8003bac:	6553      	str	r3, [r2, #84]	; 0x54
 8003bae:	e003      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003bb4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8003bc4:	65bb      	str	r3, [r7, #88]	; 0x58
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8003bce:	460b      	mov	r3, r1
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	d009      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bd4:	4baa      	ldr	r3, [pc, #680]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003bdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003be0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003be2:	4aa7      	ldr	r2, [pc, #668]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003be4:	430b      	orrs	r3, r1
 8003be6:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8003bf4:	653b      	str	r3, [r7, #80]	; 0x50
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	657b      	str	r3, [r7, #84]	; 0x54
 8003bfa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4313      	orrs	r3, r2
 8003c02:	d009      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c04:	4b9e      	ldr	r3, [pc, #632]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c08:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8003c0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c12:	4a9b      	ldr	r2, [pc, #620]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c14:	430b      	orrs	r3, r1
 8003c16:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003c18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003c24:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c26:	2300      	movs	r3, #0
 8003c28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c2a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	d009      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8003c34:	4b92      	ldr	r3, [pc, #584]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c38:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 8003c3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c42:	4a8f      	ldr	r2, [pc, #572]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8003c54:	643b      	str	r3, [r7, #64]	; 0x40
 8003c56:	2300      	movs	r3, #0
 8003c58:	647b      	str	r3, [r7, #68]	; 0x44
 8003c5a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4313      	orrs	r3, r2
 8003c62:	d00e      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c64:	4b86      	ldr	r3, [pc, #536]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	4a85      	ldr	r2, [pc, #532]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c6e:	6113      	str	r3, [r2, #16]
 8003c70:	4b83      	ldr	r3, [pc, #524]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c72:	6919      	ldr	r1, [r3, #16]
 8003c74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c78:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003c7c:	4a80      	ldr	r2, [pc, #512]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c7e:	430b      	orrs	r3, r1
 8003c80:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8a:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8003c8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c90:	2300      	movs	r3, #0
 8003c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c94:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	d009      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c9e:	4b78      	ldr	r3, [pc, #480]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ca2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003ca6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cac:	4a74      	ldr	r2, [pc, #464]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003cae:	430b      	orrs	r3, r1
 8003cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cba:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8003cbe:	633b      	str	r3, [r7, #48]	; 0x30
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	637b      	str	r3, [r7, #52]	; 0x34
 8003cc4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	d00a      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cce:	4b6c      	ldr	r3, [pc, #432]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd2:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8003cd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cde:	4a68      	ldr	r2, [pc, #416]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003ce4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	2100      	movs	r1, #0
 8003cee:	62b9      	str	r1, [r7, #40]	; 0x28
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cf6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	d011      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d04:	3308      	adds	r3, #8
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fb79 	bl	8004400 <RCCEx_PLL2_Config>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003d14:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d20:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	6239      	str	r1, [r7, #32]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
 8003d36:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	d011      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d44:	3308      	adds	r3, #8
 8003d46:	2101      	movs	r1, #1
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f000 fb59 	bl	8004400 <RCCEx_PLL2_Config>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003d54:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d60:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	61b9      	str	r1, [r7, #24]
 8003d70:	f003 0304 	and.w	r3, r3, #4
 8003d74:	61fb      	str	r3, [r7, #28]
 8003d76:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	d011      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d84:	3308      	adds	r3, #8
 8003d86:	2102      	movs	r1, #2
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fb39 	bl	8004400 <RCCEx_PLL2_Config>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003d94:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003da0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003da4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	2100      	movs	r1, #0
 8003dae:	6139      	str	r1, [r7, #16]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	617b      	str	r3, [r7, #20]
 8003db6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	d011      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003dc4:	3328      	adds	r3, #40	; 0x28
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fbcb 	bl	8004564 <RCCEx_PLL3_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 8003dd4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ddc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003de0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003de4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	2100      	movs	r1, #0
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	f003 0310 	and.w	r3, r3, #16
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	d011      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e04:	3328      	adds	r3, #40	; 0x28
 8003e06:	2101      	movs	r1, #1
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 fbab 	bl	8004564 <RCCEx_PLL3_Config>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003e14:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e20:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	6039      	str	r1, [r7, #0]
 8003e30:	f003 0320 	and.w	r3, r3, #32
 8003e34:	607b      	str	r3, [r7, #4]
 8003e36:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	d011      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e44:	3328      	adds	r3, #40	; 0x28
 8003e46:	2102      	movs	r1, #2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 fb8b 	bl	8004564 <RCCEx_PLL3_Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003e54:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e60:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8003e64:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e000      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7e:	bf00      	nop
 8003e80:	58024400 	.word	0x58024400

08003e84 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003e88:	f7fe fde2 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	091b      	lsrs	r3, r3, #4
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	4904      	ldr	r1, [pc, #16]	; (8003eac <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003e9a:	5ccb      	ldrb	r3, [r1, r3]
 8003e9c:	f003 031f 	and.w	r3, r3, #31
 8003ea0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	58024400 	.word	0x58024400
 8003eac:	080096e4 	.word	0x080096e4

08003eb0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b089      	sub	sp, #36	; 0x24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003eb8:	4ba1      	ldr	r3, [pc, #644]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ebc:	f003 0303 	and.w	r3, r3, #3
 8003ec0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003ec2:	4b9f      	ldr	r3, [pc, #636]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec6:	0b1b      	lsrs	r3, r3, #12
 8003ec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ecc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ece:	4b9c      	ldr	r3, [pc, #624]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	091b      	lsrs	r3, r3, #4
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003eda:	4b99      	ldr	r3, [pc, #612]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ede:	08db      	lsrs	r3, r3, #3
 8003ee0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	fb02 f303 	mul.w	r3, r2, r3
 8003eea:	ee07 3a90 	vmov	s15, r3
 8003eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 8111 	beq.w	8004120 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	f000 8083 	beq.w	800400c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	f200 80a1 	bhi.w	8004050 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d056      	beq.n	8003fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003f1a:	e099      	b.n	8004050 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f1c:	4b88      	ldr	r3, [pc, #544]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d02d      	beq.n	8003f84 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f28:	4b85      	ldr	r3, [pc, #532]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	08db      	lsrs	r3, r3, #3
 8003f2e:	f003 0303 	and.w	r3, r3, #3
 8003f32:	4a84      	ldr	r2, [pc, #528]	; (8004144 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003f34:	fa22 f303 	lsr.w	r3, r2, r3
 8003f38:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	ee07 3a90 	vmov	s15, r3
 8003f40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	ee07 3a90 	vmov	s15, r3
 8003f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f52:	4b7b      	ldr	r3, [pc, #492]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f62:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f66:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f7e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003f82:	e087      	b.n	8004094 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	ee07 3a90 	vmov	s15, r3
 8003f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f8e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800414c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f96:	4b6a      	ldr	r3, [pc, #424]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003faa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003fae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fc6:	e065      	b.n	8004094 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	ee07 3a90 	vmov	s15, r3
 8003fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fd2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fda:	4b59      	ldr	r3, [pc, #356]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe2:	ee07 3a90 	vmov	s15, r3
 8003fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fea:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ffa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004006:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800400a:	e043      	b.n	8004094 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004016:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004154 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800401a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800401e:	4b48      	ldr	r3, [pc, #288]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004026:	ee07 3a90 	vmov	s15, r3
 800402a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800402e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004032:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800403a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800403e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800404e:	e021      	b.n	8004094 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800405e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004062:	4b37      	ldr	r3, [pc, #220]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406a:	ee07 3a90 	vmov	s15, r3
 800406e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004072:	ed97 6a03 	vldr	s12, [r7, #12]
 8004076:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800407a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004082:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004086:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004092:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004094:	4b2a      	ldr	r3, [pc, #168]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	0a5b      	lsrs	r3, r3, #9
 800409a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800409e:	ee07 3a90 	vmov	s15, r3
 80040a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80040b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ba:	ee17 2a90 	vmov	r2, s15
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80040c2:	4b1f      	ldr	r3, [pc, #124]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c6:	0c1b      	lsrs	r3, r3, #16
 80040c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040cc:	ee07 3a90 	vmov	s15, r3
 80040d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80040e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040e8:	ee17 2a90 	vmov	r2, s15
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80040f0:	4b13      	ldr	r3, [pc, #76]	; (8004140 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f4:	0e1b      	lsrs	r3, r3, #24
 80040f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040fa:	ee07 3a90 	vmov	s15, r3
 80040fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004102:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004106:	ee37 7a87 	vadd.f32	s14, s15, s14
 800410a:	edd7 6a07 	vldr	s13, [r7, #28]
 800410e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004112:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004116:	ee17 2a90 	vmov	r2, s15
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800411e:	e008      	b.n	8004132 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	609a      	str	r2, [r3, #8]
}
 8004132:	bf00      	nop
 8004134:	3724      	adds	r7, #36	; 0x24
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	58024400 	.word	0x58024400
 8004144:	03d09000 	.word	0x03d09000
 8004148:	46000000 	.word	0x46000000
 800414c:	4c742400 	.word	0x4c742400
 8004150:	4a742400 	.word	0x4a742400
 8004154:	4af42400 	.word	0x4af42400

08004158 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004158:	b480      	push	{r7}
 800415a:	b089      	sub	sp, #36	; 0x24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004160:	4ba1      	ldr	r3, [pc, #644]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800416a:	4b9f      	ldr	r3, [pc, #636]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800416c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416e:	0d1b      	lsrs	r3, r3, #20
 8004170:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004174:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004176:	4b9c      	ldr	r3, [pc, #624]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004182:	4b99      	ldr	r3, [pc, #612]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004186:	08db      	lsrs	r3, r3, #3
 8004188:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	fb02 f303 	mul.w	r3, r2, r3
 8004192:	ee07 3a90 	vmov	s15, r3
 8004196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800419a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 8111 	beq.w	80043c8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	f000 8083 	beq.w	80042b4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	f200 80a1 	bhi.w	80042f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d056      	beq.n	8004270 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80041c2:	e099      	b.n	80042f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041c4:	4b88      	ldr	r3, [pc, #544]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d02d      	beq.n	800422c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041d0:	4b85      	ldr	r3, [pc, #532]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	08db      	lsrs	r3, r3, #3
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	4a84      	ldr	r2, [pc, #528]	; (80043ec <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	ee07 3a90 	vmov	s15, r3
 80041e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	ee07 3a90 	vmov	s15, r3
 80041f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041fa:	4b7b      	ldr	r3, [pc, #492]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004202:	ee07 3a90 	vmov	s15, r3
 8004206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800420a:	ed97 6a03 	vldr	s12, [r7, #12]
 800420e:	eddf 5a78 	vldr	s11, [pc, #480]	; 80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800421a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800421e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004226:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800422a:	e087      	b.n	800433c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	ee07 3a90 	vmov	s15, r3
 8004232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004236:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80043f4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800423a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800423e:	4b6a      	ldr	r3, [pc, #424]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004246:	ee07 3a90 	vmov	s15, r3
 800424a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004252:	eddf 5a67 	vldr	s11, [pc, #412]	; 80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800425a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800425e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800426a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800426e:	e065      	b.n	800433c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	ee07 3a90 	vmov	s15, r3
 8004276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800427a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800427e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004282:	4b59      	ldr	r3, [pc, #356]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004292:	ed97 6a03 	vldr	s12, [r7, #12]
 8004296:	eddf 5a56 	vldr	s11, [pc, #344]	; 80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800429a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800429e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042b2:	e043      	b.n	800433c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042be:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80043fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80042c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042c6:	4b48      	ldr	r3, [pc, #288]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80042da:	eddf 5a45 	vldr	s11, [pc, #276]	; 80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042f6:	e021      	b.n	800433c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004302:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800430a:	4b37      	ldr	r3, [pc, #220]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431a:	ed97 6a03 	vldr	s12, [r7, #12]
 800431e:	eddf 5a34 	vldr	s11, [pc, #208]	; 80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800432a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800432e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004336:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800433a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800433c:	4b2a      	ldr	r3, [pc, #168]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	0a5b      	lsrs	r3, r3, #9
 8004342:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004346:	ee07 3a90 	vmov	s15, r3
 800434a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800434e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004352:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004356:	edd7 6a07 	vldr	s13, [r7, #28]
 800435a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800435e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004362:	ee17 2a90 	vmov	r2, s15
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800436a:	4b1f      	ldr	r3, [pc, #124]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	0c1b      	lsrs	r3, r3, #16
 8004370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004374:	ee07 3a90 	vmov	s15, r3
 8004378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004380:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004384:	edd7 6a07 	vldr	s13, [r7, #28]
 8004388:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800438c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004390:	ee17 2a90 	vmov	r2, s15
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004398:	4b13      	ldr	r3, [pc, #76]	; (80043e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800439a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439c:	0e1b      	lsrs	r3, r3, #24
 800439e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043a2:	ee07 3a90 	vmov	s15, r3
 80043a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80043ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80043b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043be:	ee17 2a90 	vmov	r2, s15
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80043c6:	e008      	b.n	80043da <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	609a      	str	r2, [r3, #8]
}
 80043da:	bf00      	nop
 80043dc:	3724      	adds	r7, #36	; 0x24
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	58024400 	.word	0x58024400
 80043ec:	03d09000 	.word	0x03d09000
 80043f0:	46000000 	.word	0x46000000
 80043f4:	4c742400 	.word	0x4c742400
 80043f8:	4a742400 	.word	0x4a742400
 80043fc:	4af42400 	.word	0x4af42400

08004400 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800440e:	4b53      	ldr	r3, [pc, #332]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	2b03      	cmp	r3, #3
 8004418:	d101      	bne.n	800441e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e099      	b.n	8004552 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800441e:	4b4f      	ldr	r3, [pc, #316]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a4e      	ldr	r2, [pc, #312]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004424:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442a:	f7fd f877 	bl	800151c <HAL_GetTick>
 800442e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004430:	e008      	b.n	8004444 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004432:	f7fd f873 	bl	800151c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e086      	b.n	8004552 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004444:	4b45      	ldr	r3, [pc, #276]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1f0      	bne.n	8004432 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004450:	4b42      	ldr	r3, [pc, #264]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004454:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	031b      	lsls	r3, r3, #12
 800445e:	493f      	ldr	r1, [pc, #252]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004460:	4313      	orrs	r3, r2
 8004462:	628b      	str	r3, [r1, #40]	; 0x28
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	3b01      	subs	r3, #1
 800446a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	3b01      	subs	r3, #1
 8004474:	025b      	lsls	r3, r3, #9
 8004476:	b29b      	uxth	r3, r3
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	3b01      	subs	r3, #1
 8004480:	041b      	lsls	r3, r3, #16
 8004482:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	3b01      	subs	r3, #1
 800448e:	061b      	lsls	r3, r3, #24
 8004490:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004494:	4931      	ldr	r1, [pc, #196]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004496:	4313      	orrs	r3, r2
 8004498:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800449a:	4b30      	ldr	r3, [pc, #192]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 800449c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	492d      	ldr	r1, [pc, #180]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80044ac:	4b2b      	ldr	r3, [pc, #172]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b0:	f023 0220 	bic.w	r2, r3, #32
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	4928      	ldr	r1, [pc, #160]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80044be:	4b27      	ldr	r3, [pc, #156]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c2:	4a26      	ldr	r2, [pc, #152]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044c4:	f023 0310 	bic.w	r3, r3, #16
 80044c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80044ca:	4b24      	ldr	r3, [pc, #144]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044ce:	4b24      	ldr	r3, [pc, #144]	; (8004560 <RCCEx_PLL2_Config+0x160>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	69d2      	ldr	r2, [r2, #28]
 80044d6:	00d2      	lsls	r2, r2, #3
 80044d8:	4920      	ldr	r1, [pc, #128]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80044de:	4b1f      	ldr	r3, [pc, #124]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e2:	4a1e      	ldr	r2, [pc, #120]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044e4:	f043 0310 	orr.w	r3, r3, #16
 80044e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d106      	bne.n	80044fe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80044f0:	4b1a      	ldr	r3, [pc, #104]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f4:	4a19      	ldr	r2, [pc, #100]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 80044f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80044fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80044fc:	e00f      	b.n	800451e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d106      	bne.n	8004512 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004504:	4b15      	ldr	r3, [pc, #84]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004508:	4a14      	ldr	r2, [pc, #80]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 800450a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800450e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004510:	e005      	b.n	800451e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004512:	4b12      	ldr	r3, [pc, #72]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004516:	4a11      	ldr	r2, [pc, #68]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004518:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800451c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800451e:	4b0f      	ldr	r3, [pc, #60]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a0e      	ldr	r2, [pc, #56]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004524:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004528:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452a:	f7fc fff7 	bl	800151c <HAL_GetTick>
 800452e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004530:	e008      	b.n	8004544 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004532:	f7fc fff3 	bl	800151c <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e006      	b.n	8004552 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004544:	4b05      	ldr	r3, [pc, #20]	; (800455c <RCCEx_PLL2_Config+0x15c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004550:	7bfb      	ldrb	r3, [r7, #15]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	58024400 	.word	0x58024400
 8004560:	ffff0007 	.word	0xffff0007

08004564 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004572:	4b53      	ldr	r3, [pc, #332]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	2b03      	cmp	r3, #3
 800457c:	d101      	bne.n	8004582 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e099      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004582:	4b4f      	ldr	r3, [pc, #316]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a4e      	ldr	r2, [pc, #312]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800458c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800458e:	f7fc ffc5 	bl	800151c <HAL_GetTick>
 8004592:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004594:	e008      	b.n	80045a8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004596:	f7fc ffc1 	bl	800151c <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e086      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045a8:	4b45      	ldr	r3, [pc, #276]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1f0      	bne.n	8004596 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80045b4:	4b42      	ldr	r3, [pc, #264]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	051b      	lsls	r3, r3, #20
 80045c2:	493f      	ldr	r1, [pc, #252]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	628b      	str	r3, [r1, #40]	; 0x28
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	025b      	lsls	r3, r3, #9
 80045da:	b29b      	uxth	r3, r3
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	041b      	lsls	r3, r3, #16
 80045e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	061b      	lsls	r3, r3, #24
 80045f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80045f8:	4931      	ldr	r1, [pc, #196]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80045fe:	4b30      	ldr	r3, [pc, #192]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	492d      	ldr	r1, [pc, #180]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800460c:	4313      	orrs	r3, r2
 800460e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004610:	4b2b      	ldr	r3, [pc, #172]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004614:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	4928      	ldr	r1, [pc, #160]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800461e:	4313      	orrs	r3, r2
 8004620:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004622:	4b27      	ldr	r3, [pc, #156]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004626:	4a26      	ldr	r2, [pc, #152]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800462c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800462e:	4b24      	ldr	r3, [pc, #144]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004632:	4b24      	ldr	r3, [pc, #144]	; (80046c4 <RCCEx_PLL3_Config+0x160>)
 8004634:	4013      	ands	r3, r2
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	69d2      	ldr	r2, [r2, #28]
 800463a:	00d2      	lsls	r2, r2, #3
 800463c:	4920      	ldr	r1, [pc, #128]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800463e:	4313      	orrs	r3, r2
 8004640:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004642:	4b1f      	ldr	r3, [pc, #124]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	4a1e      	ldr	r2, [pc, #120]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800464c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d106      	bne.n	8004662 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004654:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004658:	4a19      	ldr	r2, [pc, #100]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800465a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800465e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004660:	e00f      	b.n	8004682 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d106      	bne.n	8004676 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004668:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	4a14      	ldr	r2, [pc, #80]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800466e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004672:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004674:	e005      	b.n	8004682 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004676:	4b12      	ldr	r3, [pc, #72]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467a:	4a11      	ldr	r2, [pc, #68]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800467c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004680:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004682:	4b0f      	ldr	r3, [pc, #60]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a0e      	ldr	r2, [pc, #56]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800468c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800468e:	f7fc ff45 	bl	800151c <HAL_GetTick>
 8004692:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004694:	e008      	b.n	80046a8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004696:	f7fc ff41 	bl	800151c <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d901      	bls.n	80046a8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e006      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0f0      	beq.n	8004696 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	58024400 	.word	0x58024400
 80046c4:	ffff0007 	.word	0xffff0007

080046c8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e10f      	b.n	80048fa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a87      	ldr	r2, [pc, #540]	; (8004904 <HAL_SPI_Init+0x23c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00f      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a86      	ldr	r2, [pc, #536]	; (8004908 <HAL_SPI_Init+0x240>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00a      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a84      	ldr	r2, [pc, #528]	; (800490c <HAL_SPI_Init+0x244>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d005      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	2b0f      	cmp	r3, #15
 8004704:	d901      	bls.n	800470a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e0f7      	b.n	80048fa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 fbea 	bl	8004ee4 <SPI_GetPacketSize>
 8004710:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a7b      	ldr	r2, [pc, #492]	; (8004904 <HAL_SPI_Init+0x23c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d00c      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a79      	ldr	r2, [pc, #484]	; (8004908 <HAL_SPI_Init+0x240>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d007      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a78      	ldr	r2, [pc, #480]	; (800490c <HAL_SPI_Init+0x244>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d002      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2b08      	cmp	r3, #8
 8004734:	d811      	bhi.n	800475a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800473a:	4a72      	ldr	r2, [pc, #456]	; (8004904 <HAL_SPI_Init+0x23c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d009      	beq.n	8004754 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a70      	ldr	r2, [pc, #448]	; (8004908 <HAL_SPI_Init+0x240>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d004      	beq.n	8004754 <HAL_SPI_Init+0x8c>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a6f      	ldr	r2, [pc, #444]	; (800490c <HAL_SPI_Init+0x244>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d104      	bne.n	800475e <HAL_SPI_Init+0x96>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b10      	cmp	r3, #16
 8004758:	d901      	bls.n	800475e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e0cd      	b.n	80048fa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fc fbc8 	bl	8000f08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0201 	bic.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800479a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047a4:	d119      	bne.n	80047da <HAL_SPI_Init+0x112>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047ae:	d103      	bne.n	80047b8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10c      	bne.n	80047da <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80047c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047c8:	d107      	bne.n	80047da <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00f      	beq.n	8004806 <HAL_SPI_Init+0x13e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	2b06      	cmp	r3, #6
 80047ec:	d90b      	bls.n	8004806 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e007      	b.n	8004816 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69da      	ldr	r2, [r3, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481e:	431a      	orrs	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004828:	ea42 0103 	orr.w	r1, r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	431a      	orrs	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004876:	ea42 0103 	orr.w	r1, r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d113      	bne.n	80048b6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048a0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048b4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0201 	bic.w	r2, r2, #1
 80048c4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40013000 	.word	0x40013000
 8004908:	40003800 	.word	0x40003800
 800490c:	40003c00 	.word	0x40003c00

08004910 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08c      	sub	sp, #48	; 0x30
 8004914:	af02      	add	r7, sp, #8
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800491e:	2300      	movs	r3, #0
 8004920:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3320      	adds	r3, #32
 800492a:	61fb      	str	r3, [r7, #28]
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	3330      	adds	r3, #48	; 0x30
 8004932:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_SPI_TransmitReceive+0x32>
 800493e:	2302      	movs	r3, #2
 8004940:	e1fd      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800494a:	f7fc fde7 	bl	800151c <HAL_GetTick>
 800494e:	6178      	str	r0, [r7, #20]

  initial_TxXferCount = Size;
 8004950:	887b      	ldrh	r3, [r7, #2]
 8004952:	84fb      	strh	r3, [r7, #38]	; 0x26
  initial_RxXferCount = Size;
 8004954:	887b      	ldrh	r3, [r7, #2]
 8004956:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (hspi->State != HAL_SPI_STATE_READY)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b01      	cmp	r3, #1
 8004962:	d009      	beq.n	8004978 <HAL_SPI_TransmitReceive+0x68>
  {
    errorcode = HAL_BUSY;
 8004964:	2302      	movs	r3, #2
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004972:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004976:	e1e2      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <HAL_SPI_TransmitReceive+0x7a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <HAL_SPI_TransmitReceive+0x7a>
 8004984:	887b      	ldrh	r3, [r7, #2]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004998:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800499c:	e1cf      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2205      	movs	r2, #5
 80049a2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	887a      	ldrh	r2, [r7, #2]
 80049b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	887a      	ldrh	r2, [r7, #2]
 80049c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	887a      	ldrh	r2, [r7, #2]
 80049ce:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	887a      	ldrh	r2, [r7, #2]
 80049d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68da      	ldr	r2, [r3, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 80049f4:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	4b82      	ldr	r3, [pc, #520]	; (8004c08 <HAL_SPI_TransmitReceive+0x2f8>)
 80049fe:	4013      	ands	r3, r2
 8004a00:	8879      	ldrh	r1, [r7, #2]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	430b      	orrs	r3, r1
 8004a08:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a22:	d107      	bne.n	8004a34 <HAL_SPI_TransmitReceive+0x124>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b0f      	cmp	r3, #15
 8004a3a:	d970      	bls.n	8004b1e <HAL_SPI_TransmitReceive+0x20e>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004a3c:	e068      	b.n	8004b10 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d11a      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x172>
 8004a4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d017      	beq.n	8004a82 <HAL_SPI_TransmitReceive+0x172>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6812      	ldr	r2, [r2, #0]
 8004a5c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a62:	1d1a      	adds	r2, r3, #4
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004a80:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695a      	ldr	r2, [r3, #20]
 8004a88:	f248 0308 	movw	r3, #32776	; 0x8008
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d01a      	beq.n	8004ac8 <HAL_SPI_TransmitReceive+0x1b8>
 8004a92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d017      	beq.n	8004ac8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004aa0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004aa2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004aa8:	1d1a      	adds	r2, r3, #4
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004ac6:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ac8:	f7fc fd28 	bl	800151c <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d803      	bhi.n	8004ae0 <HAL_SPI_TransmitReceive+0x1d0>
 8004ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ade:	d102      	bne.n	8004ae6 <HAL_SPI_TransmitReceive+0x1d6>
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d114      	bne.n	8004b10 <HAL_SPI_TransmitReceive+0x200>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f92e 	bl	8004d48 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004afa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e116      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004b10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d193      	bne.n	8004a3e <HAL_SPI_TransmitReceive+0x12e>
 8004b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d190      	bne.n	8004a3e <HAL_SPI_TransmitReceive+0x12e>
 8004b1c:	e0e8      	b.n	8004cf0 <HAL_SPI_TransmitReceive+0x3e0>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	2b07      	cmp	r3, #7
 8004b24:	f240 80de 	bls.w	8004ce4 <HAL_SPI_TransmitReceive+0x3d4>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004b28:	e066      	b.n	8004bf8 <HAL_SPI_TransmitReceive+0x2e8>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d119      	bne.n	8004b6c <HAL_SPI_TransmitReceive+0x25c>
 8004b38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d016      	beq.n	8004b6c <HAL_SPI_TransmitReceive+0x25c>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b42:	881a      	ldrh	r2, [r3, #0]
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4c:	1c9a      	adds	r2, r3, #2
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004b6a:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d11a      	bne.n	8004bb0 <HAL_SPI_TransmitReceive+0x2a0>
 8004b7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d017      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x2a0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	8812      	ldrh	r2, [r2, #0]
 8004b88:	b292      	uxth	r2, r2
 8004b8a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b90:	1c9a      	adds	r2, r3, #2
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004bae:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bb0:	f7fc fcb4 	bl	800151c <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d803      	bhi.n	8004bc8 <HAL_SPI_TransmitReceive+0x2b8>
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc6:	d102      	bne.n	8004bce <HAL_SPI_TransmitReceive+0x2be>
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d114      	bne.n	8004bf8 <HAL_SPI_TransmitReceive+0x2e8>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f8ba 	bl	8004d48 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004be2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e0a2      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004bf8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d195      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x21a>
 8004bfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d192      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x21a>
 8004c04:	e074      	b.n	8004cf0 <HAL_SPI_TransmitReceive+0x3e0>
 8004c06:	bf00      	nop
 8004c08:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d11b      	bne.n	8004c52 <HAL_SPI_TransmitReceive+0x342>
 8004c1a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d018      	beq.n	8004c52 <HAL_SPI_TransmitReceive+0x342>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3320      	adds	r3, #32
 8004c2a:	7812      	ldrb	r2, [r2, #0]
 8004c2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004c50:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d11d      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x38c>
 8004c60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01a      	beq.n	8004c9c <HAL_SPI_TransmitReceive+0x38c>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c72:	7812      	ldrb	r2, [r2, #0]
 8004c74:	b2d2      	uxtb	r2, r2
 8004c76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004c9a:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c9c:	f7fc fc3e 	bl	800151c <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d803      	bhi.n	8004cb4 <HAL_SPI_TransmitReceive+0x3a4>
 8004cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb2:	d102      	bne.n	8004cba <HAL_SPI_TransmitReceive+0x3aa>
 8004cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d114      	bne.n	8004ce4 <HAL_SPI_TransmitReceive+0x3d4>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f000 f844 	bl	8004d48 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e02c      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004ce4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d190      	bne.n	8004c0c <HAL_SPI_TransmitReceive+0x2fc>
 8004cea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d18d      	bne.n	8004c0c <HAL_SPI_TransmitReceive+0x2fc>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2108      	movs	r1, #8
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 f8c4 	bl	8004e88 <SPI_WaitOnFlagUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <HAL_SPI_TransmitReceive+0x406>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d0c:	f043 0220 	orr.w	r2, r3, #32
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 f816 	bl	8004d48 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_SPI_TransmitReceive+0x42a>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e001      	b.n	8004d3e <HAL_SPI_TransmitReceive+0x42e>
  }
  return errorcode;
 8004d3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3728      	adds	r7, #40	; 0x28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop

08004d48 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0208 	orr.w	r2, r2, #8
 8004d66:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699a      	ldr	r2, [r3, #24]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0210 	orr.w	r2, r2, #16
 8004d76:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0201 	bic.w	r2, r2, #1
 8004d86:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6919      	ldr	r1, [r3, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	4b3c      	ldr	r3, [pc, #240]	; (8004e84 <SPI_CloseTransfer+0x13c>)
 8004d94:	400b      	ands	r3, r1
 8004d96:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004da6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d014      	beq.n	8004dde <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0320 	and.w	r3, r3, #32
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00f      	beq.n	8004dde <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dc4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	699a      	ldr	r2, [r3, #24]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f042 0220 	orr.w	r2, r2, #32
 8004ddc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b03      	cmp	r3, #3
 8004de8:	d014      	beq.n	8004e14 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00f      	beq.n	8004e14 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dfa:	f043 0204 	orr.w	r2, r3, #4
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699a      	ldr	r2, [r3, #24]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e12:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00f      	beq.n	8004e3e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e24:	f043 0201 	orr.w	r2, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	699a      	ldr	r2, [r3, #24]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e3c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00f      	beq.n	8004e68 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e4e:	f043 0208 	orr.w	r2, r3, #8
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e66:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8004e78:	bf00      	nop
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	fffffc90 	.word	0xfffffc90

08004e88 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	603b      	str	r3, [r7, #0]
 8004e94:	4613      	mov	r3, r2
 8004e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004e98:	e010      	b.n	8004ebc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e9a:	f7fc fb3f 	bl	800151c <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d803      	bhi.n	8004eb2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb0:	d102      	bne.n	8004eb8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e00f      	b.n	8004edc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695a      	ldr	r2, [r3, #20]
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	bf0c      	ite	eq
 8004ecc:	2301      	moveq	r3, #1
 8004ece:	2300      	movne	r3, #0
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	79fb      	ldrb	r3, [r7, #7]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d0df      	beq.n	8004e9a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef0:	095b      	lsrs	r3, r3, #5
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	3301      	adds	r3, #1
 8004efc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	3307      	adds	r3, #7
 8004f02:	08db      	lsrs	r3, r3, #3
 8004f04:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	fb02 f303 	mul.w	r3, r2, r3
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b082      	sub	sp, #8
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e049      	b.n	8004fc0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d106      	bne.n	8004f46 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7fc f849 	bl	8000fd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2202      	movs	r2, #2
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3304      	adds	r3, #4
 8004f56:	4619      	mov	r1, r3
 8004f58:	4610      	mov	r0, r2
 8004f5a:	f000 f99d 	bl	8005298 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d001      	beq.n	8004fe0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e04c      	b.n	800507a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a26      	ldr	r2, [pc, #152]	; (8005088 <HAL_TIM_Base_Start+0xc0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d022      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffa:	d01d      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a22      	ldr	r2, [pc, #136]	; (800508c <HAL_TIM_Base_Start+0xc4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d018      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a21      	ldr	r2, [pc, #132]	; (8005090 <HAL_TIM_Base_Start+0xc8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d013      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1f      	ldr	r2, [pc, #124]	; (8005094 <HAL_TIM_Base_Start+0xcc>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d00e      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a1e      	ldr	r2, [pc, #120]	; (8005098 <HAL_TIM_Base_Start+0xd0>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d009      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1c      	ldr	r2, [pc, #112]	; (800509c <HAL_TIM_Base_Start+0xd4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d004      	beq.n	8005038 <HAL_TIM_Base_Start+0x70>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a1b      	ldr	r2, [pc, #108]	; (80050a0 <HAL_TIM_Base_Start+0xd8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d115      	bne.n	8005064 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	689a      	ldr	r2, [r3, #8]
 800503e:	4b19      	ldr	r3, [pc, #100]	; (80050a4 <HAL_TIM_Base_Start+0xdc>)
 8005040:	4013      	ands	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2b06      	cmp	r3, #6
 8005048:	d015      	beq.n	8005076 <HAL_TIM_Base_Start+0xae>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005050:	d011      	beq.n	8005076 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0201 	orr.w	r2, r2, #1
 8005060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005062:	e008      	b.n	8005076 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	e000      	b.n	8005078 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005076:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40010000 	.word	0x40010000
 800508c:	40000400 	.word	0x40000400
 8005090:	40000800 	.word	0x40000800
 8005094:	40000c00 	.word	0x40000c00
 8005098:	40010400 	.word	0x40010400
 800509c:	40001800 	.word	0x40001800
 80050a0:	40014000 	.word	0x40014000
 80050a4:	00010007 	.word	0x00010007

080050a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d101      	bne.n	80050c4 <HAL_TIM_ConfigClockSource+0x1c>
 80050c0:	2302      	movs	r3, #2
 80050c2:	e0dc      	b.n	800527e <HAL_TIM_ConfigClockSource+0x1d6>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	4b6a      	ldr	r3, [pc, #424]	; (8005288 <HAL_TIM_ConfigClockSource+0x1e0>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a64      	ldr	r2, [pc, #400]	; (800528c <HAL_TIM_ConfigClockSource+0x1e4>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	f000 80a9 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005100:	4a62      	ldr	r2, [pc, #392]	; (800528c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005102:	4293      	cmp	r3, r2
 8005104:	f200 80ae 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005108:	4a61      	ldr	r2, [pc, #388]	; (8005290 <HAL_TIM_ConfigClockSource+0x1e8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	f000 80a1 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005110:	4a5f      	ldr	r2, [pc, #380]	; (8005290 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	f200 80a6 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005118:	4a5e      	ldr	r2, [pc, #376]	; (8005294 <HAL_TIM_ConfigClockSource+0x1ec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	f000 8099 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005120:	4a5c      	ldr	r2, [pc, #368]	; (8005294 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005122:	4293      	cmp	r3, r2
 8005124:	f200 809e 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005128:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800512c:	f000 8091 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005130:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005134:	f200 8096 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005138:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800513c:	f000 8089 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005140:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005144:	f200 808e 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800514c:	d03e      	beq.n	80051cc <HAL_TIM_ConfigClockSource+0x124>
 800514e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005152:	f200 8087 	bhi.w	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800515a:	f000 8086 	beq.w	800526a <HAL_TIM_ConfigClockSource+0x1c2>
 800515e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005162:	d87f      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005164:	2b70      	cmp	r3, #112	; 0x70
 8005166:	d01a      	beq.n	800519e <HAL_TIM_ConfigClockSource+0xf6>
 8005168:	2b70      	cmp	r3, #112	; 0x70
 800516a:	d87b      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 800516c:	2b60      	cmp	r3, #96	; 0x60
 800516e:	d050      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x16a>
 8005170:	2b60      	cmp	r3, #96	; 0x60
 8005172:	d877      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005174:	2b50      	cmp	r3, #80	; 0x50
 8005176:	d03c      	beq.n	80051f2 <HAL_TIM_ConfigClockSource+0x14a>
 8005178:	2b50      	cmp	r3, #80	; 0x50
 800517a:	d873      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 800517c:	2b40      	cmp	r3, #64	; 0x40
 800517e:	d058      	beq.n	8005232 <HAL_TIM_ConfigClockSource+0x18a>
 8005180:	2b40      	cmp	r3, #64	; 0x40
 8005182:	d86f      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005184:	2b30      	cmp	r3, #48	; 0x30
 8005186:	d064      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005188:	2b30      	cmp	r3, #48	; 0x30
 800518a:	d86b      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 800518c:	2b20      	cmp	r3, #32
 800518e:	d060      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005190:	2b20      	cmp	r3, #32
 8005192:	d867      	bhi.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
 8005194:	2b00      	cmp	r3, #0
 8005196:	d05c      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 8005198:	2b10      	cmp	r3, #16
 800519a:	d05a      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x1aa>
 800519c:	e062      	b.n	8005264 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051ae:	f000 f98b 	bl	80054c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	609a      	str	r2, [r3, #8]
      break;
 80051ca:	e04f      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051dc:	f000 f974 	bl	80054c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689a      	ldr	r2, [r3, #8]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051ee:	609a      	str	r2, [r3, #8]
      break;
 80051f0:	e03c      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051fe:	461a      	mov	r2, r3
 8005200:	f000 f8e4 	bl	80053cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2150      	movs	r1, #80	; 0x50
 800520a:	4618      	mov	r0, r3
 800520c:	f000 f93e 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8005210:	e02c      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800521e:	461a      	mov	r2, r3
 8005220:	f000 f903 	bl	800542a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2160      	movs	r1, #96	; 0x60
 800522a:	4618      	mov	r0, r3
 800522c:	f000 f92e 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8005230:	e01c      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800523e:	461a      	mov	r2, r3
 8005240:	f000 f8c4 	bl	80053cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2140      	movs	r1, #64	; 0x40
 800524a:	4618      	mov	r0, r3
 800524c:	f000 f91e 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8005250:	e00c      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4619      	mov	r1, r3
 800525c:	4610      	mov	r0, r2
 800525e:	f000 f915 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8005262:	e003      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      break;
 8005268:	e000      	b.n	800526c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800526a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800527c:	7bfb      	ldrb	r3, [r7, #15]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	ffceff88 	.word	0xffceff88
 800528c:	00100040 	.word	0x00100040
 8005290:	00100030 	.word	0x00100030
 8005294:	00100020 	.word	0x00100020

08005298 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a40      	ldr	r2, [pc, #256]	; (80053ac <TIM_Base_SetConfig+0x114>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b6:	d00f      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a3d      	ldr	r2, [pc, #244]	; (80053b0 <TIM_Base_SetConfig+0x118>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00b      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a3c      	ldr	r2, [pc, #240]	; (80053b4 <TIM_Base_SetConfig+0x11c>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d007      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a3b      	ldr	r2, [pc, #236]	; (80053b8 <TIM_Base_SetConfig+0x120>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d003      	beq.n	80052d8 <TIM_Base_SetConfig+0x40>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a3a      	ldr	r2, [pc, #232]	; (80053bc <TIM_Base_SetConfig+0x124>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d108      	bne.n	80052ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a2f      	ldr	r2, [pc, #188]	; (80053ac <TIM_Base_SetConfig+0x114>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d01f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f8:	d01b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a2c      	ldr	r2, [pc, #176]	; (80053b0 <TIM_Base_SetConfig+0x118>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d017      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a2b      	ldr	r2, [pc, #172]	; (80053b4 <TIM_Base_SetConfig+0x11c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a2a      	ldr	r2, [pc, #168]	; (80053b8 <TIM_Base_SetConfig+0x120>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00f      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a29      	ldr	r2, [pc, #164]	; (80053bc <TIM_Base_SetConfig+0x124>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d00b      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a28      	ldr	r2, [pc, #160]	; (80053c0 <TIM_Base_SetConfig+0x128>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d007      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a27      	ldr	r2, [pc, #156]	; (80053c4 <TIM_Base_SetConfig+0x12c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_Base_SetConfig+0x9a>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a26      	ldr	r2, [pc, #152]	; (80053c8 <TIM_Base_SetConfig+0x130>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d108      	bne.n	8005344 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4313      	orrs	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a10      	ldr	r2, [pc, #64]	; (80053ac <TIM_Base_SetConfig+0x114>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00f      	beq.n	8005390 <TIM_Base_SetConfig+0xf8>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a12      	ldr	r2, [pc, #72]	; (80053bc <TIM_Base_SetConfig+0x124>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00b      	beq.n	8005390 <TIM_Base_SetConfig+0xf8>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a11      	ldr	r2, [pc, #68]	; (80053c0 <TIM_Base_SetConfig+0x128>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <TIM_Base_SetConfig+0xf8>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a10      	ldr	r2, [pc, #64]	; (80053c4 <TIM_Base_SetConfig+0x12c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d003      	beq.n	8005390 <TIM_Base_SetConfig+0xf8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a0f      	ldr	r2, [pc, #60]	; (80053c8 <TIM_Base_SetConfig+0x130>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d103      	bne.n	8005398 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	691a      	ldr	r2, [r3, #16]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	615a      	str	r2, [r3, #20]
}
 800539e:	bf00      	nop
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40010000 	.word	0x40010000
 80053b0:	40000400 	.word	0x40000400
 80053b4:	40000800 	.word	0x40000800
 80053b8:	40000c00 	.word	0x40000c00
 80053bc:	40010400 	.word	0x40010400
 80053c0:	40014000 	.word	0x40014000
 80053c4:	40014400 	.word	0x40014400
 80053c8:	40014800 	.word	0x40014800

080053cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	f023 0201 	bic.w	r2, r3, #1
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4313      	orrs	r3, r2
 8005400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f023 030a 	bic.w	r3, r3, #10
 8005408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	621a      	str	r2, [r3, #32]
}
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800542a:	b480      	push	{r7}
 800542c:	b087      	sub	sp, #28
 800542e:	af00      	add	r7, sp, #0
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	60b9      	str	r1, [r7, #8]
 8005434:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	f023 0210 	bic.w	r2, r3, #16
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005454:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	031b      	lsls	r3, r3, #12
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005466:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	011b      	lsls	r3, r3, #4
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	4313      	orrs	r3, r2
 8005470:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	693a      	ldr	r2, [r7, #16]
 800547c:	621a      	str	r2, [r3, #32]
}
 800547e:	bf00      	nop
 8005480:	371c      	adds	r7, #28
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr
	...

0800548c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <TIM_ITRx_SetConfig+0x38>)
 80054a0:	4013      	ands	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f043 0307 	orr.w	r3, r3, #7
 80054ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	609a      	str	r2, [r3, #8]
}
 80054b6:	bf00      	nop
 80054b8:	3714      	adds	r7, #20
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	ffcfff8f 	.word	0xffcfff8f

080054c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
 80054d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	021a      	lsls	r2, r3, #8
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	431a      	orrs	r2, r3
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	609a      	str	r2, [r3, #8]
}
 80054fc:	bf00      	nop
 80054fe:	371c      	adds	r7, #28
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800551c:	2302      	movs	r3, #2
 800551e:	e06d      	b.n	80055fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a30      	ldr	r2, [pc, #192]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d004      	beq.n	8005554 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a2f      	ldr	r2, [pc, #188]	; (800560c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d108      	bne.n	8005566 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800555a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800556c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a20      	ldr	r2, [pc, #128]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d022      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005592:	d01d      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a1d      	ldr	r2, [pc, #116]	; (8005610 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d018      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a1c      	ldr	r2, [pc, #112]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d013      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1a      	ldr	r2, [pc, #104]	; (8005618 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d00e      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a15      	ldr	r2, [pc, #84]	; (800560c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d009      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a16      	ldr	r2, [pc, #88]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d004      	beq.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a15      	ldr	r2, [pc, #84]	; (8005620 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d10c      	bne.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	40010000 	.word	0x40010000
 800560c:	40010400 	.word	0x40010400
 8005610:	40000400 	.word	0x40000400
 8005614:	40000800 	.word	0x40000800
 8005618:	40000c00 	.word	0x40000c00
 800561c:	40001800 	.word	0x40001800
 8005620:	40014000 	.word	0x40014000

08005624 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e042      	b.n	80056bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7fb fce5 	bl	8001018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2224      	movs	r2, #36	; 0x24
 8005652:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0201 	bic.w	r2, r2, #1
 8005664:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f8ba 	bl	80057e0 <UART_SetConfig>
 800566c:	4603      	mov	r3, r0
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e022      	b.n	80056bc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 ff1a 	bl	80064b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005692:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f042 0201 	orr.w	r2, r2, #1
 80056b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 ffa1 	bl	80065fc <UART_CheckIdleState>
 80056ba:	4603      	mov	r3, r0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3708      	adds	r7, #8
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b08a      	sub	sp, #40	; 0x28
 80056c8:	af02      	add	r7, sp, #8
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	603b      	str	r3, [r7, #0]
 80056d0:	4613      	mov	r3, r2
 80056d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	2b20      	cmp	r3, #32
 80056dc:	d17b      	bne.n	80057d6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <HAL_UART_Transmit+0x26>
 80056e4:	88fb      	ldrh	r3, [r7, #6]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e074      	b.n	80057d8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2221      	movs	r2, #33	; 0x21
 80056fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056fe:	f7fb ff0d 	bl	800151c <HAL_GetTick>
 8005702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	88fa      	ldrh	r2, [r7, #6]
 8005708:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800571c:	d108      	bne.n	8005730 <HAL_UART_Transmit+0x6c>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d104      	bne.n	8005730 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	61bb      	str	r3, [r7, #24]
 800572e:	e003      	b.n	8005738 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005734:	2300      	movs	r3, #0
 8005736:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005738:	e030      	b.n	800579c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	2200      	movs	r2, #0
 8005742:	2180      	movs	r1, #128	; 0x80
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f001 f803 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e03d      	b.n	80057d8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10b      	bne.n	800577a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	881b      	ldrh	r3, [r3, #0]
 8005766:	461a      	mov	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005770:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	3302      	adds	r3, #2
 8005776:	61bb      	str	r3, [r7, #24]
 8005778:	e007      	b.n	800578a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	781a      	ldrb	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	3301      	adds	r3, #1
 8005788:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005790:	b29b      	uxth	r3, r3
 8005792:	3b01      	subs	r3, #1
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1c8      	bne.n	800573a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	2200      	movs	r2, #0
 80057b0:	2140      	movs	r1, #64	; 0x40
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 ffcc 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d005      	beq.n	80057ca <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e006      	b.n	80057d8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80057d2:	2300      	movs	r3, #0
 80057d4:	e000      	b.n	80057d8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80057d6:	2302      	movs	r3, #2
  }
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3720      	adds	r7, #32
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e4:	b092      	sub	sp, #72	; 0x48
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	431a      	orrs	r2, r3
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	431a      	orrs	r2, r3
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	69db      	ldr	r3, [r3, #28]
 8005804:	4313      	orrs	r3, r2
 8005806:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	4bbe      	ldr	r3, [pc, #760]	; (8005b08 <UART_SetConfig+0x328>)
 8005810:	4013      	ands	r3, r2
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	6812      	ldr	r2, [r2, #0]
 8005816:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005818:	430b      	orrs	r3, r1
 800581a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	68da      	ldr	r2, [r3, #12]
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4ab3      	ldr	r2, [pc, #716]	; (8005b0c <UART_SetConfig+0x32c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d004      	beq.n	800584c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005848:	4313      	orrs	r3, r2
 800584a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689a      	ldr	r2, [r3, #8]
 8005852:	4baf      	ldr	r3, [pc, #700]	; (8005b10 <UART_SetConfig+0x330>)
 8005854:	4013      	ands	r3, r2
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	6812      	ldr	r2, [r2, #0]
 800585a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800585c:	430b      	orrs	r3, r1
 800585e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	f023 010f 	bic.w	r1, r3, #15
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	430a      	orrs	r2, r1
 8005874:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4aa6      	ldr	r2, [pc, #664]	; (8005b14 <UART_SetConfig+0x334>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d177      	bne.n	8005970 <UART_SetConfig+0x190>
 8005880:	4ba5      	ldr	r3, [pc, #660]	; (8005b18 <UART_SetConfig+0x338>)
 8005882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005884:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005888:	2b28      	cmp	r3, #40	; 0x28
 800588a:	d86d      	bhi.n	8005968 <UART_SetConfig+0x188>
 800588c:	a201      	add	r2, pc, #4	; (adr r2, 8005894 <UART_SetConfig+0xb4>)
 800588e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005892:	bf00      	nop
 8005894:	08005939 	.word	0x08005939
 8005898:	08005969 	.word	0x08005969
 800589c:	08005969 	.word	0x08005969
 80058a0:	08005969 	.word	0x08005969
 80058a4:	08005969 	.word	0x08005969
 80058a8:	08005969 	.word	0x08005969
 80058ac:	08005969 	.word	0x08005969
 80058b0:	08005969 	.word	0x08005969
 80058b4:	08005941 	.word	0x08005941
 80058b8:	08005969 	.word	0x08005969
 80058bc:	08005969 	.word	0x08005969
 80058c0:	08005969 	.word	0x08005969
 80058c4:	08005969 	.word	0x08005969
 80058c8:	08005969 	.word	0x08005969
 80058cc:	08005969 	.word	0x08005969
 80058d0:	08005969 	.word	0x08005969
 80058d4:	08005949 	.word	0x08005949
 80058d8:	08005969 	.word	0x08005969
 80058dc:	08005969 	.word	0x08005969
 80058e0:	08005969 	.word	0x08005969
 80058e4:	08005969 	.word	0x08005969
 80058e8:	08005969 	.word	0x08005969
 80058ec:	08005969 	.word	0x08005969
 80058f0:	08005969 	.word	0x08005969
 80058f4:	08005951 	.word	0x08005951
 80058f8:	08005969 	.word	0x08005969
 80058fc:	08005969 	.word	0x08005969
 8005900:	08005969 	.word	0x08005969
 8005904:	08005969 	.word	0x08005969
 8005908:	08005969 	.word	0x08005969
 800590c:	08005969 	.word	0x08005969
 8005910:	08005969 	.word	0x08005969
 8005914:	08005959 	.word	0x08005959
 8005918:	08005969 	.word	0x08005969
 800591c:	08005969 	.word	0x08005969
 8005920:	08005969 	.word	0x08005969
 8005924:	08005969 	.word	0x08005969
 8005928:	08005969 	.word	0x08005969
 800592c:	08005969 	.word	0x08005969
 8005930:	08005969 	.word	0x08005969
 8005934:	08005961 	.word	0x08005961
 8005938:	2301      	movs	r3, #1
 800593a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800593e:	e326      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005940:	2304      	movs	r3, #4
 8005942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005946:	e322      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005948:	2308      	movs	r3, #8
 800594a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800594e:	e31e      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005950:	2310      	movs	r3, #16
 8005952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005956:	e31a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005958:	2320      	movs	r3, #32
 800595a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800595e:	e316      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005960:	2340      	movs	r3, #64	; 0x40
 8005962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005966:	e312      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005968:	2380      	movs	r3, #128	; 0x80
 800596a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800596e:	e30e      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a69      	ldr	r2, [pc, #420]	; (8005b1c <UART_SetConfig+0x33c>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d130      	bne.n	80059dc <UART_SetConfig+0x1fc>
 800597a:	4b67      	ldr	r3, [pc, #412]	; (8005b18 <UART_SetConfig+0x338>)
 800597c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800597e:	f003 0307 	and.w	r3, r3, #7
 8005982:	2b05      	cmp	r3, #5
 8005984:	d826      	bhi.n	80059d4 <UART_SetConfig+0x1f4>
 8005986:	a201      	add	r2, pc, #4	; (adr r2, 800598c <UART_SetConfig+0x1ac>)
 8005988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598c:	080059a5 	.word	0x080059a5
 8005990:	080059ad 	.word	0x080059ad
 8005994:	080059b5 	.word	0x080059b5
 8005998:	080059bd 	.word	0x080059bd
 800599c:	080059c5 	.word	0x080059c5
 80059a0:	080059cd 	.word	0x080059cd
 80059a4:	2300      	movs	r3, #0
 80059a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059aa:	e2f0      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059ac:	2304      	movs	r3, #4
 80059ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059b2:	e2ec      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059b4:	2308      	movs	r3, #8
 80059b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059ba:	e2e8      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059bc:	2310      	movs	r3, #16
 80059be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059c2:	e2e4      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059c4:	2320      	movs	r3, #32
 80059c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059ca:	e2e0      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059cc:	2340      	movs	r3, #64	; 0x40
 80059ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059d2:	e2dc      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059d4:	2380      	movs	r3, #128	; 0x80
 80059d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059da:	e2d8      	b.n	8005f8e <UART_SetConfig+0x7ae>
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a4f      	ldr	r2, [pc, #316]	; (8005b20 <UART_SetConfig+0x340>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d130      	bne.n	8005a48 <UART_SetConfig+0x268>
 80059e6:	4b4c      	ldr	r3, [pc, #304]	; (8005b18 <UART_SetConfig+0x338>)
 80059e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ea:	f003 0307 	and.w	r3, r3, #7
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	d826      	bhi.n	8005a40 <UART_SetConfig+0x260>
 80059f2:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <UART_SetConfig+0x218>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a11 	.word	0x08005a11
 80059fc:	08005a19 	.word	0x08005a19
 8005a00:	08005a21 	.word	0x08005a21
 8005a04:	08005a29 	.word	0x08005a29
 8005a08:	08005a31 	.word	0x08005a31
 8005a0c:	08005a39 	.word	0x08005a39
 8005a10:	2300      	movs	r3, #0
 8005a12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a16:	e2ba      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a18:	2304      	movs	r3, #4
 8005a1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a1e:	e2b6      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a20:	2308      	movs	r3, #8
 8005a22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a26:	e2b2      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a28:	2310      	movs	r3, #16
 8005a2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a2e:	e2ae      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a30:	2320      	movs	r3, #32
 8005a32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a36:	e2aa      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a38:	2340      	movs	r3, #64	; 0x40
 8005a3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a3e:	e2a6      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a40:	2380      	movs	r3, #128	; 0x80
 8005a42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a46:	e2a2      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a35      	ldr	r2, [pc, #212]	; (8005b24 <UART_SetConfig+0x344>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d130      	bne.n	8005ab4 <UART_SetConfig+0x2d4>
 8005a52:	4b31      	ldr	r3, [pc, #196]	; (8005b18 <UART_SetConfig+0x338>)
 8005a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a56:	f003 0307 	and.w	r3, r3, #7
 8005a5a:	2b05      	cmp	r3, #5
 8005a5c:	d826      	bhi.n	8005aac <UART_SetConfig+0x2cc>
 8005a5e:	a201      	add	r2, pc, #4	; (adr r2, 8005a64 <UART_SetConfig+0x284>)
 8005a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a64:	08005a7d 	.word	0x08005a7d
 8005a68:	08005a85 	.word	0x08005a85
 8005a6c:	08005a8d 	.word	0x08005a8d
 8005a70:	08005a95 	.word	0x08005a95
 8005a74:	08005a9d 	.word	0x08005a9d
 8005a78:	08005aa5 	.word	0x08005aa5
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a82:	e284      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a84:	2304      	movs	r3, #4
 8005a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a8a:	e280      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a8c:	2308      	movs	r3, #8
 8005a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a92:	e27c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a94:	2310      	movs	r3, #16
 8005a96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a9a:	e278      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005a9c:	2320      	movs	r3, #32
 8005a9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aa2:	e274      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005aa4:	2340      	movs	r3, #64	; 0x40
 8005aa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aaa:	e270      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005aac:	2380      	movs	r3, #128	; 0x80
 8005aae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ab2:	e26c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1b      	ldr	r2, [pc, #108]	; (8005b28 <UART_SetConfig+0x348>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d142      	bne.n	8005b44 <UART_SetConfig+0x364>
 8005abe:	4b16      	ldr	r3, [pc, #88]	; (8005b18 <UART_SetConfig+0x338>)
 8005ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac2:	f003 0307 	and.w	r3, r3, #7
 8005ac6:	2b05      	cmp	r3, #5
 8005ac8:	d838      	bhi.n	8005b3c <UART_SetConfig+0x35c>
 8005aca:	a201      	add	r2, pc, #4	; (adr r2, 8005ad0 <UART_SetConfig+0x2f0>)
 8005acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad0:	08005ae9 	.word	0x08005ae9
 8005ad4:	08005af1 	.word	0x08005af1
 8005ad8:	08005af9 	.word	0x08005af9
 8005adc:	08005b01 	.word	0x08005b01
 8005ae0:	08005b2d 	.word	0x08005b2d
 8005ae4:	08005b35 	.word	0x08005b35
 8005ae8:	2300      	movs	r3, #0
 8005aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005aee:	e24e      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005af0:	2304      	movs	r3, #4
 8005af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005af6:	e24a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005af8:	2308      	movs	r3, #8
 8005afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005afe:	e246      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005b00:	2310      	movs	r3, #16
 8005b02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b06:	e242      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005b08:	cfff69f3 	.word	0xcfff69f3
 8005b0c:	58000c00 	.word	0x58000c00
 8005b10:	11fff4ff 	.word	0x11fff4ff
 8005b14:	40011000 	.word	0x40011000
 8005b18:	58024400 	.word	0x58024400
 8005b1c:	40004400 	.word	0x40004400
 8005b20:	40004800 	.word	0x40004800
 8005b24:	40004c00 	.word	0x40004c00
 8005b28:	40005000 	.word	0x40005000
 8005b2c:	2320      	movs	r3, #32
 8005b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b32:	e22c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005b34:	2340      	movs	r3, #64	; 0x40
 8005b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b3a:	e228      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005b3c:	2380      	movs	r3, #128	; 0x80
 8005b3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b42:	e224      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4ab1      	ldr	r2, [pc, #708]	; (8005e10 <UART_SetConfig+0x630>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d176      	bne.n	8005c3c <UART_SetConfig+0x45c>
 8005b4e:	4bb1      	ldr	r3, [pc, #708]	; (8005e14 <UART_SetConfig+0x634>)
 8005b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b56:	2b28      	cmp	r3, #40	; 0x28
 8005b58:	d86c      	bhi.n	8005c34 <UART_SetConfig+0x454>
 8005b5a:	a201      	add	r2, pc, #4	; (adr r2, 8005b60 <UART_SetConfig+0x380>)
 8005b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b60:	08005c05 	.word	0x08005c05
 8005b64:	08005c35 	.word	0x08005c35
 8005b68:	08005c35 	.word	0x08005c35
 8005b6c:	08005c35 	.word	0x08005c35
 8005b70:	08005c35 	.word	0x08005c35
 8005b74:	08005c35 	.word	0x08005c35
 8005b78:	08005c35 	.word	0x08005c35
 8005b7c:	08005c35 	.word	0x08005c35
 8005b80:	08005c0d 	.word	0x08005c0d
 8005b84:	08005c35 	.word	0x08005c35
 8005b88:	08005c35 	.word	0x08005c35
 8005b8c:	08005c35 	.word	0x08005c35
 8005b90:	08005c35 	.word	0x08005c35
 8005b94:	08005c35 	.word	0x08005c35
 8005b98:	08005c35 	.word	0x08005c35
 8005b9c:	08005c35 	.word	0x08005c35
 8005ba0:	08005c15 	.word	0x08005c15
 8005ba4:	08005c35 	.word	0x08005c35
 8005ba8:	08005c35 	.word	0x08005c35
 8005bac:	08005c35 	.word	0x08005c35
 8005bb0:	08005c35 	.word	0x08005c35
 8005bb4:	08005c35 	.word	0x08005c35
 8005bb8:	08005c35 	.word	0x08005c35
 8005bbc:	08005c35 	.word	0x08005c35
 8005bc0:	08005c1d 	.word	0x08005c1d
 8005bc4:	08005c35 	.word	0x08005c35
 8005bc8:	08005c35 	.word	0x08005c35
 8005bcc:	08005c35 	.word	0x08005c35
 8005bd0:	08005c35 	.word	0x08005c35
 8005bd4:	08005c35 	.word	0x08005c35
 8005bd8:	08005c35 	.word	0x08005c35
 8005bdc:	08005c35 	.word	0x08005c35
 8005be0:	08005c25 	.word	0x08005c25
 8005be4:	08005c35 	.word	0x08005c35
 8005be8:	08005c35 	.word	0x08005c35
 8005bec:	08005c35 	.word	0x08005c35
 8005bf0:	08005c35 	.word	0x08005c35
 8005bf4:	08005c35 	.word	0x08005c35
 8005bf8:	08005c35 	.word	0x08005c35
 8005bfc:	08005c35 	.word	0x08005c35
 8005c00:	08005c2d 	.word	0x08005c2d
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c0a:	e1c0      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c0c:	2304      	movs	r3, #4
 8005c0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c12:	e1bc      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c14:	2308      	movs	r3, #8
 8005c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c1a:	e1b8      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c1c:	2310      	movs	r3, #16
 8005c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c22:	e1b4      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c24:	2320      	movs	r3, #32
 8005c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c2a:	e1b0      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c2c:	2340      	movs	r3, #64	; 0x40
 8005c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c32:	e1ac      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c34:	2380      	movs	r3, #128	; 0x80
 8005c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c3a:	e1a8      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a75      	ldr	r2, [pc, #468]	; (8005e18 <UART_SetConfig+0x638>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d130      	bne.n	8005ca8 <UART_SetConfig+0x4c8>
 8005c46:	4b73      	ldr	r3, [pc, #460]	; (8005e14 <UART_SetConfig+0x634>)
 8005c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c4a:	f003 0307 	and.w	r3, r3, #7
 8005c4e:	2b05      	cmp	r3, #5
 8005c50:	d826      	bhi.n	8005ca0 <UART_SetConfig+0x4c0>
 8005c52:	a201      	add	r2, pc, #4	; (adr r2, 8005c58 <UART_SetConfig+0x478>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005c71 	.word	0x08005c71
 8005c5c:	08005c79 	.word	0x08005c79
 8005c60:	08005c81 	.word	0x08005c81
 8005c64:	08005c89 	.word	0x08005c89
 8005c68:	08005c91 	.word	0x08005c91
 8005c6c:	08005c99 	.word	0x08005c99
 8005c70:	2300      	movs	r3, #0
 8005c72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c76:	e18a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c78:	2304      	movs	r3, #4
 8005c7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c7e:	e186      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c80:	2308      	movs	r3, #8
 8005c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c86:	e182      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c88:	2310      	movs	r3, #16
 8005c8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c8e:	e17e      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c90:	2320      	movs	r3, #32
 8005c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c96:	e17a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005c98:	2340      	movs	r3, #64	; 0x40
 8005c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c9e:	e176      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005ca0:	2380      	movs	r3, #128	; 0x80
 8005ca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ca6:	e172      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a5b      	ldr	r2, [pc, #364]	; (8005e1c <UART_SetConfig+0x63c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d130      	bne.n	8005d14 <UART_SetConfig+0x534>
 8005cb2:	4b58      	ldr	r3, [pc, #352]	; (8005e14 <UART_SetConfig+0x634>)
 8005cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb6:	f003 0307 	and.w	r3, r3, #7
 8005cba:	2b05      	cmp	r3, #5
 8005cbc:	d826      	bhi.n	8005d0c <UART_SetConfig+0x52c>
 8005cbe:	a201      	add	r2, pc, #4	; (adr r2, 8005cc4 <UART_SetConfig+0x4e4>)
 8005cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc4:	08005cdd 	.word	0x08005cdd
 8005cc8:	08005ce5 	.word	0x08005ce5
 8005ccc:	08005ced 	.word	0x08005ced
 8005cd0:	08005cf5 	.word	0x08005cf5
 8005cd4:	08005cfd 	.word	0x08005cfd
 8005cd8:	08005d05 	.word	0x08005d05
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ce2:	e154      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005ce4:	2304      	movs	r3, #4
 8005ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cea:	e150      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005cec:	2308      	movs	r3, #8
 8005cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cf2:	e14c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005cf4:	2310      	movs	r3, #16
 8005cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cfa:	e148      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005cfc:	2320      	movs	r3, #32
 8005cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d02:	e144      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005d04:	2340      	movs	r3, #64	; 0x40
 8005d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d0a:	e140      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005d0c:	2380      	movs	r3, #128	; 0x80
 8005d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d12:	e13c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a41      	ldr	r2, [pc, #260]	; (8005e20 <UART_SetConfig+0x640>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	f040 8082 	bne.w	8005e24 <UART_SetConfig+0x644>
 8005d20:	4b3c      	ldr	r3, [pc, #240]	; (8005e14 <UART_SetConfig+0x634>)
 8005d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d28:	2b28      	cmp	r3, #40	; 0x28
 8005d2a:	d86d      	bhi.n	8005e08 <UART_SetConfig+0x628>
 8005d2c:	a201      	add	r2, pc, #4	; (adr r2, 8005d34 <UART_SetConfig+0x554>)
 8005d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d32:	bf00      	nop
 8005d34:	08005dd9 	.word	0x08005dd9
 8005d38:	08005e09 	.word	0x08005e09
 8005d3c:	08005e09 	.word	0x08005e09
 8005d40:	08005e09 	.word	0x08005e09
 8005d44:	08005e09 	.word	0x08005e09
 8005d48:	08005e09 	.word	0x08005e09
 8005d4c:	08005e09 	.word	0x08005e09
 8005d50:	08005e09 	.word	0x08005e09
 8005d54:	08005de1 	.word	0x08005de1
 8005d58:	08005e09 	.word	0x08005e09
 8005d5c:	08005e09 	.word	0x08005e09
 8005d60:	08005e09 	.word	0x08005e09
 8005d64:	08005e09 	.word	0x08005e09
 8005d68:	08005e09 	.word	0x08005e09
 8005d6c:	08005e09 	.word	0x08005e09
 8005d70:	08005e09 	.word	0x08005e09
 8005d74:	08005de9 	.word	0x08005de9
 8005d78:	08005e09 	.word	0x08005e09
 8005d7c:	08005e09 	.word	0x08005e09
 8005d80:	08005e09 	.word	0x08005e09
 8005d84:	08005e09 	.word	0x08005e09
 8005d88:	08005e09 	.word	0x08005e09
 8005d8c:	08005e09 	.word	0x08005e09
 8005d90:	08005e09 	.word	0x08005e09
 8005d94:	08005df1 	.word	0x08005df1
 8005d98:	08005e09 	.word	0x08005e09
 8005d9c:	08005e09 	.word	0x08005e09
 8005da0:	08005e09 	.word	0x08005e09
 8005da4:	08005e09 	.word	0x08005e09
 8005da8:	08005e09 	.word	0x08005e09
 8005dac:	08005e09 	.word	0x08005e09
 8005db0:	08005e09 	.word	0x08005e09
 8005db4:	08005df9 	.word	0x08005df9
 8005db8:	08005e09 	.word	0x08005e09
 8005dbc:	08005e09 	.word	0x08005e09
 8005dc0:	08005e09 	.word	0x08005e09
 8005dc4:	08005e09 	.word	0x08005e09
 8005dc8:	08005e09 	.word	0x08005e09
 8005dcc:	08005e09 	.word	0x08005e09
 8005dd0:	08005e09 	.word	0x08005e09
 8005dd4:	08005e01 	.word	0x08005e01
 8005dd8:	2301      	movs	r3, #1
 8005dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dde:	e0d6      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005de0:	2304      	movs	r3, #4
 8005de2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005de6:	e0d2      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005de8:	2308      	movs	r3, #8
 8005dea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dee:	e0ce      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005df0:	2310      	movs	r3, #16
 8005df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005df6:	e0ca      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005df8:	2320      	movs	r3, #32
 8005dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005dfe:	e0c6      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005e00:	2340      	movs	r3, #64	; 0x40
 8005e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e06:	e0c2      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005e08:	2380      	movs	r3, #128	; 0x80
 8005e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e0e:	e0be      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005e10:	40011400 	.word	0x40011400
 8005e14:	58024400 	.word	0x58024400
 8005e18:	40007800 	.word	0x40007800
 8005e1c:	40007c00 	.word	0x40007c00
 8005e20:	40011800 	.word	0x40011800
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4aad      	ldr	r2, [pc, #692]	; (80060e0 <UART_SetConfig+0x900>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d176      	bne.n	8005f1c <UART_SetConfig+0x73c>
 8005e2e:	4bad      	ldr	r3, [pc, #692]	; (80060e4 <UART_SetConfig+0x904>)
 8005e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e36:	2b28      	cmp	r3, #40	; 0x28
 8005e38:	d86c      	bhi.n	8005f14 <UART_SetConfig+0x734>
 8005e3a:	a201      	add	r2, pc, #4	; (adr r2, 8005e40 <UART_SetConfig+0x660>)
 8005e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e40:	08005ee5 	.word	0x08005ee5
 8005e44:	08005f15 	.word	0x08005f15
 8005e48:	08005f15 	.word	0x08005f15
 8005e4c:	08005f15 	.word	0x08005f15
 8005e50:	08005f15 	.word	0x08005f15
 8005e54:	08005f15 	.word	0x08005f15
 8005e58:	08005f15 	.word	0x08005f15
 8005e5c:	08005f15 	.word	0x08005f15
 8005e60:	08005eed 	.word	0x08005eed
 8005e64:	08005f15 	.word	0x08005f15
 8005e68:	08005f15 	.word	0x08005f15
 8005e6c:	08005f15 	.word	0x08005f15
 8005e70:	08005f15 	.word	0x08005f15
 8005e74:	08005f15 	.word	0x08005f15
 8005e78:	08005f15 	.word	0x08005f15
 8005e7c:	08005f15 	.word	0x08005f15
 8005e80:	08005ef5 	.word	0x08005ef5
 8005e84:	08005f15 	.word	0x08005f15
 8005e88:	08005f15 	.word	0x08005f15
 8005e8c:	08005f15 	.word	0x08005f15
 8005e90:	08005f15 	.word	0x08005f15
 8005e94:	08005f15 	.word	0x08005f15
 8005e98:	08005f15 	.word	0x08005f15
 8005e9c:	08005f15 	.word	0x08005f15
 8005ea0:	08005efd 	.word	0x08005efd
 8005ea4:	08005f15 	.word	0x08005f15
 8005ea8:	08005f15 	.word	0x08005f15
 8005eac:	08005f15 	.word	0x08005f15
 8005eb0:	08005f15 	.word	0x08005f15
 8005eb4:	08005f15 	.word	0x08005f15
 8005eb8:	08005f15 	.word	0x08005f15
 8005ebc:	08005f15 	.word	0x08005f15
 8005ec0:	08005f05 	.word	0x08005f05
 8005ec4:	08005f15 	.word	0x08005f15
 8005ec8:	08005f15 	.word	0x08005f15
 8005ecc:	08005f15 	.word	0x08005f15
 8005ed0:	08005f15 	.word	0x08005f15
 8005ed4:	08005f15 	.word	0x08005f15
 8005ed8:	08005f15 	.word	0x08005f15
 8005edc:	08005f15 	.word	0x08005f15
 8005ee0:	08005f0d 	.word	0x08005f0d
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eea:	e050      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005eec:	2304      	movs	r3, #4
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ef2:	e04c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005efa:	e048      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005efc:	2310      	movs	r3, #16
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f02:	e044      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f04:	2320      	movs	r3, #32
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f0a:	e040      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f0c:	2340      	movs	r3, #64	; 0x40
 8005f0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f12:	e03c      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f1a:	e038      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a71      	ldr	r2, [pc, #452]	; (80060e8 <UART_SetConfig+0x908>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d130      	bne.n	8005f88 <UART_SetConfig+0x7a8>
 8005f26:	4b6f      	ldr	r3, [pc, #444]	; (80060e4 <UART_SetConfig+0x904>)
 8005f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	2b05      	cmp	r3, #5
 8005f30:	d826      	bhi.n	8005f80 <UART_SetConfig+0x7a0>
 8005f32:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <UART_SetConfig+0x758>)
 8005f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f38:	08005f51 	.word	0x08005f51
 8005f3c:	08005f59 	.word	0x08005f59
 8005f40:	08005f61 	.word	0x08005f61
 8005f44:	08005f69 	.word	0x08005f69
 8005f48:	08005f71 	.word	0x08005f71
 8005f4c:	08005f79 	.word	0x08005f79
 8005f50:	2302      	movs	r3, #2
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f56:	e01a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f58:	2304      	movs	r3, #4
 8005f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f5e:	e016      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f60:	2308      	movs	r3, #8
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f66:	e012      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f6e:	e00e      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f70:	2320      	movs	r3, #32
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f76:	e00a      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f78:	2340      	movs	r3, #64	; 0x40
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f7e:	e006      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f80:	2380      	movs	r3, #128	; 0x80
 8005f82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f86:	e002      	b.n	8005f8e <UART_SetConfig+0x7ae>
 8005f88:	2380      	movs	r3, #128	; 0x80
 8005f8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a55      	ldr	r2, [pc, #340]	; (80060e8 <UART_SetConfig+0x908>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	f040 80f8 	bne.w	800618a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005f9e:	2b20      	cmp	r3, #32
 8005fa0:	dc46      	bgt.n	8006030 <UART_SetConfig+0x850>
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	db75      	blt.n	8006092 <UART_SetConfig+0x8b2>
 8005fa6:	3b02      	subs	r3, #2
 8005fa8:	2b1e      	cmp	r3, #30
 8005faa:	d872      	bhi.n	8006092 <UART_SetConfig+0x8b2>
 8005fac:	a201      	add	r2, pc, #4	; (adr r2, 8005fb4 <UART_SetConfig+0x7d4>)
 8005fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb2:	bf00      	nop
 8005fb4:	08006037 	.word	0x08006037
 8005fb8:	08006093 	.word	0x08006093
 8005fbc:	0800603f 	.word	0x0800603f
 8005fc0:	08006093 	.word	0x08006093
 8005fc4:	08006093 	.word	0x08006093
 8005fc8:	08006093 	.word	0x08006093
 8005fcc:	0800604f 	.word	0x0800604f
 8005fd0:	08006093 	.word	0x08006093
 8005fd4:	08006093 	.word	0x08006093
 8005fd8:	08006093 	.word	0x08006093
 8005fdc:	08006093 	.word	0x08006093
 8005fe0:	08006093 	.word	0x08006093
 8005fe4:	08006093 	.word	0x08006093
 8005fe8:	08006093 	.word	0x08006093
 8005fec:	0800605f 	.word	0x0800605f
 8005ff0:	08006093 	.word	0x08006093
 8005ff4:	08006093 	.word	0x08006093
 8005ff8:	08006093 	.word	0x08006093
 8005ffc:	08006093 	.word	0x08006093
 8006000:	08006093 	.word	0x08006093
 8006004:	08006093 	.word	0x08006093
 8006008:	08006093 	.word	0x08006093
 800600c:	08006093 	.word	0x08006093
 8006010:	08006093 	.word	0x08006093
 8006014:	08006093 	.word	0x08006093
 8006018:	08006093 	.word	0x08006093
 800601c:	08006093 	.word	0x08006093
 8006020:	08006093 	.word	0x08006093
 8006024:	08006093 	.word	0x08006093
 8006028:	08006093 	.word	0x08006093
 800602c:	08006085 	.word	0x08006085
 8006030:	2b40      	cmp	r3, #64	; 0x40
 8006032:	d02a      	beq.n	800608a <UART_SetConfig+0x8aa>
 8006034:	e02d      	b.n	8006092 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006036:	f7fd ff25 	bl	8003e84 <HAL_RCCEx_GetD3PCLK1Freq>
 800603a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800603c:	e02f      	b.n	800609e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800603e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006042:	4618      	mov	r0, r3
 8006044:	f7fd ff34 	bl	8003eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800604c:	e027      	b.n	800609e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800604e:	f107 0318 	add.w	r3, r7, #24
 8006052:	4618      	mov	r0, r3
 8006054:	f7fe f880 	bl	8004158 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800605c:	e01f      	b.n	800609e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800605e:	4b21      	ldr	r3, [pc, #132]	; (80060e4 <UART_SetConfig+0x904>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d009      	beq.n	800607e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800606a:	4b1e      	ldr	r3, [pc, #120]	; (80060e4 <UART_SetConfig+0x904>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	08db      	lsrs	r3, r3, #3
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	4a1d      	ldr	r2, [pc, #116]	; (80060ec <UART_SetConfig+0x90c>)
 8006076:	fa22 f303 	lsr.w	r3, r2, r3
 800607a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800607c:	e00f      	b.n	800609e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800607e:	4b1b      	ldr	r3, [pc, #108]	; (80060ec <UART_SetConfig+0x90c>)
 8006080:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006082:	e00c      	b.n	800609e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006084:	4b1a      	ldr	r3, [pc, #104]	; (80060f0 <UART_SetConfig+0x910>)
 8006086:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006088:	e009      	b.n	800609e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800608a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800608e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006090:	e005      	b.n	800609e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006092:	2300      	movs	r3, #0
 8006094:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800609c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800609e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 81ee 	beq.w	8006482 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	4a12      	ldr	r2, [pc, #72]	; (80060f4 <UART_SetConfig+0x914>)
 80060ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060b0:	461a      	mov	r2, r3
 80060b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80060b8:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	4613      	mov	r3, r2
 80060c0:	005b      	lsls	r3, r3, #1
 80060c2:	4413      	add	r3, r2
 80060c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d305      	bcc.n	80060d6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d910      	bls.n	80060f8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80060dc:	e1d1      	b.n	8006482 <UART_SetConfig+0xca2>
 80060de:	bf00      	nop
 80060e0:	40011c00 	.word	0x40011c00
 80060e4:	58024400 	.word	0x58024400
 80060e8:	58000c00 	.word	0x58000c00
 80060ec:	03d09000 	.word	0x03d09000
 80060f0:	003d0900 	.word	0x003d0900
 80060f4:	080096f4 	.word	0x080096f4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060fa:	2200      	movs	r2, #0
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	60fa      	str	r2, [r7, #12]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006104:	4ac0      	ldr	r2, [pc, #768]	; (8006408 <UART_SetConfig+0xc28>)
 8006106:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800610a:	b29b      	uxth	r3, r3
 800610c:	2200      	movs	r2, #0
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	607a      	str	r2, [r7, #4]
 8006112:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006116:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800611a:	f7fa f941 	bl	80003a0 <__aeabi_uldivmod>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4610      	mov	r0, r2
 8006124:	4619      	mov	r1, r3
 8006126:	f04f 0200 	mov.w	r2, #0
 800612a:	f04f 0300 	mov.w	r3, #0
 800612e:	020b      	lsls	r3, r1, #8
 8006130:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006134:	0202      	lsls	r2, r0, #8
 8006136:	6979      	ldr	r1, [r7, #20]
 8006138:	6849      	ldr	r1, [r1, #4]
 800613a:	0849      	lsrs	r1, r1, #1
 800613c:	2000      	movs	r0, #0
 800613e:	460c      	mov	r4, r1
 8006140:	4605      	mov	r5, r0
 8006142:	eb12 0804 	adds.w	r8, r2, r4
 8006146:	eb43 0905 	adc.w	r9, r3, r5
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	469a      	mov	sl, r3
 8006152:	4693      	mov	fp, r2
 8006154:	4652      	mov	r2, sl
 8006156:	465b      	mov	r3, fp
 8006158:	4640      	mov	r0, r8
 800615a:	4649      	mov	r1, r9
 800615c:	f7fa f920 	bl	80003a0 <__aeabi_uldivmod>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4613      	mov	r3, r2
 8006166:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800616a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616e:	d308      	bcc.n	8006182 <UART_SetConfig+0x9a2>
 8006170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006172:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006176:	d204      	bcs.n	8006182 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800617e:	60da      	str	r2, [r3, #12]
 8006180:	e17f      	b.n	8006482 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006188:	e17b      	b.n	8006482 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006192:	f040 80bd 	bne.w	8006310 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006196:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800619a:	2b20      	cmp	r3, #32
 800619c:	dc48      	bgt.n	8006230 <UART_SetConfig+0xa50>
 800619e:	2b00      	cmp	r3, #0
 80061a0:	db7b      	blt.n	800629a <UART_SetConfig+0xaba>
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d879      	bhi.n	800629a <UART_SetConfig+0xaba>
 80061a6:	a201      	add	r2, pc, #4	; (adr r2, 80061ac <UART_SetConfig+0x9cc>)
 80061a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ac:	08006237 	.word	0x08006237
 80061b0:	0800623f 	.word	0x0800623f
 80061b4:	0800629b 	.word	0x0800629b
 80061b8:	0800629b 	.word	0x0800629b
 80061bc:	08006247 	.word	0x08006247
 80061c0:	0800629b 	.word	0x0800629b
 80061c4:	0800629b 	.word	0x0800629b
 80061c8:	0800629b 	.word	0x0800629b
 80061cc:	08006257 	.word	0x08006257
 80061d0:	0800629b 	.word	0x0800629b
 80061d4:	0800629b 	.word	0x0800629b
 80061d8:	0800629b 	.word	0x0800629b
 80061dc:	0800629b 	.word	0x0800629b
 80061e0:	0800629b 	.word	0x0800629b
 80061e4:	0800629b 	.word	0x0800629b
 80061e8:	0800629b 	.word	0x0800629b
 80061ec:	08006267 	.word	0x08006267
 80061f0:	0800629b 	.word	0x0800629b
 80061f4:	0800629b 	.word	0x0800629b
 80061f8:	0800629b 	.word	0x0800629b
 80061fc:	0800629b 	.word	0x0800629b
 8006200:	0800629b 	.word	0x0800629b
 8006204:	0800629b 	.word	0x0800629b
 8006208:	0800629b 	.word	0x0800629b
 800620c:	0800629b 	.word	0x0800629b
 8006210:	0800629b 	.word	0x0800629b
 8006214:	0800629b 	.word	0x0800629b
 8006218:	0800629b 	.word	0x0800629b
 800621c:	0800629b 	.word	0x0800629b
 8006220:	0800629b 	.word	0x0800629b
 8006224:	0800629b 	.word	0x0800629b
 8006228:	0800629b 	.word	0x0800629b
 800622c:	0800628d 	.word	0x0800628d
 8006230:	2b40      	cmp	r3, #64	; 0x40
 8006232:	d02e      	beq.n	8006292 <UART_SetConfig+0xab2>
 8006234:	e031      	b.n	800629a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006236:	f7fc fc3b 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 800623a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800623c:	e033      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800623e:	f7fc fc4d 	bl	8002adc <HAL_RCC_GetPCLK2Freq>
 8006242:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006244:	e02f      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006246:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800624a:	4618      	mov	r0, r3
 800624c:	f7fd fe30 	bl	8003eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006252:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006254:	e027      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006256:	f107 0318 	add.w	r3, r7, #24
 800625a:	4618      	mov	r0, r3
 800625c:	f7fd ff7c 	bl	8004158 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006264:	e01f      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006266:	4b69      	ldr	r3, [pc, #420]	; (800640c <UART_SetConfig+0xc2c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006272:	4b66      	ldr	r3, [pc, #408]	; (800640c <UART_SetConfig+0xc2c>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	08db      	lsrs	r3, r3, #3
 8006278:	f003 0303 	and.w	r3, r3, #3
 800627c:	4a64      	ldr	r2, [pc, #400]	; (8006410 <UART_SetConfig+0xc30>)
 800627e:	fa22 f303 	lsr.w	r3, r2, r3
 8006282:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006284:	e00f      	b.n	80062a6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006286:	4b62      	ldr	r3, [pc, #392]	; (8006410 <UART_SetConfig+0xc30>)
 8006288:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800628a:	e00c      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800628c:	4b61      	ldr	r3, [pc, #388]	; (8006414 <UART_SetConfig+0xc34>)
 800628e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006290:	e009      	b.n	80062a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006296:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006298:	e005      	b.n	80062a6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800629a:	2300      	movs	r3, #0
 800629c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80062a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80ea 	beq.w	8006482 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b2:	4a55      	ldr	r2, [pc, #340]	; (8006408 <UART_SetConfig+0xc28>)
 80062b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062b8:	461a      	mov	r2, r3
 80062ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80062c0:	005a      	lsls	r2, r3, #1
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	085b      	lsrs	r3, r3, #1
 80062c8:	441a      	add	r2, r3
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d6:	2b0f      	cmp	r3, #15
 80062d8:	d916      	bls.n	8006308 <UART_SetConfig+0xb28>
 80062da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062e0:	d212      	bcs.n	8006308 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	f023 030f 	bic.w	r3, r3, #15
 80062ea:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ee:	085b      	lsrs	r3, r3, #1
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	f003 0307 	and.w	r3, r3, #7
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80062fa:	4313      	orrs	r3, r2
 80062fc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006304:	60da      	str	r2, [r3, #12]
 8006306:	e0bc      	b.n	8006482 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800630e:	e0b8      	b.n	8006482 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006310:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006314:	2b20      	cmp	r3, #32
 8006316:	dc4b      	bgt.n	80063b0 <UART_SetConfig+0xbd0>
 8006318:	2b00      	cmp	r3, #0
 800631a:	f2c0 8087 	blt.w	800642c <UART_SetConfig+0xc4c>
 800631e:	2b20      	cmp	r3, #32
 8006320:	f200 8084 	bhi.w	800642c <UART_SetConfig+0xc4c>
 8006324:	a201      	add	r2, pc, #4	; (adr r2, 800632c <UART_SetConfig+0xb4c>)
 8006326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632a:	bf00      	nop
 800632c:	080063b7 	.word	0x080063b7
 8006330:	080063bf 	.word	0x080063bf
 8006334:	0800642d 	.word	0x0800642d
 8006338:	0800642d 	.word	0x0800642d
 800633c:	080063c7 	.word	0x080063c7
 8006340:	0800642d 	.word	0x0800642d
 8006344:	0800642d 	.word	0x0800642d
 8006348:	0800642d 	.word	0x0800642d
 800634c:	080063d7 	.word	0x080063d7
 8006350:	0800642d 	.word	0x0800642d
 8006354:	0800642d 	.word	0x0800642d
 8006358:	0800642d 	.word	0x0800642d
 800635c:	0800642d 	.word	0x0800642d
 8006360:	0800642d 	.word	0x0800642d
 8006364:	0800642d 	.word	0x0800642d
 8006368:	0800642d 	.word	0x0800642d
 800636c:	080063e7 	.word	0x080063e7
 8006370:	0800642d 	.word	0x0800642d
 8006374:	0800642d 	.word	0x0800642d
 8006378:	0800642d 	.word	0x0800642d
 800637c:	0800642d 	.word	0x0800642d
 8006380:	0800642d 	.word	0x0800642d
 8006384:	0800642d 	.word	0x0800642d
 8006388:	0800642d 	.word	0x0800642d
 800638c:	0800642d 	.word	0x0800642d
 8006390:	0800642d 	.word	0x0800642d
 8006394:	0800642d 	.word	0x0800642d
 8006398:	0800642d 	.word	0x0800642d
 800639c:	0800642d 	.word	0x0800642d
 80063a0:	0800642d 	.word	0x0800642d
 80063a4:	0800642d 	.word	0x0800642d
 80063a8:	0800642d 	.word	0x0800642d
 80063ac:	0800641f 	.word	0x0800641f
 80063b0:	2b40      	cmp	r3, #64	; 0x40
 80063b2:	d037      	beq.n	8006424 <UART_SetConfig+0xc44>
 80063b4:	e03a      	b.n	800642c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b6:	f7fc fb7b 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 80063ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063bc:	e03c      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063be:	f7fc fb8d 	bl	8002adc <HAL_RCC_GetPCLK2Freq>
 80063c2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063c4:	e038      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fd fd70 	bl	8003eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063d4:	e030      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063d6:	f107 0318 	add.w	r3, r7, #24
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fd febc 	bl	8004158 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063e4:	e028      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063e6:	4b09      	ldr	r3, [pc, #36]	; (800640c <UART_SetConfig+0xc2c>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d012      	beq.n	8006418 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80063f2:	4b06      	ldr	r3, [pc, #24]	; (800640c <UART_SetConfig+0xc2c>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	08db      	lsrs	r3, r3, #3
 80063f8:	f003 0303 	and.w	r3, r3, #3
 80063fc:	4a04      	ldr	r2, [pc, #16]	; (8006410 <UART_SetConfig+0xc30>)
 80063fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006402:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006404:	e018      	b.n	8006438 <UART_SetConfig+0xc58>
 8006406:	bf00      	nop
 8006408:	080096f4 	.word	0x080096f4
 800640c:	58024400 	.word	0x58024400
 8006410:	03d09000 	.word	0x03d09000
 8006414:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006418:	4b24      	ldr	r3, [pc, #144]	; (80064ac <UART_SetConfig+0xccc>)
 800641a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800641c:	e00c      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800641e:	4b24      	ldr	r3, [pc, #144]	; (80064b0 <UART_SetConfig+0xcd0>)
 8006420:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006422:	e009      	b.n	8006438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006428:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800642a:	e005      	b.n	8006438 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006436:	bf00      	nop
    }

    if (pclk != 0U)
 8006438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800643a:	2b00      	cmp	r3, #0
 800643c:	d021      	beq.n	8006482 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	4a1c      	ldr	r2, [pc, #112]	; (80064b4 <UART_SetConfig+0xcd4>)
 8006444:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006448:	461a      	mov	r2, r3
 800644a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800644c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	085b      	lsrs	r3, r3, #1
 8006456:	441a      	add	r2, r3
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006460:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006464:	2b0f      	cmp	r3, #15
 8006466:	d909      	bls.n	800647c <UART_SetConfig+0xc9c>
 8006468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800646e:	d205      	bcs.n	800647c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006472:	b29a      	uxth	r2, r3
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	60da      	str	r2, [r3, #12]
 800647a:	e002      	b.n	8006482 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2201      	movs	r2, #1
 8006486:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	2201      	movs	r2, #1
 800648e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	2200      	movs	r2, #0
 8006496:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2200      	movs	r2, #0
 800649c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800649e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3748      	adds	r7, #72	; 0x48
 80064a6:	46bd      	mov	sp, r7
 80064a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064ac:	03d09000 	.word	0x03d09000
 80064b0:	003d0900 	.word	0x003d0900
 80064b4:	080096f4 	.word	0x080096f4

080064b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	f003 0304 	and.w	r3, r3, #4
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00a      	beq.n	800656a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	430a      	orrs	r2, r1
 8006568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	430a      	orrs	r2, r1
 800658a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	d01a      	beq.n	80065ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065b6:	d10a      	bne.n	80065ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	605a      	str	r2, [r3, #4]
  }
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b098      	sub	sp, #96	; 0x60
 8006600:	af02      	add	r7, sp, #8
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800660c:	f7fa ff86 	bl	800151c <HAL_GetTick>
 8006610:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b08      	cmp	r3, #8
 800661e:	d12f      	bne.n	8006680 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006620:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006628:	2200      	movs	r2, #0
 800662a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f88e 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d022      	beq.n	8006680 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006642:	e853 3f00 	ldrex	r3, [r3]
 8006646:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800664a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800664e:	653b      	str	r3, [r7, #80]	; 0x50
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	461a      	mov	r2, r3
 8006656:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006658:	647b      	str	r3, [r7, #68]	; 0x44
 800665a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800665e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006660:	e841 2300 	strex	r3, r2, [r1]
 8006664:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e6      	bne.n	800663a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e063      	b.n	8006748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b04      	cmp	r3, #4
 800668c:	d149      	bne.n	8006722 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800668e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006696:	2200      	movs	r2, #0
 8006698:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 f857 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d03c      	beq.n	8006722 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	e853 3f00 	ldrex	r3, [r3]
 80066b4:	623b      	str	r3, [r7, #32]
   return(result);
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	461a      	mov	r2, r3
 80066c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066c6:	633b      	str	r3, [r7, #48]	; 0x30
 80066c8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066ce:	e841 2300 	strex	r3, r2, [r1]
 80066d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1e6      	bne.n	80066a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3308      	adds	r3, #8
 80066e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	e853 3f00 	ldrex	r3, [r3]
 80066e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3308      	adds	r3, #8
 80066f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066fa:	61fa      	str	r2, [r7, #28]
 80066fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	69b9      	ldr	r1, [r7, #24]
 8006700:	69fa      	ldr	r2, [r7, #28]
 8006702:	e841 2300 	strex	r3, r2, [r1]
 8006706:	617b      	str	r3, [r7, #20]
   return(result);
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1e5      	bne.n	80066da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2220      	movs	r2, #32
 8006712:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e012      	b.n	8006748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2220      	movs	r2, #32
 8006726:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3758      	adds	r7, #88	; 0x58
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	603b      	str	r3, [r7, #0]
 800675c:	4613      	mov	r3, r2
 800675e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006760:	e049      	b.n	80067f6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006768:	d045      	beq.n	80067f6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800676a:	f7fa fed7 	bl	800151c <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <UART_WaitOnFlagUntilTimeout+0x30>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d101      	bne.n	8006784 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e048      	b.n	8006816 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0304 	and.w	r3, r3, #4
 800678e:	2b00      	cmp	r3, #0
 8006790:	d031      	beq.n	80067f6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	69db      	ldr	r3, [r3, #28]
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b08      	cmp	r3, #8
 800679e:	d110      	bne.n	80067c2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2208      	movs	r2, #8
 80067a6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f000 f839 	bl	8006820 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2208      	movs	r2, #8
 80067b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e029      	b.n	8006816 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69db      	ldr	r3, [r3, #28]
 80067c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067d0:	d111      	bne.n	80067f6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f81f 	bl	8006820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e00f      	b.n	8006816 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69da      	ldr	r2, [r3, #28]
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	4013      	ands	r3, r2
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	429a      	cmp	r2, r3
 8006804:	bf0c      	ite	eq
 8006806:	2301      	moveq	r3, #1
 8006808:	2300      	movne	r3, #0
 800680a:	b2db      	uxtb	r3, r3
 800680c:	461a      	mov	r2, r3
 800680e:	79fb      	ldrb	r3, [r7, #7]
 8006810:	429a      	cmp	r2, r3
 8006812:	d0a6      	beq.n	8006762 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
	...

08006820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006820:	b480      	push	{r7}
 8006822:	b095      	sub	sp, #84	; 0x54
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006830:	e853 3f00 	ldrex	r3, [r3]
 8006834:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006838:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800683c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	461a      	mov	r2, r3
 8006844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006846:	643b      	str	r3, [r7, #64]	; 0x40
 8006848:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800684c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800684e:	e841 2300 	strex	r3, r2, [r1]
 8006852:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1e6      	bne.n	8006828 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3308      	adds	r3, #8
 8006860:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	e853 3f00 	ldrex	r3, [r3]
 8006868:	61fb      	str	r3, [r7, #28]
   return(result);
 800686a:	69fa      	ldr	r2, [r7, #28]
 800686c:	4b1e      	ldr	r3, [pc, #120]	; (80068e8 <UART_EndRxTransfer+0xc8>)
 800686e:	4013      	ands	r3, r2
 8006870:	64bb      	str	r3, [r7, #72]	; 0x48
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	3308      	adds	r3, #8
 8006878:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800687a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800687c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006880:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006882:	e841 2300 	strex	r3, r2, [r1]
 8006886:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1e5      	bne.n	800685a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006892:	2b01      	cmp	r3, #1
 8006894:	d118      	bne.n	80068c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	e853 3f00 	ldrex	r3, [r3]
 80068a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f023 0310 	bic.w	r3, r3, #16
 80068aa:	647b      	str	r3, [r7, #68]	; 0x44
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	461a      	mov	r2, r3
 80068b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068b4:	61bb      	str	r3, [r7, #24]
 80068b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b8:	6979      	ldr	r1, [r7, #20]
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	e841 2300 	strex	r3, r2, [r1]
 80068c0:	613b      	str	r3, [r7, #16]
   return(result);
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1e6      	bne.n	8006896 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2220      	movs	r2, #32
 80068cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	675a      	str	r2, [r3, #116]	; 0x74
}
 80068dc:	bf00      	nop
 80068de:	3754      	adds	r7, #84	; 0x54
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	effffffe 	.word	0xeffffffe

080068ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d101      	bne.n	8006902 <HAL_UARTEx_DisableFifoMode+0x16>
 80068fe:	2302      	movs	r3, #2
 8006900:	e027      	b.n	8006952 <HAL_UARTEx_DisableFifoMode+0x66>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2224      	movs	r2, #36	; 0x24
 800690e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f022 0201 	bic.w	r2, r2, #1
 8006928:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006930:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2220      	movs	r2, #32
 8006944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800696e:	2b01      	cmp	r3, #1
 8006970:	d101      	bne.n	8006976 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006972:	2302      	movs	r3, #2
 8006974:	e02d      	b.n	80069d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2224      	movs	r2, #36	; 0x24
 8006982:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0201 	bic.w	r2, r2, #1
 800699c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	430a      	orrs	r2, r1
 80069b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f850 	bl	8006a58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
 80069e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069ee:	2302      	movs	r3, #2
 80069f0:	e02d      	b.n	8006a4e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2224      	movs	r2, #36	; 0x24
 80069fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0201 	bic.w	r2, r2, #1
 8006a18:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f812 	bl	8006a58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
	...

08006a58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d108      	bne.n	8006a7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a78:	e031      	b.n	8006ade <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a7a:	2310      	movs	r3, #16
 8006a7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a7e:	2310      	movs	r3, #16
 8006a80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	0e5b      	lsrs	r3, r3, #25
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	0f5b      	lsrs	r3, r3, #29
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	f003 0307 	and.w	r3, r3, #7
 8006aa0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006aa2:	7bbb      	ldrb	r3, [r7, #14]
 8006aa4:	7b3a      	ldrb	r2, [r7, #12]
 8006aa6:	4911      	ldr	r1, [pc, #68]	; (8006aec <UARTEx_SetNbDataToProcess+0x94>)
 8006aa8:	5c8a      	ldrb	r2, [r1, r2]
 8006aaa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006aae:	7b3a      	ldrb	r2, [r7, #12]
 8006ab0:	490f      	ldr	r1, [pc, #60]	; (8006af0 <UARTEx_SetNbDataToProcess+0x98>)
 8006ab2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ab4:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
 8006ac2:	7b7a      	ldrb	r2, [r7, #13]
 8006ac4:	4909      	ldr	r1, [pc, #36]	; (8006aec <UARTEx_SetNbDataToProcess+0x94>)
 8006ac6:	5c8a      	ldrb	r2, [r1, r2]
 8006ac8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006acc:	7b7a      	ldrb	r2, [r7, #13]
 8006ace:	4908      	ldr	r1, [pc, #32]	; (8006af0 <UARTEx_SetNbDataToProcess+0x98>)
 8006ad0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ad2:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006ade:	bf00      	nop
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	0800970c 	.word	0x0800970c
 8006af0:	08009714 	.word	0x08009714

08006af4 <__cvt>:
 8006af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006af6:	ed2d 8b02 	vpush	{d8}
 8006afa:	eeb0 8b40 	vmov.f64	d8, d0
 8006afe:	b085      	sub	sp, #20
 8006b00:	4617      	mov	r7, r2
 8006b02:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006b04:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006b06:	ee18 2a90 	vmov	r2, s17
 8006b0a:	f025 0520 	bic.w	r5, r5, #32
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	bfb6      	itet	lt
 8006b12:	222d      	movlt	r2, #45	; 0x2d
 8006b14:	2200      	movge	r2, #0
 8006b16:	eeb1 8b40 	vneglt.f64	d8, d0
 8006b1a:	2d46      	cmp	r5, #70	; 0x46
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	701a      	strb	r2, [r3, #0]
 8006b20:	d004      	beq.n	8006b2c <__cvt+0x38>
 8006b22:	2d45      	cmp	r5, #69	; 0x45
 8006b24:	d100      	bne.n	8006b28 <__cvt+0x34>
 8006b26:	3401      	adds	r4, #1
 8006b28:	2102      	movs	r1, #2
 8006b2a:	e000      	b.n	8006b2e <__cvt+0x3a>
 8006b2c:	2103      	movs	r1, #3
 8006b2e:	ab03      	add	r3, sp, #12
 8006b30:	9301      	str	r3, [sp, #4]
 8006b32:	ab02      	add	r3, sp, #8
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	4622      	mov	r2, r4
 8006b38:	4633      	mov	r3, r6
 8006b3a:	eeb0 0b48 	vmov.f64	d0, d8
 8006b3e:	f000 fe43 	bl	80077c8 <_dtoa_r>
 8006b42:	2d47      	cmp	r5, #71	; 0x47
 8006b44:	d101      	bne.n	8006b4a <__cvt+0x56>
 8006b46:	07fb      	lsls	r3, r7, #31
 8006b48:	d51a      	bpl.n	8006b80 <__cvt+0x8c>
 8006b4a:	2d46      	cmp	r5, #70	; 0x46
 8006b4c:	eb00 0204 	add.w	r2, r0, r4
 8006b50:	d10c      	bne.n	8006b6c <__cvt+0x78>
 8006b52:	7803      	ldrb	r3, [r0, #0]
 8006b54:	2b30      	cmp	r3, #48	; 0x30
 8006b56:	d107      	bne.n	8006b68 <__cvt+0x74>
 8006b58:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b60:	bf1c      	itt	ne
 8006b62:	f1c4 0401 	rsbne	r4, r4, #1
 8006b66:	6034      	strne	r4, [r6, #0]
 8006b68:	6833      	ldr	r3, [r6, #0]
 8006b6a:	441a      	add	r2, r3
 8006b6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b74:	bf08      	it	eq
 8006b76:	9203      	streq	r2, [sp, #12]
 8006b78:	2130      	movs	r1, #48	; 0x30
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d307      	bcc.n	8006b90 <__cvt+0x9c>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b84:	1a1b      	subs	r3, r3, r0
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	b005      	add	sp, #20
 8006b8a:	ecbd 8b02 	vpop	{d8}
 8006b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b90:	1c5c      	adds	r4, r3, #1
 8006b92:	9403      	str	r4, [sp, #12]
 8006b94:	7019      	strb	r1, [r3, #0]
 8006b96:	e7f0      	b.n	8006b7a <__cvt+0x86>

08006b98 <__exponent>:
 8006b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2900      	cmp	r1, #0
 8006b9e:	bfb8      	it	lt
 8006ba0:	4249      	neglt	r1, r1
 8006ba2:	f803 2b02 	strb.w	r2, [r3], #2
 8006ba6:	bfb4      	ite	lt
 8006ba8:	222d      	movlt	r2, #45	; 0x2d
 8006baa:	222b      	movge	r2, #43	; 0x2b
 8006bac:	2909      	cmp	r1, #9
 8006bae:	7042      	strb	r2, [r0, #1]
 8006bb0:	dd2a      	ble.n	8006c08 <__exponent+0x70>
 8006bb2:	f10d 0207 	add.w	r2, sp, #7
 8006bb6:	4617      	mov	r7, r2
 8006bb8:	260a      	movs	r6, #10
 8006bba:	4694      	mov	ip, r2
 8006bbc:	fb91 f5f6 	sdiv	r5, r1, r6
 8006bc0:	fb06 1415 	mls	r4, r6, r5, r1
 8006bc4:	3430      	adds	r4, #48	; 0x30
 8006bc6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006bca:	460c      	mov	r4, r1
 8006bcc:	2c63      	cmp	r4, #99	; 0x63
 8006bce:	f102 32ff 	add.w	r2, r2, #4294967295
 8006bd2:	4629      	mov	r1, r5
 8006bd4:	dcf1      	bgt.n	8006bba <__exponent+0x22>
 8006bd6:	3130      	adds	r1, #48	; 0x30
 8006bd8:	f1ac 0402 	sub.w	r4, ip, #2
 8006bdc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006be0:	1c41      	adds	r1, r0, #1
 8006be2:	4622      	mov	r2, r4
 8006be4:	42ba      	cmp	r2, r7
 8006be6:	d30a      	bcc.n	8006bfe <__exponent+0x66>
 8006be8:	f10d 0209 	add.w	r2, sp, #9
 8006bec:	eba2 020c 	sub.w	r2, r2, ip
 8006bf0:	42bc      	cmp	r4, r7
 8006bf2:	bf88      	it	hi
 8006bf4:	2200      	movhi	r2, #0
 8006bf6:	4413      	add	r3, r2
 8006bf8:	1a18      	subs	r0, r3, r0
 8006bfa:	b003      	add	sp, #12
 8006bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006c02:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006c06:	e7ed      	b.n	8006be4 <__exponent+0x4c>
 8006c08:	2330      	movs	r3, #48	; 0x30
 8006c0a:	3130      	adds	r1, #48	; 0x30
 8006c0c:	7083      	strb	r3, [r0, #2]
 8006c0e:	70c1      	strb	r1, [r0, #3]
 8006c10:	1d03      	adds	r3, r0, #4
 8006c12:	e7f1      	b.n	8006bf8 <__exponent+0x60>
 8006c14:	0000      	movs	r0, r0
	...

08006c18 <_printf_float>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	b08b      	sub	sp, #44	; 0x2c
 8006c1e:	460c      	mov	r4, r1
 8006c20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006c24:	4616      	mov	r6, r2
 8006c26:	461f      	mov	r7, r3
 8006c28:	4605      	mov	r5, r0
 8006c2a:	f000 fccd 	bl	80075c8 <_localeconv_r>
 8006c2e:	f8d0 b000 	ldr.w	fp, [r0]
 8006c32:	4658      	mov	r0, fp
 8006c34:	f7f9 fbac 	bl	8000390 <strlen>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	9308      	str	r3, [sp, #32]
 8006c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006c44:	6822      	ldr	r2, [r4, #0]
 8006c46:	3307      	adds	r3, #7
 8006c48:	f023 0307 	bic.w	r3, r3, #7
 8006c4c:	f103 0108 	add.w	r1, r3, #8
 8006c50:	f8c8 1000 	str.w	r1, [r8]
 8006c54:	ed93 0b00 	vldr	d0, [r3]
 8006c58:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8006eb8 <_printf_float+0x2a0>
 8006c5c:	eeb0 7bc0 	vabs.f64	d7, d0
 8006c60:	eeb4 7b46 	vcmp.f64	d7, d6
 8006c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c68:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8006c6c:	4682      	mov	sl, r0
 8006c6e:	dd24      	ble.n	8006cba <_printf_float+0xa2>
 8006c70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c78:	d502      	bpl.n	8006c80 <_printf_float+0x68>
 8006c7a:	232d      	movs	r3, #45	; 0x2d
 8006c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c80:	498f      	ldr	r1, [pc, #572]	; (8006ec0 <_printf_float+0x2a8>)
 8006c82:	4b90      	ldr	r3, [pc, #576]	; (8006ec4 <_printf_float+0x2ac>)
 8006c84:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006c88:	bf94      	ite	ls
 8006c8a:	4688      	movls	r8, r1
 8006c8c:	4698      	movhi	r8, r3
 8006c8e:	2303      	movs	r3, #3
 8006c90:	6123      	str	r3, [r4, #16]
 8006c92:	f022 0204 	bic.w	r2, r2, #4
 8006c96:	2300      	movs	r3, #0
 8006c98:	6022      	str	r2, [r4, #0]
 8006c9a:	9304      	str	r3, [sp, #16]
 8006c9c:	9700      	str	r7, [sp, #0]
 8006c9e:	4633      	mov	r3, r6
 8006ca0:	aa09      	add	r2, sp, #36	; 0x24
 8006ca2:	4621      	mov	r1, r4
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	f000 f9d1 	bl	800704c <_printf_common>
 8006caa:	3001      	adds	r0, #1
 8006cac:	f040 808a 	bne.w	8006dc4 <_printf_float+0x1ac>
 8006cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb4:	b00b      	add	sp, #44	; 0x2c
 8006cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cba:	eeb4 0b40 	vcmp.f64	d0, d0
 8006cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc2:	d709      	bvc.n	8006cd8 <_printf_float+0xc0>
 8006cc4:	ee10 3a90 	vmov	r3, s1
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	bfbc      	itt	lt
 8006ccc:	232d      	movlt	r3, #45	; 0x2d
 8006cce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cd2:	497d      	ldr	r1, [pc, #500]	; (8006ec8 <_printf_float+0x2b0>)
 8006cd4:	4b7d      	ldr	r3, [pc, #500]	; (8006ecc <_printf_float+0x2b4>)
 8006cd6:	e7d5      	b.n	8006c84 <_printf_float+0x6c>
 8006cd8:	6863      	ldr	r3, [r4, #4]
 8006cda:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006cde:	9104      	str	r1, [sp, #16]
 8006ce0:	1c59      	adds	r1, r3, #1
 8006ce2:	d13c      	bne.n	8006d5e <_printf_float+0x146>
 8006ce4:	2306      	movs	r3, #6
 8006ce6:	6063      	str	r3, [r4, #4]
 8006ce8:	2300      	movs	r3, #0
 8006cea:	9303      	str	r3, [sp, #12]
 8006cec:	ab08      	add	r3, sp, #32
 8006cee:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006cf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cf6:	ab07      	add	r3, sp, #28
 8006cf8:	6861      	ldr	r1, [r4, #4]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	6022      	str	r2, [r4, #0]
 8006cfe:	f10d 031b 	add.w	r3, sp, #27
 8006d02:	4628      	mov	r0, r5
 8006d04:	f7ff fef6 	bl	8006af4 <__cvt>
 8006d08:	9b04      	ldr	r3, [sp, #16]
 8006d0a:	9907      	ldr	r1, [sp, #28]
 8006d0c:	2b47      	cmp	r3, #71	; 0x47
 8006d0e:	4680      	mov	r8, r0
 8006d10:	d108      	bne.n	8006d24 <_printf_float+0x10c>
 8006d12:	1cc8      	adds	r0, r1, #3
 8006d14:	db02      	blt.n	8006d1c <_printf_float+0x104>
 8006d16:	6863      	ldr	r3, [r4, #4]
 8006d18:	4299      	cmp	r1, r3
 8006d1a:	dd41      	ble.n	8006da0 <_printf_float+0x188>
 8006d1c:	f1a9 0902 	sub.w	r9, r9, #2
 8006d20:	fa5f f989 	uxtb.w	r9, r9
 8006d24:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d28:	d820      	bhi.n	8006d6c <_printf_float+0x154>
 8006d2a:	3901      	subs	r1, #1
 8006d2c:	464a      	mov	r2, r9
 8006d2e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d32:	9107      	str	r1, [sp, #28]
 8006d34:	f7ff ff30 	bl	8006b98 <__exponent>
 8006d38:	9a08      	ldr	r2, [sp, #32]
 8006d3a:	9004      	str	r0, [sp, #16]
 8006d3c:	1813      	adds	r3, r2, r0
 8006d3e:	2a01      	cmp	r2, #1
 8006d40:	6123      	str	r3, [r4, #16]
 8006d42:	dc02      	bgt.n	8006d4a <_printf_float+0x132>
 8006d44:	6822      	ldr	r2, [r4, #0]
 8006d46:	07d2      	lsls	r2, r2, #31
 8006d48:	d501      	bpl.n	8006d4e <_printf_float+0x136>
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	6123      	str	r3, [r4, #16]
 8006d4e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0a2      	beq.n	8006c9c <_printf_float+0x84>
 8006d56:	232d      	movs	r3, #45	; 0x2d
 8006d58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d5c:	e79e      	b.n	8006c9c <_printf_float+0x84>
 8006d5e:	9904      	ldr	r1, [sp, #16]
 8006d60:	2947      	cmp	r1, #71	; 0x47
 8006d62:	d1c1      	bne.n	8006ce8 <_printf_float+0xd0>
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1bf      	bne.n	8006ce8 <_printf_float+0xd0>
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e7bc      	b.n	8006ce6 <_printf_float+0xce>
 8006d6c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006d70:	d118      	bne.n	8006da4 <_printf_float+0x18c>
 8006d72:	2900      	cmp	r1, #0
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	dd0b      	ble.n	8006d90 <_printf_float+0x178>
 8006d78:	6121      	str	r1, [r4, #16]
 8006d7a:	b913      	cbnz	r3, 8006d82 <_printf_float+0x16a>
 8006d7c:	6822      	ldr	r2, [r4, #0]
 8006d7e:	07d0      	lsls	r0, r2, #31
 8006d80:	d502      	bpl.n	8006d88 <_printf_float+0x170>
 8006d82:	3301      	adds	r3, #1
 8006d84:	440b      	add	r3, r1
 8006d86:	6123      	str	r3, [r4, #16]
 8006d88:	2300      	movs	r3, #0
 8006d8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d8c:	9304      	str	r3, [sp, #16]
 8006d8e:	e7de      	b.n	8006d4e <_printf_float+0x136>
 8006d90:	b913      	cbnz	r3, 8006d98 <_printf_float+0x180>
 8006d92:	6822      	ldr	r2, [r4, #0]
 8006d94:	07d2      	lsls	r2, r2, #31
 8006d96:	d501      	bpl.n	8006d9c <_printf_float+0x184>
 8006d98:	3302      	adds	r3, #2
 8006d9a:	e7f4      	b.n	8006d86 <_printf_float+0x16e>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e7f2      	b.n	8006d86 <_printf_float+0x16e>
 8006da0:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006da4:	9b08      	ldr	r3, [sp, #32]
 8006da6:	4299      	cmp	r1, r3
 8006da8:	db05      	blt.n	8006db6 <_printf_float+0x19e>
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	6121      	str	r1, [r4, #16]
 8006dae:	07d8      	lsls	r0, r3, #31
 8006db0:	d5ea      	bpl.n	8006d88 <_printf_float+0x170>
 8006db2:	1c4b      	adds	r3, r1, #1
 8006db4:	e7e7      	b.n	8006d86 <_printf_float+0x16e>
 8006db6:	2900      	cmp	r1, #0
 8006db8:	bfd4      	ite	le
 8006dba:	f1c1 0202 	rsble	r2, r1, #2
 8006dbe:	2201      	movgt	r2, #1
 8006dc0:	4413      	add	r3, r2
 8006dc2:	e7e0      	b.n	8006d86 <_printf_float+0x16e>
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	055a      	lsls	r2, r3, #21
 8006dc8:	d407      	bmi.n	8006dda <_printf_float+0x1c2>
 8006dca:	6923      	ldr	r3, [r4, #16]
 8006dcc:	4642      	mov	r2, r8
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	d12a      	bne.n	8006e2e <_printf_float+0x216>
 8006dd8:	e76a      	b.n	8006cb0 <_printf_float+0x98>
 8006dda:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006dde:	f240 80e0 	bls.w	8006fa2 <_printf_float+0x38a>
 8006de2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006de6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dee:	d133      	bne.n	8006e58 <_printf_float+0x240>
 8006df0:	4a37      	ldr	r2, [pc, #220]	; (8006ed0 <_printf_float+0x2b8>)
 8006df2:	2301      	movs	r3, #1
 8006df4:	4631      	mov	r1, r6
 8006df6:	4628      	mov	r0, r5
 8006df8:	47b8      	blx	r7
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	f43f af58 	beq.w	8006cb0 <_printf_float+0x98>
 8006e00:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	db02      	blt.n	8006e0e <_printf_float+0x1f6>
 8006e08:	6823      	ldr	r3, [r4, #0]
 8006e0a:	07d8      	lsls	r0, r3, #31
 8006e0c:	d50f      	bpl.n	8006e2e <_printf_float+0x216>
 8006e0e:	4653      	mov	r3, sl
 8006e10:	465a      	mov	r2, fp
 8006e12:	4631      	mov	r1, r6
 8006e14:	4628      	mov	r0, r5
 8006e16:	47b8      	blx	r7
 8006e18:	3001      	adds	r0, #1
 8006e1a:	f43f af49 	beq.w	8006cb0 <_printf_float+0x98>
 8006e1e:	f04f 0800 	mov.w	r8, #0
 8006e22:	f104 091a 	add.w	r9, r4, #26
 8006e26:	9b08      	ldr	r3, [sp, #32]
 8006e28:	3b01      	subs	r3, #1
 8006e2a:	4543      	cmp	r3, r8
 8006e2c:	dc09      	bgt.n	8006e42 <_printf_float+0x22a>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	079b      	lsls	r3, r3, #30
 8006e32:	f100 8106 	bmi.w	8007042 <_printf_float+0x42a>
 8006e36:	68e0      	ldr	r0, [r4, #12]
 8006e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e3a:	4298      	cmp	r0, r3
 8006e3c:	bfb8      	it	lt
 8006e3e:	4618      	movlt	r0, r3
 8006e40:	e738      	b.n	8006cb4 <_printf_float+0x9c>
 8006e42:	2301      	movs	r3, #1
 8006e44:	464a      	mov	r2, r9
 8006e46:	4631      	mov	r1, r6
 8006e48:	4628      	mov	r0, r5
 8006e4a:	47b8      	blx	r7
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	f43f af2f 	beq.w	8006cb0 <_printf_float+0x98>
 8006e52:	f108 0801 	add.w	r8, r8, #1
 8006e56:	e7e6      	b.n	8006e26 <_printf_float+0x20e>
 8006e58:	9b07      	ldr	r3, [sp, #28]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	dc3a      	bgt.n	8006ed4 <_printf_float+0x2bc>
 8006e5e:	4a1c      	ldr	r2, [pc, #112]	; (8006ed0 <_printf_float+0x2b8>)
 8006e60:	2301      	movs	r3, #1
 8006e62:	4631      	mov	r1, r6
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b8      	blx	r7
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f43f af21 	beq.w	8006cb0 <_printf_float+0x98>
 8006e6e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	d102      	bne.n	8006e7c <_printf_float+0x264>
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	07d9      	lsls	r1, r3, #31
 8006e7a:	d5d8      	bpl.n	8006e2e <_printf_float+0x216>
 8006e7c:	4653      	mov	r3, sl
 8006e7e:	465a      	mov	r2, fp
 8006e80:	4631      	mov	r1, r6
 8006e82:	4628      	mov	r0, r5
 8006e84:	47b8      	blx	r7
 8006e86:	3001      	adds	r0, #1
 8006e88:	f43f af12 	beq.w	8006cb0 <_printf_float+0x98>
 8006e8c:	f04f 0900 	mov.w	r9, #0
 8006e90:	f104 0a1a 	add.w	sl, r4, #26
 8006e94:	9b07      	ldr	r3, [sp, #28]
 8006e96:	425b      	negs	r3, r3
 8006e98:	454b      	cmp	r3, r9
 8006e9a:	dc01      	bgt.n	8006ea0 <_printf_float+0x288>
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	e795      	b.n	8006dcc <_printf_float+0x1b4>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	4631      	mov	r1, r6
 8006ea6:	4628      	mov	r0, r5
 8006ea8:	47b8      	blx	r7
 8006eaa:	3001      	adds	r0, #1
 8006eac:	f43f af00 	beq.w	8006cb0 <_printf_float+0x98>
 8006eb0:	f109 0901 	add.w	r9, r9, #1
 8006eb4:	e7ee      	b.n	8006e94 <_printf_float+0x27c>
 8006eb6:	bf00      	nop
 8006eb8:	ffffffff 	.word	0xffffffff
 8006ebc:	7fefffff 	.word	0x7fefffff
 8006ec0:	0800971c 	.word	0x0800971c
 8006ec4:	08009720 	.word	0x08009720
 8006ec8:	08009724 	.word	0x08009724
 8006ecc:	08009728 	.word	0x08009728
 8006ed0:	0800972c 	.word	0x0800972c
 8006ed4:	9a08      	ldr	r2, [sp, #32]
 8006ed6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	bfa8      	it	ge
 8006edc:	461a      	movge	r2, r3
 8006ede:	2a00      	cmp	r2, #0
 8006ee0:	4691      	mov	r9, r2
 8006ee2:	dc38      	bgt.n	8006f56 <_printf_float+0x33e>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	9305      	str	r3, [sp, #20]
 8006ee8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eec:	f104 021a 	add.w	r2, r4, #26
 8006ef0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ef2:	9905      	ldr	r1, [sp, #20]
 8006ef4:	9304      	str	r3, [sp, #16]
 8006ef6:	eba3 0309 	sub.w	r3, r3, r9
 8006efa:	428b      	cmp	r3, r1
 8006efc:	dc33      	bgt.n	8006f66 <_printf_float+0x34e>
 8006efe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	db3c      	blt.n	8006f80 <_printf_float+0x368>
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	07da      	lsls	r2, r3, #31
 8006f0a:	d439      	bmi.n	8006f80 <_printf_float+0x368>
 8006f0c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006f10:	eba2 0903 	sub.w	r9, r2, r3
 8006f14:	9b04      	ldr	r3, [sp, #16]
 8006f16:	1ad2      	subs	r2, r2, r3
 8006f18:	4591      	cmp	r9, r2
 8006f1a:	bfa8      	it	ge
 8006f1c:	4691      	movge	r9, r2
 8006f1e:	f1b9 0f00 	cmp.w	r9, #0
 8006f22:	dc35      	bgt.n	8006f90 <_printf_float+0x378>
 8006f24:	f04f 0800 	mov.w	r8, #0
 8006f28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f2c:	f104 0a1a 	add.w	sl, r4, #26
 8006f30:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006f34:	1a9b      	subs	r3, r3, r2
 8006f36:	eba3 0309 	sub.w	r3, r3, r9
 8006f3a:	4543      	cmp	r3, r8
 8006f3c:	f77f af77 	ble.w	8006e2e <_printf_float+0x216>
 8006f40:	2301      	movs	r3, #1
 8006f42:	4652      	mov	r2, sl
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f aeb0 	beq.w	8006cb0 <_printf_float+0x98>
 8006f50:	f108 0801 	add.w	r8, r8, #1
 8006f54:	e7ec      	b.n	8006f30 <_printf_float+0x318>
 8006f56:	4613      	mov	r3, r2
 8006f58:	4631      	mov	r1, r6
 8006f5a:	4642      	mov	r2, r8
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	47b8      	blx	r7
 8006f60:	3001      	adds	r0, #1
 8006f62:	d1bf      	bne.n	8006ee4 <_printf_float+0x2cc>
 8006f64:	e6a4      	b.n	8006cb0 <_printf_float+0x98>
 8006f66:	2301      	movs	r3, #1
 8006f68:	4631      	mov	r1, r6
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	9204      	str	r2, [sp, #16]
 8006f6e:	47b8      	blx	r7
 8006f70:	3001      	adds	r0, #1
 8006f72:	f43f ae9d 	beq.w	8006cb0 <_printf_float+0x98>
 8006f76:	9b05      	ldr	r3, [sp, #20]
 8006f78:	9a04      	ldr	r2, [sp, #16]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	9305      	str	r3, [sp, #20]
 8006f7e:	e7b7      	b.n	8006ef0 <_printf_float+0x2d8>
 8006f80:	4653      	mov	r3, sl
 8006f82:	465a      	mov	r2, fp
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d1be      	bne.n	8006f0c <_printf_float+0x2f4>
 8006f8e:	e68f      	b.n	8006cb0 <_printf_float+0x98>
 8006f90:	9a04      	ldr	r2, [sp, #16]
 8006f92:	464b      	mov	r3, r9
 8006f94:	4442      	add	r2, r8
 8006f96:	4631      	mov	r1, r6
 8006f98:	4628      	mov	r0, r5
 8006f9a:	47b8      	blx	r7
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d1c1      	bne.n	8006f24 <_printf_float+0x30c>
 8006fa0:	e686      	b.n	8006cb0 <_printf_float+0x98>
 8006fa2:	9a08      	ldr	r2, [sp, #32]
 8006fa4:	2a01      	cmp	r2, #1
 8006fa6:	dc01      	bgt.n	8006fac <_printf_float+0x394>
 8006fa8:	07db      	lsls	r3, r3, #31
 8006faa:	d537      	bpl.n	800701c <_printf_float+0x404>
 8006fac:	2301      	movs	r3, #1
 8006fae:	4642      	mov	r2, r8
 8006fb0:	4631      	mov	r1, r6
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	47b8      	blx	r7
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	f43f ae7a 	beq.w	8006cb0 <_printf_float+0x98>
 8006fbc:	4653      	mov	r3, sl
 8006fbe:	465a      	mov	r2, fp
 8006fc0:	4631      	mov	r1, r6
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	47b8      	blx	r7
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f43f ae72 	beq.w	8006cb0 <_printf_float+0x98>
 8006fcc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006fd0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fd8:	9b08      	ldr	r3, [sp, #32]
 8006fda:	d01a      	beq.n	8007012 <_printf_float+0x3fa>
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	f108 0201 	add.w	r2, r8, #1
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b8      	blx	r7
 8006fe8:	3001      	adds	r0, #1
 8006fea:	d10e      	bne.n	800700a <_printf_float+0x3f2>
 8006fec:	e660      	b.n	8006cb0 <_printf_float+0x98>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	464a      	mov	r2, r9
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	f43f ae59 	beq.w	8006cb0 <_printf_float+0x98>
 8006ffe:	f108 0801 	add.w	r8, r8, #1
 8007002:	9b08      	ldr	r3, [sp, #32]
 8007004:	3b01      	subs	r3, #1
 8007006:	4543      	cmp	r3, r8
 8007008:	dcf1      	bgt.n	8006fee <_printf_float+0x3d6>
 800700a:	9b04      	ldr	r3, [sp, #16]
 800700c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007010:	e6dd      	b.n	8006dce <_printf_float+0x1b6>
 8007012:	f04f 0800 	mov.w	r8, #0
 8007016:	f104 091a 	add.w	r9, r4, #26
 800701a:	e7f2      	b.n	8007002 <_printf_float+0x3ea>
 800701c:	2301      	movs	r3, #1
 800701e:	4642      	mov	r2, r8
 8007020:	e7df      	b.n	8006fe2 <_printf_float+0x3ca>
 8007022:	2301      	movs	r3, #1
 8007024:	464a      	mov	r2, r9
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	f43f ae3f 	beq.w	8006cb0 <_printf_float+0x98>
 8007032:	f108 0801 	add.w	r8, r8, #1
 8007036:	68e3      	ldr	r3, [r4, #12]
 8007038:	9909      	ldr	r1, [sp, #36]	; 0x24
 800703a:	1a5b      	subs	r3, r3, r1
 800703c:	4543      	cmp	r3, r8
 800703e:	dcf0      	bgt.n	8007022 <_printf_float+0x40a>
 8007040:	e6f9      	b.n	8006e36 <_printf_float+0x21e>
 8007042:	f04f 0800 	mov.w	r8, #0
 8007046:	f104 0919 	add.w	r9, r4, #25
 800704a:	e7f4      	b.n	8007036 <_printf_float+0x41e>

0800704c <_printf_common>:
 800704c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007050:	4616      	mov	r6, r2
 8007052:	4699      	mov	r9, r3
 8007054:	688a      	ldr	r2, [r1, #8]
 8007056:	690b      	ldr	r3, [r1, #16]
 8007058:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800705c:	4293      	cmp	r3, r2
 800705e:	bfb8      	it	lt
 8007060:	4613      	movlt	r3, r2
 8007062:	6033      	str	r3, [r6, #0]
 8007064:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007068:	4607      	mov	r7, r0
 800706a:	460c      	mov	r4, r1
 800706c:	b10a      	cbz	r2, 8007072 <_printf_common+0x26>
 800706e:	3301      	adds	r3, #1
 8007070:	6033      	str	r3, [r6, #0]
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	0699      	lsls	r1, r3, #26
 8007076:	bf42      	ittt	mi
 8007078:	6833      	ldrmi	r3, [r6, #0]
 800707a:	3302      	addmi	r3, #2
 800707c:	6033      	strmi	r3, [r6, #0]
 800707e:	6825      	ldr	r5, [r4, #0]
 8007080:	f015 0506 	ands.w	r5, r5, #6
 8007084:	d106      	bne.n	8007094 <_printf_common+0x48>
 8007086:	f104 0a19 	add.w	sl, r4, #25
 800708a:	68e3      	ldr	r3, [r4, #12]
 800708c:	6832      	ldr	r2, [r6, #0]
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	42ab      	cmp	r3, r5
 8007092:	dc26      	bgt.n	80070e2 <_printf_common+0x96>
 8007094:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007098:	1e13      	subs	r3, r2, #0
 800709a:	6822      	ldr	r2, [r4, #0]
 800709c:	bf18      	it	ne
 800709e:	2301      	movne	r3, #1
 80070a0:	0692      	lsls	r2, r2, #26
 80070a2:	d42b      	bmi.n	80070fc <_printf_common+0xb0>
 80070a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070a8:	4649      	mov	r1, r9
 80070aa:	4638      	mov	r0, r7
 80070ac:	47c0      	blx	r8
 80070ae:	3001      	adds	r0, #1
 80070b0:	d01e      	beq.n	80070f0 <_printf_common+0xa4>
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	6922      	ldr	r2, [r4, #16]
 80070b6:	f003 0306 	and.w	r3, r3, #6
 80070ba:	2b04      	cmp	r3, #4
 80070bc:	bf02      	ittt	eq
 80070be:	68e5      	ldreq	r5, [r4, #12]
 80070c0:	6833      	ldreq	r3, [r6, #0]
 80070c2:	1aed      	subeq	r5, r5, r3
 80070c4:	68a3      	ldr	r3, [r4, #8]
 80070c6:	bf0c      	ite	eq
 80070c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070cc:	2500      	movne	r5, #0
 80070ce:	4293      	cmp	r3, r2
 80070d0:	bfc4      	itt	gt
 80070d2:	1a9b      	subgt	r3, r3, r2
 80070d4:	18ed      	addgt	r5, r5, r3
 80070d6:	2600      	movs	r6, #0
 80070d8:	341a      	adds	r4, #26
 80070da:	42b5      	cmp	r5, r6
 80070dc:	d11a      	bne.n	8007114 <_printf_common+0xc8>
 80070de:	2000      	movs	r0, #0
 80070e0:	e008      	b.n	80070f4 <_printf_common+0xa8>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4652      	mov	r2, sl
 80070e6:	4649      	mov	r1, r9
 80070e8:	4638      	mov	r0, r7
 80070ea:	47c0      	blx	r8
 80070ec:	3001      	adds	r0, #1
 80070ee:	d103      	bne.n	80070f8 <_printf_common+0xac>
 80070f0:	f04f 30ff 	mov.w	r0, #4294967295
 80070f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070f8:	3501      	adds	r5, #1
 80070fa:	e7c6      	b.n	800708a <_printf_common+0x3e>
 80070fc:	18e1      	adds	r1, r4, r3
 80070fe:	1c5a      	adds	r2, r3, #1
 8007100:	2030      	movs	r0, #48	; 0x30
 8007102:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007106:	4422      	add	r2, r4
 8007108:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800710c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007110:	3302      	adds	r3, #2
 8007112:	e7c7      	b.n	80070a4 <_printf_common+0x58>
 8007114:	2301      	movs	r3, #1
 8007116:	4622      	mov	r2, r4
 8007118:	4649      	mov	r1, r9
 800711a:	4638      	mov	r0, r7
 800711c:	47c0      	blx	r8
 800711e:	3001      	adds	r0, #1
 8007120:	d0e6      	beq.n	80070f0 <_printf_common+0xa4>
 8007122:	3601      	adds	r6, #1
 8007124:	e7d9      	b.n	80070da <_printf_common+0x8e>
	...

08007128 <_printf_i>:
 8007128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800712c:	7e0f      	ldrb	r7, [r1, #24]
 800712e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007130:	2f78      	cmp	r7, #120	; 0x78
 8007132:	4691      	mov	r9, r2
 8007134:	4680      	mov	r8, r0
 8007136:	460c      	mov	r4, r1
 8007138:	469a      	mov	sl, r3
 800713a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800713e:	d807      	bhi.n	8007150 <_printf_i+0x28>
 8007140:	2f62      	cmp	r7, #98	; 0x62
 8007142:	d80a      	bhi.n	800715a <_printf_i+0x32>
 8007144:	2f00      	cmp	r7, #0
 8007146:	f000 80d4 	beq.w	80072f2 <_printf_i+0x1ca>
 800714a:	2f58      	cmp	r7, #88	; 0x58
 800714c:	f000 80c0 	beq.w	80072d0 <_printf_i+0x1a8>
 8007150:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007154:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007158:	e03a      	b.n	80071d0 <_printf_i+0xa8>
 800715a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800715e:	2b15      	cmp	r3, #21
 8007160:	d8f6      	bhi.n	8007150 <_printf_i+0x28>
 8007162:	a101      	add	r1, pc, #4	; (adr r1, 8007168 <_printf_i+0x40>)
 8007164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007168:	080071c1 	.word	0x080071c1
 800716c:	080071d5 	.word	0x080071d5
 8007170:	08007151 	.word	0x08007151
 8007174:	08007151 	.word	0x08007151
 8007178:	08007151 	.word	0x08007151
 800717c:	08007151 	.word	0x08007151
 8007180:	080071d5 	.word	0x080071d5
 8007184:	08007151 	.word	0x08007151
 8007188:	08007151 	.word	0x08007151
 800718c:	08007151 	.word	0x08007151
 8007190:	08007151 	.word	0x08007151
 8007194:	080072d9 	.word	0x080072d9
 8007198:	08007201 	.word	0x08007201
 800719c:	08007293 	.word	0x08007293
 80071a0:	08007151 	.word	0x08007151
 80071a4:	08007151 	.word	0x08007151
 80071a8:	080072fb 	.word	0x080072fb
 80071ac:	08007151 	.word	0x08007151
 80071b0:	08007201 	.word	0x08007201
 80071b4:	08007151 	.word	0x08007151
 80071b8:	08007151 	.word	0x08007151
 80071bc:	0800729b 	.word	0x0800729b
 80071c0:	682b      	ldr	r3, [r5, #0]
 80071c2:	1d1a      	adds	r2, r3, #4
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	602a      	str	r2, [r5, #0]
 80071c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071d0:	2301      	movs	r3, #1
 80071d2:	e09f      	b.n	8007314 <_printf_i+0x1ec>
 80071d4:	6820      	ldr	r0, [r4, #0]
 80071d6:	682b      	ldr	r3, [r5, #0]
 80071d8:	0607      	lsls	r7, r0, #24
 80071da:	f103 0104 	add.w	r1, r3, #4
 80071de:	6029      	str	r1, [r5, #0]
 80071e0:	d501      	bpl.n	80071e6 <_printf_i+0xbe>
 80071e2:	681e      	ldr	r6, [r3, #0]
 80071e4:	e003      	b.n	80071ee <_printf_i+0xc6>
 80071e6:	0646      	lsls	r6, r0, #25
 80071e8:	d5fb      	bpl.n	80071e2 <_printf_i+0xba>
 80071ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80071ee:	2e00      	cmp	r6, #0
 80071f0:	da03      	bge.n	80071fa <_printf_i+0xd2>
 80071f2:	232d      	movs	r3, #45	; 0x2d
 80071f4:	4276      	negs	r6, r6
 80071f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071fa:	485a      	ldr	r0, [pc, #360]	; (8007364 <_printf_i+0x23c>)
 80071fc:	230a      	movs	r3, #10
 80071fe:	e012      	b.n	8007226 <_printf_i+0xfe>
 8007200:	682b      	ldr	r3, [r5, #0]
 8007202:	6820      	ldr	r0, [r4, #0]
 8007204:	1d19      	adds	r1, r3, #4
 8007206:	6029      	str	r1, [r5, #0]
 8007208:	0605      	lsls	r5, r0, #24
 800720a:	d501      	bpl.n	8007210 <_printf_i+0xe8>
 800720c:	681e      	ldr	r6, [r3, #0]
 800720e:	e002      	b.n	8007216 <_printf_i+0xee>
 8007210:	0641      	lsls	r1, r0, #25
 8007212:	d5fb      	bpl.n	800720c <_printf_i+0xe4>
 8007214:	881e      	ldrh	r6, [r3, #0]
 8007216:	4853      	ldr	r0, [pc, #332]	; (8007364 <_printf_i+0x23c>)
 8007218:	2f6f      	cmp	r7, #111	; 0x6f
 800721a:	bf0c      	ite	eq
 800721c:	2308      	moveq	r3, #8
 800721e:	230a      	movne	r3, #10
 8007220:	2100      	movs	r1, #0
 8007222:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007226:	6865      	ldr	r5, [r4, #4]
 8007228:	60a5      	str	r5, [r4, #8]
 800722a:	2d00      	cmp	r5, #0
 800722c:	bfa2      	ittt	ge
 800722e:	6821      	ldrge	r1, [r4, #0]
 8007230:	f021 0104 	bicge.w	r1, r1, #4
 8007234:	6021      	strge	r1, [r4, #0]
 8007236:	b90e      	cbnz	r6, 800723c <_printf_i+0x114>
 8007238:	2d00      	cmp	r5, #0
 800723a:	d04b      	beq.n	80072d4 <_printf_i+0x1ac>
 800723c:	4615      	mov	r5, r2
 800723e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007242:	fb03 6711 	mls	r7, r3, r1, r6
 8007246:	5dc7      	ldrb	r7, [r0, r7]
 8007248:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800724c:	4637      	mov	r7, r6
 800724e:	42bb      	cmp	r3, r7
 8007250:	460e      	mov	r6, r1
 8007252:	d9f4      	bls.n	800723e <_printf_i+0x116>
 8007254:	2b08      	cmp	r3, #8
 8007256:	d10b      	bne.n	8007270 <_printf_i+0x148>
 8007258:	6823      	ldr	r3, [r4, #0]
 800725a:	07de      	lsls	r6, r3, #31
 800725c:	d508      	bpl.n	8007270 <_printf_i+0x148>
 800725e:	6923      	ldr	r3, [r4, #16]
 8007260:	6861      	ldr	r1, [r4, #4]
 8007262:	4299      	cmp	r1, r3
 8007264:	bfde      	ittt	le
 8007266:	2330      	movle	r3, #48	; 0x30
 8007268:	f805 3c01 	strble.w	r3, [r5, #-1]
 800726c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007270:	1b52      	subs	r2, r2, r5
 8007272:	6122      	str	r2, [r4, #16]
 8007274:	f8cd a000 	str.w	sl, [sp]
 8007278:	464b      	mov	r3, r9
 800727a:	aa03      	add	r2, sp, #12
 800727c:	4621      	mov	r1, r4
 800727e:	4640      	mov	r0, r8
 8007280:	f7ff fee4 	bl	800704c <_printf_common>
 8007284:	3001      	adds	r0, #1
 8007286:	d14a      	bne.n	800731e <_printf_i+0x1f6>
 8007288:	f04f 30ff 	mov.w	r0, #4294967295
 800728c:	b004      	add	sp, #16
 800728e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007292:	6823      	ldr	r3, [r4, #0]
 8007294:	f043 0320 	orr.w	r3, r3, #32
 8007298:	6023      	str	r3, [r4, #0]
 800729a:	4833      	ldr	r0, [pc, #204]	; (8007368 <_printf_i+0x240>)
 800729c:	2778      	movs	r7, #120	; 0x78
 800729e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	6829      	ldr	r1, [r5, #0]
 80072a6:	061f      	lsls	r7, r3, #24
 80072a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80072ac:	d402      	bmi.n	80072b4 <_printf_i+0x18c>
 80072ae:	065f      	lsls	r7, r3, #25
 80072b0:	bf48      	it	mi
 80072b2:	b2b6      	uxthmi	r6, r6
 80072b4:	07df      	lsls	r7, r3, #31
 80072b6:	bf48      	it	mi
 80072b8:	f043 0320 	orrmi.w	r3, r3, #32
 80072bc:	6029      	str	r1, [r5, #0]
 80072be:	bf48      	it	mi
 80072c0:	6023      	strmi	r3, [r4, #0]
 80072c2:	b91e      	cbnz	r6, 80072cc <_printf_i+0x1a4>
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	f023 0320 	bic.w	r3, r3, #32
 80072ca:	6023      	str	r3, [r4, #0]
 80072cc:	2310      	movs	r3, #16
 80072ce:	e7a7      	b.n	8007220 <_printf_i+0xf8>
 80072d0:	4824      	ldr	r0, [pc, #144]	; (8007364 <_printf_i+0x23c>)
 80072d2:	e7e4      	b.n	800729e <_printf_i+0x176>
 80072d4:	4615      	mov	r5, r2
 80072d6:	e7bd      	b.n	8007254 <_printf_i+0x12c>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	6826      	ldr	r6, [r4, #0]
 80072dc:	6961      	ldr	r1, [r4, #20]
 80072de:	1d18      	adds	r0, r3, #4
 80072e0:	6028      	str	r0, [r5, #0]
 80072e2:	0635      	lsls	r5, r6, #24
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	d501      	bpl.n	80072ec <_printf_i+0x1c4>
 80072e8:	6019      	str	r1, [r3, #0]
 80072ea:	e002      	b.n	80072f2 <_printf_i+0x1ca>
 80072ec:	0670      	lsls	r0, r6, #25
 80072ee:	d5fb      	bpl.n	80072e8 <_printf_i+0x1c0>
 80072f0:	8019      	strh	r1, [r3, #0]
 80072f2:	2300      	movs	r3, #0
 80072f4:	6123      	str	r3, [r4, #16]
 80072f6:	4615      	mov	r5, r2
 80072f8:	e7bc      	b.n	8007274 <_printf_i+0x14c>
 80072fa:	682b      	ldr	r3, [r5, #0]
 80072fc:	1d1a      	adds	r2, r3, #4
 80072fe:	602a      	str	r2, [r5, #0]
 8007300:	681d      	ldr	r5, [r3, #0]
 8007302:	6862      	ldr	r2, [r4, #4]
 8007304:	2100      	movs	r1, #0
 8007306:	4628      	mov	r0, r5
 8007308:	f7f8 fff2 	bl	80002f0 <memchr>
 800730c:	b108      	cbz	r0, 8007312 <_printf_i+0x1ea>
 800730e:	1b40      	subs	r0, r0, r5
 8007310:	6060      	str	r0, [r4, #4]
 8007312:	6863      	ldr	r3, [r4, #4]
 8007314:	6123      	str	r3, [r4, #16]
 8007316:	2300      	movs	r3, #0
 8007318:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800731c:	e7aa      	b.n	8007274 <_printf_i+0x14c>
 800731e:	6923      	ldr	r3, [r4, #16]
 8007320:	462a      	mov	r2, r5
 8007322:	4649      	mov	r1, r9
 8007324:	4640      	mov	r0, r8
 8007326:	47d0      	blx	sl
 8007328:	3001      	adds	r0, #1
 800732a:	d0ad      	beq.n	8007288 <_printf_i+0x160>
 800732c:	6823      	ldr	r3, [r4, #0]
 800732e:	079b      	lsls	r3, r3, #30
 8007330:	d413      	bmi.n	800735a <_printf_i+0x232>
 8007332:	68e0      	ldr	r0, [r4, #12]
 8007334:	9b03      	ldr	r3, [sp, #12]
 8007336:	4298      	cmp	r0, r3
 8007338:	bfb8      	it	lt
 800733a:	4618      	movlt	r0, r3
 800733c:	e7a6      	b.n	800728c <_printf_i+0x164>
 800733e:	2301      	movs	r3, #1
 8007340:	4632      	mov	r2, r6
 8007342:	4649      	mov	r1, r9
 8007344:	4640      	mov	r0, r8
 8007346:	47d0      	blx	sl
 8007348:	3001      	adds	r0, #1
 800734a:	d09d      	beq.n	8007288 <_printf_i+0x160>
 800734c:	3501      	adds	r5, #1
 800734e:	68e3      	ldr	r3, [r4, #12]
 8007350:	9903      	ldr	r1, [sp, #12]
 8007352:	1a5b      	subs	r3, r3, r1
 8007354:	42ab      	cmp	r3, r5
 8007356:	dcf2      	bgt.n	800733e <_printf_i+0x216>
 8007358:	e7eb      	b.n	8007332 <_printf_i+0x20a>
 800735a:	2500      	movs	r5, #0
 800735c:	f104 0619 	add.w	r6, r4, #25
 8007360:	e7f5      	b.n	800734e <_printf_i+0x226>
 8007362:	bf00      	nop
 8007364:	0800972e 	.word	0x0800972e
 8007368:	0800973f 	.word	0x0800973f

0800736c <std>:
 800736c:	2300      	movs	r3, #0
 800736e:	b510      	push	{r4, lr}
 8007370:	4604      	mov	r4, r0
 8007372:	e9c0 3300 	strd	r3, r3, [r0]
 8007376:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800737a:	6083      	str	r3, [r0, #8]
 800737c:	8181      	strh	r1, [r0, #12]
 800737e:	6643      	str	r3, [r0, #100]	; 0x64
 8007380:	81c2      	strh	r2, [r0, #14]
 8007382:	6183      	str	r3, [r0, #24]
 8007384:	4619      	mov	r1, r3
 8007386:	2208      	movs	r2, #8
 8007388:	305c      	adds	r0, #92	; 0x5c
 800738a:	f000 f914 	bl	80075b6 <memset>
 800738e:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <std+0x58>)
 8007390:	6263      	str	r3, [r4, #36]	; 0x24
 8007392:	4b0d      	ldr	r3, [pc, #52]	; (80073c8 <std+0x5c>)
 8007394:	62a3      	str	r3, [r4, #40]	; 0x28
 8007396:	4b0d      	ldr	r3, [pc, #52]	; (80073cc <std+0x60>)
 8007398:	62e3      	str	r3, [r4, #44]	; 0x2c
 800739a:	4b0d      	ldr	r3, [pc, #52]	; (80073d0 <std+0x64>)
 800739c:	6323      	str	r3, [r4, #48]	; 0x30
 800739e:	4b0d      	ldr	r3, [pc, #52]	; (80073d4 <std+0x68>)
 80073a0:	6224      	str	r4, [r4, #32]
 80073a2:	429c      	cmp	r4, r3
 80073a4:	d006      	beq.n	80073b4 <std+0x48>
 80073a6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80073aa:	4294      	cmp	r4, r2
 80073ac:	d002      	beq.n	80073b4 <std+0x48>
 80073ae:	33d0      	adds	r3, #208	; 0xd0
 80073b0:	429c      	cmp	r4, r3
 80073b2:	d105      	bne.n	80073c0 <std+0x54>
 80073b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073bc:	f000 b978 	b.w	80076b0 <__retarget_lock_init_recursive>
 80073c0:	bd10      	pop	{r4, pc}
 80073c2:	bf00      	nop
 80073c4:	08007531 	.word	0x08007531
 80073c8:	08007553 	.word	0x08007553
 80073cc:	0800758b 	.word	0x0800758b
 80073d0:	080075af 	.word	0x080075af
 80073d4:	24000364 	.word	0x24000364

080073d8 <stdio_exit_handler>:
 80073d8:	4a02      	ldr	r2, [pc, #8]	; (80073e4 <stdio_exit_handler+0xc>)
 80073da:	4903      	ldr	r1, [pc, #12]	; (80073e8 <stdio_exit_handler+0x10>)
 80073dc:	4803      	ldr	r0, [pc, #12]	; (80073ec <stdio_exit_handler+0x14>)
 80073de:	f000 b869 	b.w	80074b4 <_fwalk_sglue>
 80073e2:	bf00      	nop
 80073e4:	24000010 	.word	0x24000010
 80073e8:	08008f55 	.word	0x08008f55
 80073ec:	2400001c 	.word	0x2400001c

080073f0 <cleanup_stdio>:
 80073f0:	6841      	ldr	r1, [r0, #4]
 80073f2:	4b0c      	ldr	r3, [pc, #48]	; (8007424 <cleanup_stdio+0x34>)
 80073f4:	4299      	cmp	r1, r3
 80073f6:	b510      	push	{r4, lr}
 80073f8:	4604      	mov	r4, r0
 80073fa:	d001      	beq.n	8007400 <cleanup_stdio+0x10>
 80073fc:	f001 fdaa 	bl	8008f54 <_fflush_r>
 8007400:	68a1      	ldr	r1, [r4, #8]
 8007402:	4b09      	ldr	r3, [pc, #36]	; (8007428 <cleanup_stdio+0x38>)
 8007404:	4299      	cmp	r1, r3
 8007406:	d002      	beq.n	800740e <cleanup_stdio+0x1e>
 8007408:	4620      	mov	r0, r4
 800740a:	f001 fda3 	bl	8008f54 <_fflush_r>
 800740e:	68e1      	ldr	r1, [r4, #12]
 8007410:	4b06      	ldr	r3, [pc, #24]	; (800742c <cleanup_stdio+0x3c>)
 8007412:	4299      	cmp	r1, r3
 8007414:	d004      	beq.n	8007420 <cleanup_stdio+0x30>
 8007416:	4620      	mov	r0, r4
 8007418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800741c:	f001 bd9a 	b.w	8008f54 <_fflush_r>
 8007420:	bd10      	pop	{r4, pc}
 8007422:	bf00      	nop
 8007424:	24000364 	.word	0x24000364
 8007428:	240003cc 	.word	0x240003cc
 800742c:	24000434 	.word	0x24000434

08007430 <global_stdio_init.part.0>:
 8007430:	b510      	push	{r4, lr}
 8007432:	4b0b      	ldr	r3, [pc, #44]	; (8007460 <global_stdio_init.part.0+0x30>)
 8007434:	4c0b      	ldr	r4, [pc, #44]	; (8007464 <global_stdio_init.part.0+0x34>)
 8007436:	4a0c      	ldr	r2, [pc, #48]	; (8007468 <global_stdio_init.part.0+0x38>)
 8007438:	601a      	str	r2, [r3, #0]
 800743a:	4620      	mov	r0, r4
 800743c:	2200      	movs	r2, #0
 800743e:	2104      	movs	r1, #4
 8007440:	f7ff ff94 	bl	800736c <std>
 8007444:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007448:	2201      	movs	r2, #1
 800744a:	2109      	movs	r1, #9
 800744c:	f7ff ff8e 	bl	800736c <std>
 8007450:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007454:	2202      	movs	r2, #2
 8007456:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800745a:	2112      	movs	r1, #18
 800745c:	f7ff bf86 	b.w	800736c <std>
 8007460:	2400049c 	.word	0x2400049c
 8007464:	24000364 	.word	0x24000364
 8007468:	080073d9 	.word	0x080073d9

0800746c <__sfp_lock_acquire>:
 800746c:	4801      	ldr	r0, [pc, #4]	; (8007474 <__sfp_lock_acquire+0x8>)
 800746e:	f000 b920 	b.w	80076b2 <__retarget_lock_acquire_recursive>
 8007472:	bf00      	nop
 8007474:	240004a5 	.word	0x240004a5

08007478 <__sfp_lock_release>:
 8007478:	4801      	ldr	r0, [pc, #4]	; (8007480 <__sfp_lock_release+0x8>)
 800747a:	f000 b91b 	b.w	80076b4 <__retarget_lock_release_recursive>
 800747e:	bf00      	nop
 8007480:	240004a5 	.word	0x240004a5

08007484 <__sinit>:
 8007484:	b510      	push	{r4, lr}
 8007486:	4604      	mov	r4, r0
 8007488:	f7ff fff0 	bl	800746c <__sfp_lock_acquire>
 800748c:	6a23      	ldr	r3, [r4, #32]
 800748e:	b11b      	cbz	r3, 8007498 <__sinit+0x14>
 8007490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007494:	f7ff bff0 	b.w	8007478 <__sfp_lock_release>
 8007498:	4b04      	ldr	r3, [pc, #16]	; (80074ac <__sinit+0x28>)
 800749a:	6223      	str	r3, [r4, #32]
 800749c:	4b04      	ldr	r3, [pc, #16]	; (80074b0 <__sinit+0x2c>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d1f5      	bne.n	8007490 <__sinit+0xc>
 80074a4:	f7ff ffc4 	bl	8007430 <global_stdio_init.part.0>
 80074a8:	e7f2      	b.n	8007490 <__sinit+0xc>
 80074aa:	bf00      	nop
 80074ac:	080073f1 	.word	0x080073f1
 80074b0:	2400049c 	.word	0x2400049c

080074b4 <_fwalk_sglue>:
 80074b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074b8:	4607      	mov	r7, r0
 80074ba:	4688      	mov	r8, r1
 80074bc:	4614      	mov	r4, r2
 80074be:	2600      	movs	r6, #0
 80074c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80074c4:	f1b9 0901 	subs.w	r9, r9, #1
 80074c8:	d505      	bpl.n	80074d6 <_fwalk_sglue+0x22>
 80074ca:	6824      	ldr	r4, [r4, #0]
 80074cc:	2c00      	cmp	r4, #0
 80074ce:	d1f7      	bne.n	80074c0 <_fwalk_sglue+0xc>
 80074d0:	4630      	mov	r0, r6
 80074d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d6:	89ab      	ldrh	r3, [r5, #12]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d907      	bls.n	80074ec <_fwalk_sglue+0x38>
 80074dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80074e0:	3301      	adds	r3, #1
 80074e2:	d003      	beq.n	80074ec <_fwalk_sglue+0x38>
 80074e4:	4629      	mov	r1, r5
 80074e6:	4638      	mov	r0, r7
 80074e8:	47c0      	blx	r8
 80074ea:	4306      	orrs	r6, r0
 80074ec:	3568      	adds	r5, #104	; 0x68
 80074ee:	e7e9      	b.n	80074c4 <_fwalk_sglue+0x10>

080074f0 <siprintf>:
 80074f0:	b40e      	push	{r1, r2, r3}
 80074f2:	b500      	push	{lr}
 80074f4:	b09c      	sub	sp, #112	; 0x70
 80074f6:	ab1d      	add	r3, sp, #116	; 0x74
 80074f8:	9002      	str	r0, [sp, #8]
 80074fa:	9006      	str	r0, [sp, #24]
 80074fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007500:	4809      	ldr	r0, [pc, #36]	; (8007528 <siprintf+0x38>)
 8007502:	9107      	str	r1, [sp, #28]
 8007504:	9104      	str	r1, [sp, #16]
 8007506:	4909      	ldr	r1, [pc, #36]	; (800752c <siprintf+0x3c>)
 8007508:	f853 2b04 	ldr.w	r2, [r3], #4
 800750c:	9105      	str	r1, [sp, #20]
 800750e:	6800      	ldr	r0, [r0, #0]
 8007510:	9301      	str	r3, [sp, #4]
 8007512:	a902      	add	r1, sp, #8
 8007514:	f001 fb9a 	bl	8008c4c <_svfiprintf_r>
 8007518:	9b02      	ldr	r3, [sp, #8]
 800751a:	2200      	movs	r2, #0
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	b01c      	add	sp, #112	; 0x70
 8007520:	f85d eb04 	ldr.w	lr, [sp], #4
 8007524:	b003      	add	sp, #12
 8007526:	4770      	bx	lr
 8007528:	24000068 	.word	0x24000068
 800752c:	ffff0208 	.word	0xffff0208

08007530 <__sread>:
 8007530:	b510      	push	{r4, lr}
 8007532:	460c      	mov	r4, r1
 8007534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007538:	f000 f86c 	bl	8007614 <_read_r>
 800753c:	2800      	cmp	r0, #0
 800753e:	bfab      	itete	ge
 8007540:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007542:	89a3      	ldrhlt	r3, [r4, #12]
 8007544:	181b      	addge	r3, r3, r0
 8007546:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800754a:	bfac      	ite	ge
 800754c:	6563      	strge	r3, [r4, #84]	; 0x54
 800754e:	81a3      	strhlt	r3, [r4, #12]
 8007550:	bd10      	pop	{r4, pc}

08007552 <__swrite>:
 8007552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007556:	461f      	mov	r7, r3
 8007558:	898b      	ldrh	r3, [r1, #12]
 800755a:	05db      	lsls	r3, r3, #23
 800755c:	4605      	mov	r5, r0
 800755e:	460c      	mov	r4, r1
 8007560:	4616      	mov	r6, r2
 8007562:	d505      	bpl.n	8007570 <__swrite+0x1e>
 8007564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007568:	2302      	movs	r3, #2
 800756a:	2200      	movs	r2, #0
 800756c:	f000 f840 	bl	80075f0 <_lseek_r>
 8007570:	89a3      	ldrh	r3, [r4, #12]
 8007572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007576:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800757a:	81a3      	strh	r3, [r4, #12]
 800757c:	4632      	mov	r2, r6
 800757e:	463b      	mov	r3, r7
 8007580:	4628      	mov	r0, r5
 8007582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007586:	f000 b857 	b.w	8007638 <_write_r>

0800758a <__sseek>:
 800758a:	b510      	push	{r4, lr}
 800758c:	460c      	mov	r4, r1
 800758e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007592:	f000 f82d 	bl	80075f0 <_lseek_r>
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	89a3      	ldrh	r3, [r4, #12]
 800759a:	bf15      	itete	ne
 800759c:	6560      	strne	r0, [r4, #84]	; 0x54
 800759e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075a6:	81a3      	strheq	r3, [r4, #12]
 80075a8:	bf18      	it	ne
 80075aa:	81a3      	strhne	r3, [r4, #12]
 80075ac:	bd10      	pop	{r4, pc}

080075ae <__sclose>:
 80075ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075b2:	f000 b80d 	b.w	80075d0 <_close_r>

080075b6 <memset>:
 80075b6:	4402      	add	r2, r0
 80075b8:	4603      	mov	r3, r0
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d100      	bne.n	80075c0 <memset+0xa>
 80075be:	4770      	bx	lr
 80075c0:	f803 1b01 	strb.w	r1, [r3], #1
 80075c4:	e7f9      	b.n	80075ba <memset+0x4>
	...

080075c8 <_localeconv_r>:
 80075c8:	4800      	ldr	r0, [pc, #0]	; (80075cc <_localeconv_r+0x4>)
 80075ca:	4770      	bx	lr
 80075cc:	2400015c 	.word	0x2400015c

080075d0 <_close_r>:
 80075d0:	b538      	push	{r3, r4, r5, lr}
 80075d2:	4d06      	ldr	r5, [pc, #24]	; (80075ec <_close_r+0x1c>)
 80075d4:	2300      	movs	r3, #0
 80075d6:	4604      	mov	r4, r0
 80075d8:	4608      	mov	r0, r1
 80075da:	602b      	str	r3, [r5, #0]
 80075dc:	f7f9 fe0b 	bl	80011f6 <_close>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	d102      	bne.n	80075ea <_close_r+0x1a>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b103      	cbz	r3, 80075ea <_close_r+0x1a>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
 80075ec:	240004a0 	.word	0x240004a0

080075f0 <_lseek_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4d07      	ldr	r5, [pc, #28]	; (8007610 <_lseek_r+0x20>)
 80075f4:	4604      	mov	r4, r0
 80075f6:	4608      	mov	r0, r1
 80075f8:	4611      	mov	r1, r2
 80075fa:	2200      	movs	r2, #0
 80075fc:	602a      	str	r2, [r5, #0]
 80075fe:	461a      	mov	r2, r3
 8007600:	f7f9 fe20 	bl	8001244 <_lseek>
 8007604:	1c43      	adds	r3, r0, #1
 8007606:	d102      	bne.n	800760e <_lseek_r+0x1e>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	b103      	cbz	r3, 800760e <_lseek_r+0x1e>
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	240004a0 	.word	0x240004a0

08007614 <_read_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4d07      	ldr	r5, [pc, #28]	; (8007634 <_read_r+0x20>)
 8007618:	4604      	mov	r4, r0
 800761a:	4608      	mov	r0, r1
 800761c:	4611      	mov	r1, r2
 800761e:	2200      	movs	r2, #0
 8007620:	602a      	str	r2, [r5, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	f7f9 fdae 	bl	8001184 <_read>
 8007628:	1c43      	adds	r3, r0, #1
 800762a:	d102      	bne.n	8007632 <_read_r+0x1e>
 800762c:	682b      	ldr	r3, [r5, #0]
 800762e:	b103      	cbz	r3, 8007632 <_read_r+0x1e>
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	bd38      	pop	{r3, r4, r5, pc}
 8007634:	240004a0 	.word	0x240004a0

08007638 <_write_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4d07      	ldr	r5, [pc, #28]	; (8007658 <_write_r+0x20>)
 800763c:	4604      	mov	r4, r0
 800763e:	4608      	mov	r0, r1
 8007640:	4611      	mov	r1, r2
 8007642:	2200      	movs	r2, #0
 8007644:	602a      	str	r2, [r5, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	f7f9 fdb9 	bl	80011be <_write>
 800764c:	1c43      	adds	r3, r0, #1
 800764e:	d102      	bne.n	8007656 <_write_r+0x1e>
 8007650:	682b      	ldr	r3, [r5, #0]
 8007652:	b103      	cbz	r3, 8007656 <_write_r+0x1e>
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	240004a0 	.word	0x240004a0

0800765c <__errno>:
 800765c:	4b01      	ldr	r3, [pc, #4]	; (8007664 <__errno+0x8>)
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	24000068 	.word	0x24000068

08007668 <__libc_init_array>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	4d0d      	ldr	r5, [pc, #52]	; (80076a0 <__libc_init_array+0x38>)
 800766c:	4c0d      	ldr	r4, [pc, #52]	; (80076a4 <__libc_init_array+0x3c>)
 800766e:	1b64      	subs	r4, r4, r5
 8007670:	10a4      	asrs	r4, r4, #2
 8007672:	2600      	movs	r6, #0
 8007674:	42a6      	cmp	r6, r4
 8007676:	d109      	bne.n	800768c <__libc_init_array+0x24>
 8007678:	4d0b      	ldr	r5, [pc, #44]	; (80076a8 <__libc_init_array+0x40>)
 800767a:	4c0c      	ldr	r4, [pc, #48]	; (80076ac <__libc_init_array+0x44>)
 800767c:	f002 f80e 	bl	800969c <_init>
 8007680:	1b64      	subs	r4, r4, r5
 8007682:	10a4      	asrs	r4, r4, #2
 8007684:	2600      	movs	r6, #0
 8007686:	42a6      	cmp	r6, r4
 8007688:	d105      	bne.n	8007696 <__libc_init_array+0x2e>
 800768a:	bd70      	pop	{r4, r5, r6, pc}
 800768c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007690:	4798      	blx	r3
 8007692:	3601      	adds	r6, #1
 8007694:	e7ee      	b.n	8007674 <__libc_init_array+0xc>
 8007696:	f855 3b04 	ldr.w	r3, [r5], #4
 800769a:	4798      	blx	r3
 800769c:	3601      	adds	r6, #1
 800769e:	e7f2      	b.n	8007686 <__libc_init_array+0x1e>
 80076a0:	08009a94 	.word	0x08009a94
 80076a4:	08009a94 	.word	0x08009a94
 80076a8:	08009a94 	.word	0x08009a94
 80076ac:	08009a98 	.word	0x08009a98

080076b0 <__retarget_lock_init_recursive>:
 80076b0:	4770      	bx	lr

080076b2 <__retarget_lock_acquire_recursive>:
 80076b2:	4770      	bx	lr

080076b4 <__retarget_lock_release_recursive>:
 80076b4:	4770      	bx	lr

080076b6 <quorem>:
 80076b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ba:	6903      	ldr	r3, [r0, #16]
 80076bc:	690c      	ldr	r4, [r1, #16]
 80076be:	42a3      	cmp	r3, r4
 80076c0:	4607      	mov	r7, r0
 80076c2:	db7e      	blt.n	80077c2 <quorem+0x10c>
 80076c4:	3c01      	subs	r4, #1
 80076c6:	f101 0814 	add.w	r8, r1, #20
 80076ca:	f100 0514 	add.w	r5, r0, #20
 80076ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076d2:	9301      	str	r3, [sp, #4]
 80076d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076dc:	3301      	adds	r3, #1
 80076de:	429a      	cmp	r2, r3
 80076e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80076e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80076ec:	d331      	bcc.n	8007752 <quorem+0x9c>
 80076ee:	f04f 0e00 	mov.w	lr, #0
 80076f2:	4640      	mov	r0, r8
 80076f4:	46ac      	mov	ip, r5
 80076f6:	46f2      	mov	sl, lr
 80076f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80076fc:	b293      	uxth	r3, r2
 80076fe:	fb06 e303 	mla	r3, r6, r3, lr
 8007702:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007706:	0c1a      	lsrs	r2, r3, #16
 8007708:	b29b      	uxth	r3, r3
 800770a:	ebaa 0303 	sub.w	r3, sl, r3
 800770e:	f8dc a000 	ldr.w	sl, [ip]
 8007712:	fa13 f38a 	uxtah	r3, r3, sl
 8007716:	fb06 220e 	mla	r2, r6, lr, r2
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	9b00      	ldr	r3, [sp, #0]
 800771e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007722:	b292      	uxth	r2, r2
 8007724:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007728:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800772c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007730:	4581      	cmp	r9, r0
 8007732:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007736:	f84c 3b04 	str.w	r3, [ip], #4
 800773a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800773e:	d2db      	bcs.n	80076f8 <quorem+0x42>
 8007740:	f855 300b 	ldr.w	r3, [r5, fp]
 8007744:	b92b      	cbnz	r3, 8007752 <quorem+0x9c>
 8007746:	9b01      	ldr	r3, [sp, #4]
 8007748:	3b04      	subs	r3, #4
 800774a:	429d      	cmp	r5, r3
 800774c:	461a      	mov	r2, r3
 800774e:	d32c      	bcc.n	80077aa <quorem+0xf4>
 8007750:	613c      	str	r4, [r7, #16]
 8007752:	4638      	mov	r0, r7
 8007754:	f001 f920 	bl	8008998 <__mcmp>
 8007758:	2800      	cmp	r0, #0
 800775a:	db22      	blt.n	80077a2 <quorem+0xec>
 800775c:	3601      	adds	r6, #1
 800775e:	4629      	mov	r1, r5
 8007760:	2000      	movs	r0, #0
 8007762:	f858 2b04 	ldr.w	r2, [r8], #4
 8007766:	f8d1 c000 	ldr.w	ip, [r1]
 800776a:	b293      	uxth	r3, r2
 800776c:	1ac3      	subs	r3, r0, r3
 800776e:	0c12      	lsrs	r2, r2, #16
 8007770:	fa13 f38c 	uxtah	r3, r3, ip
 8007774:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007778:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800777c:	b29b      	uxth	r3, r3
 800777e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007782:	45c1      	cmp	r9, r8
 8007784:	f841 3b04 	str.w	r3, [r1], #4
 8007788:	ea4f 4022 	mov.w	r0, r2, asr #16
 800778c:	d2e9      	bcs.n	8007762 <quorem+0xac>
 800778e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007792:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007796:	b922      	cbnz	r2, 80077a2 <quorem+0xec>
 8007798:	3b04      	subs	r3, #4
 800779a:	429d      	cmp	r5, r3
 800779c:	461a      	mov	r2, r3
 800779e:	d30a      	bcc.n	80077b6 <quorem+0x100>
 80077a0:	613c      	str	r4, [r7, #16]
 80077a2:	4630      	mov	r0, r6
 80077a4:	b003      	add	sp, #12
 80077a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077aa:	6812      	ldr	r2, [r2, #0]
 80077ac:	3b04      	subs	r3, #4
 80077ae:	2a00      	cmp	r2, #0
 80077b0:	d1ce      	bne.n	8007750 <quorem+0x9a>
 80077b2:	3c01      	subs	r4, #1
 80077b4:	e7c9      	b.n	800774a <quorem+0x94>
 80077b6:	6812      	ldr	r2, [r2, #0]
 80077b8:	3b04      	subs	r3, #4
 80077ba:	2a00      	cmp	r2, #0
 80077bc:	d1f0      	bne.n	80077a0 <quorem+0xea>
 80077be:	3c01      	subs	r4, #1
 80077c0:	e7eb      	b.n	800779a <quorem+0xe4>
 80077c2:	2000      	movs	r0, #0
 80077c4:	e7ee      	b.n	80077a4 <quorem+0xee>
	...

080077c8 <_dtoa_r>:
 80077c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	ed2d 8b02 	vpush	{d8}
 80077d0:	69c5      	ldr	r5, [r0, #28]
 80077d2:	b091      	sub	sp, #68	; 0x44
 80077d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80077d8:	ec59 8b10 	vmov	r8, r9, d0
 80077dc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80077de:	9106      	str	r1, [sp, #24]
 80077e0:	4606      	mov	r6, r0
 80077e2:	9208      	str	r2, [sp, #32]
 80077e4:	930c      	str	r3, [sp, #48]	; 0x30
 80077e6:	b975      	cbnz	r5, 8007806 <_dtoa_r+0x3e>
 80077e8:	2010      	movs	r0, #16
 80077ea:	f000 fda5 	bl	8008338 <malloc>
 80077ee:	4602      	mov	r2, r0
 80077f0:	61f0      	str	r0, [r6, #28]
 80077f2:	b920      	cbnz	r0, 80077fe <_dtoa_r+0x36>
 80077f4:	4ba6      	ldr	r3, [pc, #664]	; (8007a90 <_dtoa_r+0x2c8>)
 80077f6:	21ef      	movs	r1, #239	; 0xef
 80077f8:	48a6      	ldr	r0, [pc, #664]	; (8007a94 <_dtoa_r+0x2cc>)
 80077fa:	f001 fc0b 	bl	8009014 <__assert_func>
 80077fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007802:	6005      	str	r5, [r0, #0]
 8007804:	60c5      	str	r5, [r0, #12]
 8007806:	69f3      	ldr	r3, [r6, #28]
 8007808:	6819      	ldr	r1, [r3, #0]
 800780a:	b151      	cbz	r1, 8007822 <_dtoa_r+0x5a>
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	604a      	str	r2, [r1, #4]
 8007810:	2301      	movs	r3, #1
 8007812:	4093      	lsls	r3, r2
 8007814:	608b      	str	r3, [r1, #8]
 8007816:	4630      	mov	r0, r6
 8007818:	f000 fe82 	bl	8008520 <_Bfree>
 800781c:	69f3      	ldr	r3, [r6, #28]
 800781e:	2200      	movs	r2, #0
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	f1b9 0300 	subs.w	r3, r9, #0
 8007826:	bfbb      	ittet	lt
 8007828:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800782c:	9303      	strlt	r3, [sp, #12]
 800782e:	2300      	movge	r3, #0
 8007830:	2201      	movlt	r2, #1
 8007832:	bfac      	ite	ge
 8007834:	6023      	strge	r3, [r4, #0]
 8007836:	6022      	strlt	r2, [r4, #0]
 8007838:	4b97      	ldr	r3, [pc, #604]	; (8007a98 <_dtoa_r+0x2d0>)
 800783a:	9c03      	ldr	r4, [sp, #12]
 800783c:	43a3      	bics	r3, r4
 800783e:	d11c      	bne.n	800787a <_dtoa_r+0xb2>
 8007840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007842:	f242 730f 	movw	r3, #9999	; 0x270f
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800784c:	ea53 0308 	orrs.w	r3, r3, r8
 8007850:	f000 84fb 	beq.w	800824a <_dtoa_r+0xa82>
 8007854:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007856:	b963      	cbnz	r3, 8007872 <_dtoa_r+0xaa>
 8007858:	4b90      	ldr	r3, [pc, #576]	; (8007a9c <_dtoa_r+0x2d4>)
 800785a:	e020      	b.n	800789e <_dtoa_r+0xd6>
 800785c:	4b90      	ldr	r3, [pc, #576]	; (8007aa0 <_dtoa_r+0x2d8>)
 800785e:	9301      	str	r3, [sp, #4]
 8007860:	3308      	adds	r3, #8
 8007862:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007864:	6013      	str	r3, [r2, #0]
 8007866:	9801      	ldr	r0, [sp, #4]
 8007868:	b011      	add	sp, #68	; 0x44
 800786a:	ecbd 8b02 	vpop	{d8}
 800786e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007872:	4b8a      	ldr	r3, [pc, #552]	; (8007a9c <_dtoa_r+0x2d4>)
 8007874:	9301      	str	r3, [sp, #4]
 8007876:	3303      	adds	r3, #3
 8007878:	e7f3      	b.n	8007862 <_dtoa_r+0x9a>
 800787a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800787e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007886:	d10c      	bne.n	80078a2 <_dtoa_r+0xda>
 8007888:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800788a:	2301      	movs	r3, #1
 800788c:	6013      	str	r3, [r2, #0]
 800788e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007890:	2b00      	cmp	r3, #0
 8007892:	f000 84d7 	beq.w	8008244 <_dtoa_r+0xa7c>
 8007896:	4b83      	ldr	r3, [pc, #524]	; (8007aa4 <_dtoa_r+0x2dc>)
 8007898:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	3b01      	subs	r3, #1
 800789e:	9301      	str	r3, [sp, #4]
 80078a0:	e7e1      	b.n	8007866 <_dtoa_r+0x9e>
 80078a2:	aa0e      	add	r2, sp, #56	; 0x38
 80078a4:	a90f      	add	r1, sp, #60	; 0x3c
 80078a6:	4630      	mov	r0, r6
 80078a8:	eeb0 0b48 	vmov.f64	d0, d8
 80078ac:	f001 f91a 	bl	8008ae4 <__d2b>
 80078b0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80078b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078b6:	4605      	mov	r5, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d046      	beq.n	800794a <_dtoa_r+0x182>
 80078bc:	eeb0 7b48 	vmov.f64	d7, d8
 80078c0:	ee18 1a90 	vmov	r1, s17
 80078c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80078c8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80078cc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80078d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80078d4:	2000      	movs	r0, #0
 80078d6:	ee07 1a90 	vmov	s15, r1
 80078da:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80078de:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8007a78 <_dtoa_r+0x2b0>
 80078e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80078e6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8007a80 <_dtoa_r+0x2b8>
 80078ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80078ee:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8007a88 <_dtoa_r+0x2c0>
 80078f2:	ee07 3a90 	vmov	s15, r3
 80078f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80078fa:	eeb0 7b46 	vmov.f64	d7, d6
 80078fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007902:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007906:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800790a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800790e:	ee16 ba90 	vmov	fp, s13
 8007912:	9009      	str	r0, [sp, #36]	; 0x24
 8007914:	d508      	bpl.n	8007928 <_dtoa_r+0x160>
 8007916:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800791a:	eeb4 6b47 	vcmp.f64	d6, d7
 800791e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007922:	bf18      	it	ne
 8007924:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8007928:	f1bb 0f16 	cmp.w	fp, #22
 800792c:	d82b      	bhi.n	8007986 <_dtoa_r+0x1be>
 800792e:	495e      	ldr	r1, [pc, #376]	; (8007aa8 <_dtoa_r+0x2e0>)
 8007930:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007934:	ed91 7b00 	vldr	d7, [r1]
 8007938:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800793c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007940:	d501      	bpl.n	8007946 <_dtoa_r+0x17e>
 8007942:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007946:	2100      	movs	r1, #0
 8007948:	e01e      	b.n	8007988 <_dtoa_r+0x1c0>
 800794a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800794c:	4413      	add	r3, r2
 800794e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8007952:	2920      	cmp	r1, #32
 8007954:	bfc1      	itttt	gt
 8007956:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800795a:	408c      	lslgt	r4, r1
 800795c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8007960:	fa28 f101 	lsrgt.w	r1, r8, r1
 8007964:	bfd6      	itet	le
 8007966:	f1c1 0120 	rsble	r1, r1, #32
 800796a:	4321      	orrgt	r1, r4
 800796c:	fa08 f101 	lslle.w	r1, r8, r1
 8007970:	ee07 1a90 	vmov	s15, r1
 8007974:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007978:	3b01      	subs	r3, #1
 800797a:	ee17 1a90 	vmov	r1, s15
 800797e:	2001      	movs	r0, #1
 8007980:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007984:	e7a7      	b.n	80078d6 <_dtoa_r+0x10e>
 8007986:	2101      	movs	r1, #1
 8007988:	1ad2      	subs	r2, r2, r3
 800798a:	1e53      	subs	r3, r2, #1
 800798c:	9305      	str	r3, [sp, #20]
 800798e:	bf45      	ittet	mi
 8007990:	f1c2 0301 	rsbmi	r3, r2, #1
 8007994:	9304      	strmi	r3, [sp, #16]
 8007996:	2300      	movpl	r3, #0
 8007998:	2300      	movmi	r3, #0
 800799a:	bf4c      	ite	mi
 800799c:	9305      	strmi	r3, [sp, #20]
 800799e:	9304      	strpl	r3, [sp, #16]
 80079a0:	f1bb 0f00 	cmp.w	fp, #0
 80079a4:	910b      	str	r1, [sp, #44]	; 0x2c
 80079a6:	db18      	blt.n	80079da <_dtoa_r+0x212>
 80079a8:	9b05      	ldr	r3, [sp, #20]
 80079aa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80079ae:	445b      	add	r3, fp
 80079b0:	9305      	str	r3, [sp, #20]
 80079b2:	2300      	movs	r3, #0
 80079b4:	9a06      	ldr	r2, [sp, #24]
 80079b6:	2a09      	cmp	r2, #9
 80079b8:	d848      	bhi.n	8007a4c <_dtoa_r+0x284>
 80079ba:	2a05      	cmp	r2, #5
 80079bc:	bfc4      	itt	gt
 80079be:	3a04      	subgt	r2, #4
 80079c0:	9206      	strgt	r2, [sp, #24]
 80079c2:	9a06      	ldr	r2, [sp, #24]
 80079c4:	f1a2 0202 	sub.w	r2, r2, #2
 80079c8:	bfcc      	ite	gt
 80079ca:	2400      	movgt	r4, #0
 80079cc:	2401      	movle	r4, #1
 80079ce:	2a03      	cmp	r2, #3
 80079d0:	d847      	bhi.n	8007a62 <_dtoa_r+0x29a>
 80079d2:	e8df f002 	tbb	[pc, r2]
 80079d6:	2d0b      	.short	0x2d0b
 80079d8:	392b      	.short	0x392b
 80079da:	9b04      	ldr	r3, [sp, #16]
 80079dc:	2200      	movs	r2, #0
 80079de:	eba3 030b 	sub.w	r3, r3, fp
 80079e2:	9304      	str	r3, [sp, #16]
 80079e4:	920a      	str	r2, [sp, #40]	; 0x28
 80079e6:	f1cb 0300 	rsb	r3, fp, #0
 80079ea:	e7e3      	b.n	80079b4 <_dtoa_r+0x1ec>
 80079ec:	2200      	movs	r2, #0
 80079ee:	9207      	str	r2, [sp, #28]
 80079f0:	9a08      	ldr	r2, [sp, #32]
 80079f2:	2a00      	cmp	r2, #0
 80079f4:	dc38      	bgt.n	8007a68 <_dtoa_r+0x2a0>
 80079f6:	f04f 0a01 	mov.w	sl, #1
 80079fa:	46d1      	mov	r9, sl
 80079fc:	4652      	mov	r2, sl
 80079fe:	f8cd a020 	str.w	sl, [sp, #32]
 8007a02:	69f7      	ldr	r7, [r6, #28]
 8007a04:	2100      	movs	r1, #0
 8007a06:	2004      	movs	r0, #4
 8007a08:	f100 0c14 	add.w	ip, r0, #20
 8007a0c:	4594      	cmp	ip, r2
 8007a0e:	d930      	bls.n	8007a72 <_dtoa_r+0x2aa>
 8007a10:	6079      	str	r1, [r7, #4]
 8007a12:	4630      	mov	r0, r6
 8007a14:	930d      	str	r3, [sp, #52]	; 0x34
 8007a16:	f000 fd43 	bl	80084a0 <_Balloc>
 8007a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a1c:	9001      	str	r0, [sp, #4]
 8007a1e:	4602      	mov	r2, r0
 8007a20:	2800      	cmp	r0, #0
 8007a22:	d145      	bne.n	8007ab0 <_dtoa_r+0x2e8>
 8007a24:	4b21      	ldr	r3, [pc, #132]	; (8007aac <_dtoa_r+0x2e4>)
 8007a26:	f240 11af 	movw	r1, #431	; 0x1af
 8007a2a:	e6e5      	b.n	80077f8 <_dtoa_r+0x30>
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	e7de      	b.n	80079ee <_dtoa_r+0x226>
 8007a30:	2200      	movs	r2, #0
 8007a32:	9207      	str	r2, [sp, #28]
 8007a34:	9a08      	ldr	r2, [sp, #32]
 8007a36:	eb0b 0a02 	add.w	sl, fp, r2
 8007a3a:	f10a 0901 	add.w	r9, sl, #1
 8007a3e:	464a      	mov	r2, r9
 8007a40:	2a01      	cmp	r2, #1
 8007a42:	bfb8      	it	lt
 8007a44:	2201      	movlt	r2, #1
 8007a46:	e7dc      	b.n	8007a02 <_dtoa_r+0x23a>
 8007a48:	2201      	movs	r2, #1
 8007a4a:	e7f2      	b.n	8007a32 <_dtoa_r+0x26a>
 8007a4c:	2401      	movs	r4, #1
 8007a4e:	2200      	movs	r2, #0
 8007a50:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8007a54:	f04f 3aff 	mov.w	sl, #4294967295
 8007a58:	2100      	movs	r1, #0
 8007a5a:	46d1      	mov	r9, sl
 8007a5c:	2212      	movs	r2, #18
 8007a5e:	9108      	str	r1, [sp, #32]
 8007a60:	e7cf      	b.n	8007a02 <_dtoa_r+0x23a>
 8007a62:	2201      	movs	r2, #1
 8007a64:	9207      	str	r2, [sp, #28]
 8007a66:	e7f5      	b.n	8007a54 <_dtoa_r+0x28c>
 8007a68:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007a6c:	46d1      	mov	r9, sl
 8007a6e:	4652      	mov	r2, sl
 8007a70:	e7c7      	b.n	8007a02 <_dtoa_r+0x23a>
 8007a72:	3101      	adds	r1, #1
 8007a74:	0040      	lsls	r0, r0, #1
 8007a76:	e7c7      	b.n	8007a08 <_dtoa_r+0x240>
 8007a78:	636f4361 	.word	0x636f4361
 8007a7c:	3fd287a7 	.word	0x3fd287a7
 8007a80:	8b60c8b3 	.word	0x8b60c8b3
 8007a84:	3fc68a28 	.word	0x3fc68a28
 8007a88:	509f79fb 	.word	0x509f79fb
 8007a8c:	3fd34413 	.word	0x3fd34413
 8007a90:	0800975d 	.word	0x0800975d
 8007a94:	08009774 	.word	0x08009774
 8007a98:	7ff00000 	.word	0x7ff00000
 8007a9c:	08009759 	.word	0x08009759
 8007aa0:	08009750 	.word	0x08009750
 8007aa4:	0800972d 	.word	0x0800972d
 8007aa8:	08009860 	.word	0x08009860
 8007aac:	080097cc 	.word	0x080097cc
 8007ab0:	69f2      	ldr	r2, [r6, #28]
 8007ab2:	9901      	ldr	r1, [sp, #4]
 8007ab4:	6011      	str	r1, [r2, #0]
 8007ab6:	f1b9 0f0e 	cmp.w	r9, #14
 8007aba:	d86c      	bhi.n	8007b96 <_dtoa_r+0x3ce>
 8007abc:	2c00      	cmp	r4, #0
 8007abe:	d06a      	beq.n	8007b96 <_dtoa_r+0x3ce>
 8007ac0:	f1bb 0f00 	cmp.w	fp, #0
 8007ac4:	f340 80a0 	ble.w	8007c08 <_dtoa_r+0x440>
 8007ac8:	4ac1      	ldr	r2, [pc, #772]	; (8007dd0 <_dtoa_r+0x608>)
 8007aca:	f00b 010f 	and.w	r1, fp, #15
 8007ace:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007ad2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007ad6:	ed92 7b00 	vldr	d7, [r2]
 8007ada:	ea4f 122b 	mov.w	r2, fp, asr #4
 8007ade:	f000 8087 	beq.w	8007bf0 <_dtoa_r+0x428>
 8007ae2:	49bc      	ldr	r1, [pc, #752]	; (8007dd4 <_dtoa_r+0x60c>)
 8007ae4:	ed91 6b08 	vldr	d6, [r1, #32]
 8007ae8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007aec:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007af0:	f002 020f 	and.w	r2, r2, #15
 8007af4:	2103      	movs	r1, #3
 8007af6:	48b7      	ldr	r0, [pc, #732]	; (8007dd4 <_dtoa_r+0x60c>)
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	d17b      	bne.n	8007bf4 <_dtoa_r+0x42c>
 8007afc:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007b00:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007b04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b0e:	2a00      	cmp	r2, #0
 8007b10:	f000 80a0 	beq.w	8007c54 <_dtoa_r+0x48c>
 8007b14:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007b18:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b20:	f140 8098 	bpl.w	8007c54 <_dtoa_r+0x48c>
 8007b24:	f1b9 0f00 	cmp.w	r9, #0
 8007b28:	f000 8094 	beq.w	8007c54 <_dtoa_r+0x48c>
 8007b2c:	f1ba 0f00 	cmp.w	sl, #0
 8007b30:	dd2f      	ble.n	8007b92 <_dtoa_r+0x3ca>
 8007b32:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007b36:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b3a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b3e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007b42:	3101      	adds	r1, #1
 8007b44:	4654      	mov	r4, sl
 8007b46:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007b4a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007b4e:	ee07 1a90 	vmov	s15, r1
 8007b52:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007b56:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007b5a:	ee15 7a90 	vmov	r7, s11
 8007b5e:	ec51 0b15 	vmov	r0, r1, d5
 8007b62:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8007b66:	2c00      	cmp	r4, #0
 8007b68:	d177      	bne.n	8007c5a <_dtoa_r+0x492>
 8007b6a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007b6e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007b72:	ec41 0b17 	vmov	d7, r0, r1
 8007b76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b7e:	f300 826a 	bgt.w	8008056 <_dtoa_r+0x88e>
 8007b82:	eeb1 7b47 	vneg.f64	d7, d7
 8007b86:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b8e:	f100 8260 	bmi.w	8008052 <_dtoa_r+0x88a>
 8007b92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b98:	2a00      	cmp	r2, #0
 8007b9a:	f2c0 811d 	blt.w	8007dd8 <_dtoa_r+0x610>
 8007b9e:	f1bb 0f0e 	cmp.w	fp, #14
 8007ba2:	f300 8119 	bgt.w	8007dd8 <_dtoa_r+0x610>
 8007ba6:	4b8a      	ldr	r3, [pc, #552]	; (8007dd0 <_dtoa_r+0x608>)
 8007ba8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bac:	ed93 6b00 	vldr	d6, [r3]
 8007bb0:	9b08      	ldr	r3, [sp, #32]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	f280 80b7 	bge.w	8007d26 <_dtoa_r+0x55e>
 8007bb8:	f1b9 0f00 	cmp.w	r9, #0
 8007bbc:	f300 80b3 	bgt.w	8007d26 <_dtoa_r+0x55e>
 8007bc0:	f040 8246 	bne.w	8008050 <_dtoa_r+0x888>
 8007bc4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007bc8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007bcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bd0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bd8:	464c      	mov	r4, r9
 8007bda:	464f      	mov	r7, r9
 8007bdc:	f280 821c 	bge.w	8008018 <_dtoa_r+0x850>
 8007be0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007be4:	2331      	movs	r3, #49	; 0x31
 8007be6:	f808 3b01 	strb.w	r3, [r8], #1
 8007bea:	f10b 0b01 	add.w	fp, fp, #1
 8007bee:	e218      	b.n	8008022 <_dtoa_r+0x85a>
 8007bf0:	2102      	movs	r1, #2
 8007bf2:	e780      	b.n	8007af6 <_dtoa_r+0x32e>
 8007bf4:	07d4      	lsls	r4, r2, #31
 8007bf6:	d504      	bpl.n	8007c02 <_dtoa_r+0x43a>
 8007bf8:	ed90 6b00 	vldr	d6, [r0]
 8007bfc:	3101      	adds	r1, #1
 8007bfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c02:	1052      	asrs	r2, r2, #1
 8007c04:	3008      	adds	r0, #8
 8007c06:	e777      	b.n	8007af8 <_dtoa_r+0x330>
 8007c08:	d022      	beq.n	8007c50 <_dtoa_r+0x488>
 8007c0a:	f1cb 0200 	rsb	r2, fp, #0
 8007c0e:	4970      	ldr	r1, [pc, #448]	; (8007dd0 <_dtoa_r+0x608>)
 8007c10:	f002 000f 	and.w	r0, r2, #15
 8007c14:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007c18:	ed91 7b00 	vldr	d7, [r1]
 8007c1c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007c20:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007c24:	486b      	ldr	r0, [pc, #428]	; (8007dd4 <_dtoa_r+0x60c>)
 8007c26:	1112      	asrs	r2, r2, #4
 8007c28:	2400      	movs	r4, #0
 8007c2a:	2102      	movs	r1, #2
 8007c2c:	b92a      	cbnz	r2, 8007c3a <_dtoa_r+0x472>
 8007c2e:	2c00      	cmp	r4, #0
 8007c30:	f43f af6a 	beq.w	8007b08 <_dtoa_r+0x340>
 8007c34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007c38:	e766      	b.n	8007b08 <_dtoa_r+0x340>
 8007c3a:	07d7      	lsls	r7, r2, #31
 8007c3c:	d505      	bpl.n	8007c4a <_dtoa_r+0x482>
 8007c3e:	ed90 6b00 	vldr	d6, [r0]
 8007c42:	3101      	adds	r1, #1
 8007c44:	2401      	movs	r4, #1
 8007c46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c4a:	1052      	asrs	r2, r2, #1
 8007c4c:	3008      	adds	r0, #8
 8007c4e:	e7ed      	b.n	8007c2c <_dtoa_r+0x464>
 8007c50:	2102      	movs	r1, #2
 8007c52:	e759      	b.n	8007b08 <_dtoa_r+0x340>
 8007c54:	465a      	mov	r2, fp
 8007c56:	464c      	mov	r4, r9
 8007c58:	e775      	b.n	8007b46 <_dtoa_r+0x37e>
 8007c5a:	ec41 0b17 	vmov	d7, r0, r1
 8007c5e:	495c      	ldr	r1, [pc, #368]	; (8007dd0 <_dtoa_r+0x608>)
 8007c60:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8007c64:	ed11 4b02 	vldr	d4, [r1, #-8]
 8007c68:	9901      	ldr	r1, [sp, #4]
 8007c6a:	440c      	add	r4, r1
 8007c6c:	9907      	ldr	r1, [sp, #28]
 8007c6e:	b351      	cbz	r1, 8007cc6 <_dtoa_r+0x4fe>
 8007c70:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007c74:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007c78:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c7c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007c80:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007c84:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007c88:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007c8c:	ee14 1a90 	vmov	r1, s9
 8007c90:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007c94:	3130      	adds	r1, #48	; 0x30
 8007c96:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007c9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ca2:	f808 1b01 	strb.w	r1, [r8], #1
 8007ca6:	d439      	bmi.n	8007d1c <_dtoa_r+0x554>
 8007ca8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007cac:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cb4:	d472      	bmi.n	8007d9c <_dtoa_r+0x5d4>
 8007cb6:	45a0      	cmp	r8, r4
 8007cb8:	f43f af6b 	beq.w	8007b92 <_dtoa_r+0x3ca>
 8007cbc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007cc0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007cc4:	e7e0      	b.n	8007c88 <_dtoa_r+0x4c0>
 8007cc6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007cca:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007cce:	4620      	mov	r0, r4
 8007cd0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007cd4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007cd8:	ee14 1a90 	vmov	r1, s9
 8007cdc:	3130      	adds	r1, #48	; 0x30
 8007cde:	f808 1b01 	strb.w	r1, [r8], #1
 8007ce2:	45a0      	cmp	r8, r4
 8007ce4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007ce8:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007cec:	d118      	bne.n	8007d20 <_dtoa_r+0x558>
 8007cee:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007cf2:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007cf6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cfe:	dc4d      	bgt.n	8007d9c <_dtoa_r+0x5d4>
 8007d00:	ee35 5b47 	vsub.f64	d5, d5, d7
 8007d04:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8007d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d0c:	f57f af41 	bpl.w	8007b92 <_dtoa_r+0x3ca>
 8007d10:	4680      	mov	r8, r0
 8007d12:	3801      	subs	r0, #1
 8007d14:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007d18:	2b30      	cmp	r3, #48	; 0x30
 8007d1a:	d0f9      	beq.n	8007d10 <_dtoa_r+0x548>
 8007d1c:	4693      	mov	fp, r2
 8007d1e:	e02a      	b.n	8007d76 <_dtoa_r+0x5ae>
 8007d20:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007d24:	e7d6      	b.n	8007cd4 <_dtoa_r+0x50c>
 8007d26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d2a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007d2e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007d32:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007d36:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007d3a:	ee15 3a10 	vmov	r3, s10
 8007d3e:	3330      	adds	r3, #48	; 0x30
 8007d40:	f808 3b01 	strb.w	r3, [r8], #1
 8007d44:	9b01      	ldr	r3, [sp, #4]
 8007d46:	eba8 0303 	sub.w	r3, r8, r3
 8007d4a:	4599      	cmp	r9, r3
 8007d4c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007d50:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007d54:	d133      	bne.n	8007dbe <_dtoa_r+0x5f6>
 8007d56:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007d5a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d62:	dc1a      	bgt.n	8007d9a <_dtoa_r+0x5d2>
 8007d64:	eeb4 7b46 	vcmp.f64	d7, d6
 8007d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d6c:	d103      	bne.n	8007d76 <_dtoa_r+0x5ae>
 8007d6e:	ee15 3a10 	vmov	r3, s10
 8007d72:	07d9      	lsls	r1, r3, #31
 8007d74:	d411      	bmi.n	8007d9a <_dtoa_r+0x5d2>
 8007d76:	4629      	mov	r1, r5
 8007d78:	4630      	mov	r0, r6
 8007d7a:	f000 fbd1 	bl	8008520 <_Bfree>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d82:	f888 3000 	strb.w	r3, [r8]
 8007d86:	f10b 0301 	add.w	r3, fp, #1
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f43f ad69 	beq.w	8007866 <_dtoa_r+0x9e>
 8007d94:	f8c3 8000 	str.w	r8, [r3]
 8007d98:	e565      	b.n	8007866 <_dtoa_r+0x9e>
 8007d9a:	465a      	mov	r2, fp
 8007d9c:	4643      	mov	r3, r8
 8007d9e:	4698      	mov	r8, r3
 8007da0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8007da4:	2939      	cmp	r1, #57	; 0x39
 8007da6:	d106      	bne.n	8007db6 <_dtoa_r+0x5ee>
 8007da8:	9901      	ldr	r1, [sp, #4]
 8007daa:	4299      	cmp	r1, r3
 8007dac:	d1f7      	bne.n	8007d9e <_dtoa_r+0x5d6>
 8007dae:	9801      	ldr	r0, [sp, #4]
 8007db0:	2130      	movs	r1, #48	; 0x30
 8007db2:	3201      	adds	r2, #1
 8007db4:	7001      	strb	r1, [r0, #0]
 8007db6:	7819      	ldrb	r1, [r3, #0]
 8007db8:	3101      	adds	r1, #1
 8007dba:	7019      	strb	r1, [r3, #0]
 8007dbc:	e7ae      	b.n	8007d1c <_dtoa_r+0x554>
 8007dbe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007dc2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dca:	d1b2      	bne.n	8007d32 <_dtoa_r+0x56a>
 8007dcc:	e7d3      	b.n	8007d76 <_dtoa_r+0x5ae>
 8007dce:	bf00      	nop
 8007dd0:	08009860 	.word	0x08009860
 8007dd4:	08009838 	.word	0x08009838
 8007dd8:	9907      	ldr	r1, [sp, #28]
 8007dda:	2900      	cmp	r1, #0
 8007ddc:	f000 80d0 	beq.w	8007f80 <_dtoa_r+0x7b8>
 8007de0:	9906      	ldr	r1, [sp, #24]
 8007de2:	2901      	cmp	r1, #1
 8007de4:	f300 80b4 	bgt.w	8007f50 <_dtoa_r+0x788>
 8007de8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dea:	2900      	cmp	r1, #0
 8007dec:	f000 80ac 	beq.w	8007f48 <_dtoa_r+0x780>
 8007df0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007df4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007df8:	461c      	mov	r4, r3
 8007dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8007dfc:	9b04      	ldr	r3, [sp, #16]
 8007dfe:	4413      	add	r3, r2
 8007e00:	9304      	str	r3, [sp, #16]
 8007e02:	9b05      	ldr	r3, [sp, #20]
 8007e04:	2101      	movs	r1, #1
 8007e06:	4413      	add	r3, r2
 8007e08:	4630      	mov	r0, r6
 8007e0a:	9305      	str	r3, [sp, #20]
 8007e0c:	f000 fc3e 	bl	800868c <__i2b>
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	4607      	mov	r7, r0
 8007e14:	f1b8 0f00 	cmp.w	r8, #0
 8007e18:	d00d      	beq.n	8007e36 <_dtoa_r+0x66e>
 8007e1a:	9a05      	ldr	r2, [sp, #20]
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	dd0a      	ble.n	8007e36 <_dtoa_r+0x66e>
 8007e20:	4542      	cmp	r2, r8
 8007e22:	9904      	ldr	r1, [sp, #16]
 8007e24:	bfa8      	it	ge
 8007e26:	4642      	movge	r2, r8
 8007e28:	1a89      	subs	r1, r1, r2
 8007e2a:	9104      	str	r1, [sp, #16]
 8007e2c:	9905      	ldr	r1, [sp, #20]
 8007e2e:	eba8 0802 	sub.w	r8, r8, r2
 8007e32:	1a8a      	subs	r2, r1, r2
 8007e34:	9205      	str	r2, [sp, #20]
 8007e36:	b303      	cbz	r3, 8007e7a <_dtoa_r+0x6b2>
 8007e38:	9a07      	ldr	r2, [sp, #28]
 8007e3a:	2a00      	cmp	r2, #0
 8007e3c:	f000 80a5 	beq.w	8007f8a <_dtoa_r+0x7c2>
 8007e40:	2c00      	cmp	r4, #0
 8007e42:	dd13      	ble.n	8007e6c <_dtoa_r+0x6a4>
 8007e44:	4639      	mov	r1, r7
 8007e46:	4622      	mov	r2, r4
 8007e48:	4630      	mov	r0, r6
 8007e4a:	930d      	str	r3, [sp, #52]	; 0x34
 8007e4c:	f000 fcde 	bl	800880c <__pow5mult>
 8007e50:	462a      	mov	r2, r5
 8007e52:	4601      	mov	r1, r0
 8007e54:	4607      	mov	r7, r0
 8007e56:	4630      	mov	r0, r6
 8007e58:	f000 fc2e 	bl	80086b8 <__multiply>
 8007e5c:	4629      	mov	r1, r5
 8007e5e:	9009      	str	r0, [sp, #36]	; 0x24
 8007e60:	4630      	mov	r0, r6
 8007e62:	f000 fb5d 	bl	8008520 <_Bfree>
 8007e66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e6a:	4615      	mov	r5, r2
 8007e6c:	1b1a      	subs	r2, r3, r4
 8007e6e:	d004      	beq.n	8007e7a <_dtoa_r+0x6b2>
 8007e70:	4629      	mov	r1, r5
 8007e72:	4630      	mov	r0, r6
 8007e74:	f000 fcca 	bl	800880c <__pow5mult>
 8007e78:	4605      	mov	r5, r0
 8007e7a:	2101      	movs	r1, #1
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f000 fc05 	bl	800868c <__i2b>
 8007e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	4604      	mov	r4, r0
 8007e88:	f340 8081 	ble.w	8007f8e <_dtoa_r+0x7c6>
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	4601      	mov	r1, r0
 8007e90:	4630      	mov	r0, r6
 8007e92:	f000 fcbb 	bl	800880c <__pow5mult>
 8007e96:	9b06      	ldr	r3, [sp, #24]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	dd7a      	ble.n	8007f94 <_dtoa_r+0x7cc>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ea2:	6922      	ldr	r2, [r4, #16]
 8007ea4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007ea8:	6910      	ldr	r0, [r2, #16]
 8007eaa:	f000 fba1 	bl	80085f0 <__hi0bits>
 8007eae:	f1c0 0020 	rsb	r0, r0, #32
 8007eb2:	9b05      	ldr	r3, [sp, #20]
 8007eb4:	4418      	add	r0, r3
 8007eb6:	f010 001f 	ands.w	r0, r0, #31
 8007eba:	f000 8093 	beq.w	8007fe4 <_dtoa_r+0x81c>
 8007ebe:	f1c0 0220 	rsb	r2, r0, #32
 8007ec2:	2a04      	cmp	r2, #4
 8007ec4:	f340 8085 	ble.w	8007fd2 <_dtoa_r+0x80a>
 8007ec8:	9b04      	ldr	r3, [sp, #16]
 8007eca:	f1c0 001c 	rsb	r0, r0, #28
 8007ece:	4403      	add	r3, r0
 8007ed0:	9304      	str	r3, [sp, #16]
 8007ed2:	9b05      	ldr	r3, [sp, #20]
 8007ed4:	4480      	add	r8, r0
 8007ed6:	4403      	add	r3, r0
 8007ed8:	9305      	str	r3, [sp, #20]
 8007eda:	9b04      	ldr	r3, [sp, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	dd05      	ble.n	8007eec <_dtoa_r+0x724>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	f000 fceb 	bl	80088c0 <__lshift>
 8007eea:	4605      	mov	r5, r0
 8007eec:	9b05      	ldr	r3, [sp, #20]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	dd05      	ble.n	8007efe <_dtoa_r+0x736>
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	4630      	mov	r0, r6
 8007ef8:	f000 fce2 	bl	80088c0 <__lshift>
 8007efc:	4604      	mov	r4, r0
 8007efe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d071      	beq.n	8007fe8 <_dtoa_r+0x820>
 8007f04:	4621      	mov	r1, r4
 8007f06:	4628      	mov	r0, r5
 8007f08:	f000 fd46 	bl	8008998 <__mcmp>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	da6b      	bge.n	8007fe8 <_dtoa_r+0x820>
 8007f10:	2300      	movs	r3, #0
 8007f12:	4629      	mov	r1, r5
 8007f14:	220a      	movs	r2, #10
 8007f16:	4630      	mov	r0, r6
 8007f18:	f000 fb24 	bl	8008564 <__multadd>
 8007f1c:	9b07      	ldr	r3, [sp, #28]
 8007f1e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f22:	4605      	mov	r5, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f000 8197 	beq.w	8008258 <_dtoa_r+0xa90>
 8007f2a:	4639      	mov	r1, r7
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	220a      	movs	r2, #10
 8007f30:	4630      	mov	r0, r6
 8007f32:	f000 fb17 	bl	8008564 <__multadd>
 8007f36:	f1ba 0f00 	cmp.w	sl, #0
 8007f3a:	4607      	mov	r7, r0
 8007f3c:	f300 8093 	bgt.w	8008066 <_dtoa_r+0x89e>
 8007f40:	9b06      	ldr	r3, [sp, #24]
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	dc57      	bgt.n	8007ff6 <_dtoa_r+0x82e>
 8007f46:	e08e      	b.n	8008066 <_dtoa_r+0x89e>
 8007f48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f4a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007f4e:	e751      	b.n	8007df4 <_dtoa_r+0x62c>
 8007f50:	f109 34ff 	add.w	r4, r9, #4294967295
 8007f54:	42a3      	cmp	r3, r4
 8007f56:	bfbf      	itttt	lt
 8007f58:	1ae2      	sublt	r2, r4, r3
 8007f5a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007f5c:	189b      	addlt	r3, r3, r2
 8007f5e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007f60:	bfae      	itee	ge
 8007f62:	1b1c      	subge	r4, r3, r4
 8007f64:	4623      	movlt	r3, r4
 8007f66:	2400      	movlt	r4, #0
 8007f68:	f1b9 0f00 	cmp.w	r9, #0
 8007f6c:	bfb5      	itete	lt
 8007f6e:	9a04      	ldrlt	r2, [sp, #16]
 8007f70:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8007f74:	eba2 0809 	sublt.w	r8, r2, r9
 8007f78:	464a      	movge	r2, r9
 8007f7a:	bfb8      	it	lt
 8007f7c:	2200      	movlt	r2, #0
 8007f7e:	e73c      	b.n	8007dfa <_dtoa_r+0x632>
 8007f80:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007f84:	9f07      	ldr	r7, [sp, #28]
 8007f86:	461c      	mov	r4, r3
 8007f88:	e744      	b.n	8007e14 <_dtoa_r+0x64c>
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	e770      	b.n	8007e70 <_dtoa_r+0x6a8>
 8007f8e:	9b06      	ldr	r3, [sp, #24]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	dc18      	bgt.n	8007fc6 <_dtoa_r+0x7fe>
 8007f94:	9b02      	ldr	r3, [sp, #8]
 8007f96:	b9b3      	cbnz	r3, 8007fc6 <_dtoa_r+0x7fe>
 8007f98:	9b03      	ldr	r3, [sp, #12]
 8007f9a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007f9e:	b9a2      	cbnz	r2, 8007fca <_dtoa_r+0x802>
 8007fa0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007fa4:	0d12      	lsrs	r2, r2, #20
 8007fa6:	0512      	lsls	r2, r2, #20
 8007fa8:	b18a      	cbz	r2, 8007fce <_dtoa_r+0x806>
 8007faa:	9b04      	ldr	r3, [sp, #16]
 8007fac:	3301      	adds	r3, #1
 8007fae:	9304      	str	r3, [sp, #16]
 8007fb0:	9b05      	ldr	r3, [sp, #20]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	9305      	str	r3, [sp, #20]
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f47f af70 	bne.w	8007ea2 <_dtoa_r+0x6da>
 8007fc2:	2001      	movs	r0, #1
 8007fc4:	e775      	b.n	8007eb2 <_dtoa_r+0x6ea>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	e7f6      	b.n	8007fb8 <_dtoa_r+0x7f0>
 8007fca:	9b02      	ldr	r3, [sp, #8]
 8007fcc:	e7f4      	b.n	8007fb8 <_dtoa_r+0x7f0>
 8007fce:	9209      	str	r2, [sp, #36]	; 0x24
 8007fd0:	e7f3      	b.n	8007fba <_dtoa_r+0x7f2>
 8007fd2:	d082      	beq.n	8007eda <_dtoa_r+0x712>
 8007fd4:	9b04      	ldr	r3, [sp, #16]
 8007fd6:	321c      	adds	r2, #28
 8007fd8:	4413      	add	r3, r2
 8007fda:	9304      	str	r3, [sp, #16]
 8007fdc:	9b05      	ldr	r3, [sp, #20]
 8007fde:	4490      	add	r8, r2
 8007fe0:	4413      	add	r3, r2
 8007fe2:	e779      	b.n	8007ed8 <_dtoa_r+0x710>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	e7f5      	b.n	8007fd4 <_dtoa_r+0x80c>
 8007fe8:	f1b9 0f00 	cmp.w	r9, #0
 8007fec:	dc36      	bgt.n	800805c <_dtoa_r+0x894>
 8007fee:	9b06      	ldr	r3, [sp, #24]
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	dd33      	ble.n	800805c <_dtoa_r+0x894>
 8007ff4:	46ca      	mov	sl, r9
 8007ff6:	f1ba 0f00 	cmp.w	sl, #0
 8007ffa:	d10d      	bne.n	8008018 <_dtoa_r+0x850>
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	4653      	mov	r3, sl
 8008000:	2205      	movs	r2, #5
 8008002:	4630      	mov	r0, r6
 8008004:	f000 faae 	bl	8008564 <__multadd>
 8008008:	4601      	mov	r1, r0
 800800a:	4604      	mov	r4, r0
 800800c:	4628      	mov	r0, r5
 800800e:	f000 fcc3 	bl	8008998 <__mcmp>
 8008012:	2800      	cmp	r0, #0
 8008014:	f73f ade4 	bgt.w	8007be0 <_dtoa_r+0x418>
 8008018:	9b08      	ldr	r3, [sp, #32]
 800801a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800801e:	ea6f 0b03 	mvn.w	fp, r3
 8008022:	f04f 0900 	mov.w	r9, #0
 8008026:	4621      	mov	r1, r4
 8008028:	4630      	mov	r0, r6
 800802a:	f000 fa79 	bl	8008520 <_Bfree>
 800802e:	2f00      	cmp	r7, #0
 8008030:	f43f aea1 	beq.w	8007d76 <_dtoa_r+0x5ae>
 8008034:	f1b9 0f00 	cmp.w	r9, #0
 8008038:	d005      	beq.n	8008046 <_dtoa_r+0x87e>
 800803a:	45b9      	cmp	r9, r7
 800803c:	d003      	beq.n	8008046 <_dtoa_r+0x87e>
 800803e:	4649      	mov	r1, r9
 8008040:	4630      	mov	r0, r6
 8008042:	f000 fa6d 	bl	8008520 <_Bfree>
 8008046:	4639      	mov	r1, r7
 8008048:	4630      	mov	r0, r6
 800804a:	f000 fa69 	bl	8008520 <_Bfree>
 800804e:	e692      	b.n	8007d76 <_dtoa_r+0x5ae>
 8008050:	2400      	movs	r4, #0
 8008052:	4627      	mov	r7, r4
 8008054:	e7e0      	b.n	8008018 <_dtoa_r+0x850>
 8008056:	4693      	mov	fp, r2
 8008058:	4627      	mov	r7, r4
 800805a:	e5c1      	b.n	8007be0 <_dtoa_r+0x418>
 800805c:	9b07      	ldr	r3, [sp, #28]
 800805e:	46ca      	mov	sl, r9
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 8100 	beq.w	8008266 <_dtoa_r+0xa9e>
 8008066:	f1b8 0f00 	cmp.w	r8, #0
 800806a:	dd05      	ble.n	8008078 <_dtoa_r+0x8b0>
 800806c:	4639      	mov	r1, r7
 800806e:	4642      	mov	r2, r8
 8008070:	4630      	mov	r0, r6
 8008072:	f000 fc25 	bl	80088c0 <__lshift>
 8008076:	4607      	mov	r7, r0
 8008078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800807a:	2b00      	cmp	r3, #0
 800807c:	d05d      	beq.n	800813a <_dtoa_r+0x972>
 800807e:	6879      	ldr	r1, [r7, #4]
 8008080:	4630      	mov	r0, r6
 8008082:	f000 fa0d 	bl	80084a0 <_Balloc>
 8008086:	4680      	mov	r8, r0
 8008088:	b928      	cbnz	r0, 8008096 <_dtoa_r+0x8ce>
 800808a:	4b82      	ldr	r3, [pc, #520]	; (8008294 <_dtoa_r+0xacc>)
 800808c:	4602      	mov	r2, r0
 800808e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008092:	f7ff bbb1 	b.w	80077f8 <_dtoa_r+0x30>
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	3202      	adds	r2, #2
 800809a:	0092      	lsls	r2, r2, #2
 800809c:	f107 010c 	add.w	r1, r7, #12
 80080a0:	300c      	adds	r0, #12
 80080a2:	f000 ffa9 	bl	8008ff8 <memcpy>
 80080a6:	2201      	movs	r2, #1
 80080a8:	4641      	mov	r1, r8
 80080aa:	4630      	mov	r0, r6
 80080ac:	f000 fc08 	bl	80088c0 <__lshift>
 80080b0:	9b01      	ldr	r3, [sp, #4]
 80080b2:	3301      	adds	r3, #1
 80080b4:	9304      	str	r3, [sp, #16]
 80080b6:	9b01      	ldr	r3, [sp, #4]
 80080b8:	4453      	add	r3, sl
 80080ba:	9308      	str	r3, [sp, #32]
 80080bc:	9b02      	ldr	r3, [sp, #8]
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	46b9      	mov	r9, r7
 80080c4:	9307      	str	r3, [sp, #28]
 80080c6:	4607      	mov	r7, r0
 80080c8:	9b04      	ldr	r3, [sp, #16]
 80080ca:	4621      	mov	r1, r4
 80080cc:	3b01      	subs	r3, #1
 80080ce:	4628      	mov	r0, r5
 80080d0:	9302      	str	r3, [sp, #8]
 80080d2:	f7ff faf0 	bl	80076b6 <quorem>
 80080d6:	4603      	mov	r3, r0
 80080d8:	3330      	adds	r3, #48	; 0x30
 80080da:	9005      	str	r0, [sp, #20]
 80080dc:	4649      	mov	r1, r9
 80080de:	4628      	mov	r0, r5
 80080e0:	9309      	str	r3, [sp, #36]	; 0x24
 80080e2:	f000 fc59 	bl	8008998 <__mcmp>
 80080e6:	463a      	mov	r2, r7
 80080e8:	4682      	mov	sl, r0
 80080ea:	4621      	mov	r1, r4
 80080ec:	4630      	mov	r0, r6
 80080ee:	f000 fc6f 	bl	80089d0 <__mdiff>
 80080f2:	68c2      	ldr	r2, [r0, #12]
 80080f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f6:	4680      	mov	r8, r0
 80080f8:	bb0a      	cbnz	r2, 800813e <_dtoa_r+0x976>
 80080fa:	4601      	mov	r1, r0
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 fc4b 	bl	8008998 <__mcmp>
 8008102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008104:	4602      	mov	r2, r0
 8008106:	4641      	mov	r1, r8
 8008108:	4630      	mov	r0, r6
 800810a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800810e:	f000 fa07 	bl	8008520 <_Bfree>
 8008112:	9b06      	ldr	r3, [sp, #24]
 8008114:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008116:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800811a:	ea43 0102 	orr.w	r1, r3, r2
 800811e:	9b07      	ldr	r3, [sp, #28]
 8008120:	4319      	orrs	r1, r3
 8008122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008124:	d10d      	bne.n	8008142 <_dtoa_r+0x97a>
 8008126:	2b39      	cmp	r3, #57	; 0x39
 8008128:	d029      	beq.n	800817e <_dtoa_r+0x9b6>
 800812a:	f1ba 0f00 	cmp.w	sl, #0
 800812e:	dd01      	ble.n	8008134 <_dtoa_r+0x96c>
 8008130:	9b05      	ldr	r3, [sp, #20]
 8008132:	3331      	adds	r3, #49	; 0x31
 8008134:	9a02      	ldr	r2, [sp, #8]
 8008136:	7013      	strb	r3, [r2, #0]
 8008138:	e775      	b.n	8008026 <_dtoa_r+0x85e>
 800813a:	4638      	mov	r0, r7
 800813c:	e7b8      	b.n	80080b0 <_dtoa_r+0x8e8>
 800813e:	2201      	movs	r2, #1
 8008140:	e7e1      	b.n	8008106 <_dtoa_r+0x93e>
 8008142:	f1ba 0f00 	cmp.w	sl, #0
 8008146:	db06      	blt.n	8008156 <_dtoa_r+0x98e>
 8008148:	9906      	ldr	r1, [sp, #24]
 800814a:	ea41 0a0a 	orr.w	sl, r1, sl
 800814e:	9907      	ldr	r1, [sp, #28]
 8008150:	ea5a 0a01 	orrs.w	sl, sl, r1
 8008154:	d120      	bne.n	8008198 <_dtoa_r+0x9d0>
 8008156:	2a00      	cmp	r2, #0
 8008158:	ddec      	ble.n	8008134 <_dtoa_r+0x96c>
 800815a:	4629      	mov	r1, r5
 800815c:	2201      	movs	r2, #1
 800815e:	4630      	mov	r0, r6
 8008160:	9304      	str	r3, [sp, #16]
 8008162:	f000 fbad 	bl	80088c0 <__lshift>
 8008166:	4621      	mov	r1, r4
 8008168:	4605      	mov	r5, r0
 800816a:	f000 fc15 	bl	8008998 <__mcmp>
 800816e:	2800      	cmp	r0, #0
 8008170:	9b04      	ldr	r3, [sp, #16]
 8008172:	dc02      	bgt.n	800817a <_dtoa_r+0x9b2>
 8008174:	d1de      	bne.n	8008134 <_dtoa_r+0x96c>
 8008176:	07da      	lsls	r2, r3, #31
 8008178:	d5dc      	bpl.n	8008134 <_dtoa_r+0x96c>
 800817a:	2b39      	cmp	r3, #57	; 0x39
 800817c:	d1d8      	bne.n	8008130 <_dtoa_r+0x968>
 800817e:	9a02      	ldr	r2, [sp, #8]
 8008180:	2339      	movs	r3, #57	; 0x39
 8008182:	7013      	strb	r3, [r2, #0]
 8008184:	4643      	mov	r3, r8
 8008186:	4698      	mov	r8, r3
 8008188:	3b01      	subs	r3, #1
 800818a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800818e:	2a39      	cmp	r2, #57	; 0x39
 8008190:	d051      	beq.n	8008236 <_dtoa_r+0xa6e>
 8008192:	3201      	adds	r2, #1
 8008194:	701a      	strb	r2, [r3, #0]
 8008196:	e746      	b.n	8008026 <_dtoa_r+0x85e>
 8008198:	2a00      	cmp	r2, #0
 800819a:	dd03      	ble.n	80081a4 <_dtoa_r+0x9dc>
 800819c:	2b39      	cmp	r3, #57	; 0x39
 800819e:	d0ee      	beq.n	800817e <_dtoa_r+0x9b6>
 80081a0:	3301      	adds	r3, #1
 80081a2:	e7c7      	b.n	8008134 <_dtoa_r+0x96c>
 80081a4:	9a04      	ldr	r2, [sp, #16]
 80081a6:	9908      	ldr	r1, [sp, #32]
 80081a8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081ac:	428a      	cmp	r2, r1
 80081ae:	d02b      	beq.n	8008208 <_dtoa_r+0xa40>
 80081b0:	4629      	mov	r1, r5
 80081b2:	2300      	movs	r3, #0
 80081b4:	220a      	movs	r2, #10
 80081b6:	4630      	mov	r0, r6
 80081b8:	f000 f9d4 	bl	8008564 <__multadd>
 80081bc:	45b9      	cmp	r9, r7
 80081be:	4605      	mov	r5, r0
 80081c0:	f04f 0300 	mov.w	r3, #0
 80081c4:	f04f 020a 	mov.w	r2, #10
 80081c8:	4649      	mov	r1, r9
 80081ca:	4630      	mov	r0, r6
 80081cc:	d107      	bne.n	80081de <_dtoa_r+0xa16>
 80081ce:	f000 f9c9 	bl	8008564 <__multadd>
 80081d2:	4681      	mov	r9, r0
 80081d4:	4607      	mov	r7, r0
 80081d6:	9b04      	ldr	r3, [sp, #16]
 80081d8:	3301      	adds	r3, #1
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	e774      	b.n	80080c8 <_dtoa_r+0x900>
 80081de:	f000 f9c1 	bl	8008564 <__multadd>
 80081e2:	4639      	mov	r1, r7
 80081e4:	4681      	mov	r9, r0
 80081e6:	2300      	movs	r3, #0
 80081e8:	220a      	movs	r2, #10
 80081ea:	4630      	mov	r0, r6
 80081ec:	f000 f9ba 	bl	8008564 <__multadd>
 80081f0:	4607      	mov	r7, r0
 80081f2:	e7f0      	b.n	80081d6 <_dtoa_r+0xa0e>
 80081f4:	f1ba 0f00 	cmp.w	sl, #0
 80081f8:	9a01      	ldr	r2, [sp, #4]
 80081fa:	bfcc      	ite	gt
 80081fc:	46d0      	movgt	r8, sl
 80081fe:	f04f 0801 	movle.w	r8, #1
 8008202:	4490      	add	r8, r2
 8008204:	f04f 0900 	mov.w	r9, #0
 8008208:	4629      	mov	r1, r5
 800820a:	2201      	movs	r2, #1
 800820c:	4630      	mov	r0, r6
 800820e:	9302      	str	r3, [sp, #8]
 8008210:	f000 fb56 	bl	80088c0 <__lshift>
 8008214:	4621      	mov	r1, r4
 8008216:	4605      	mov	r5, r0
 8008218:	f000 fbbe 	bl	8008998 <__mcmp>
 800821c:	2800      	cmp	r0, #0
 800821e:	dcb1      	bgt.n	8008184 <_dtoa_r+0x9bc>
 8008220:	d102      	bne.n	8008228 <_dtoa_r+0xa60>
 8008222:	9b02      	ldr	r3, [sp, #8]
 8008224:	07db      	lsls	r3, r3, #31
 8008226:	d4ad      	bmi.n	8008184 <_dtoa_r+0x9bc>
 8008228:	4643      	mov	r3, r8
 800822a:	4698      	mov	r8, r3
 800822c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008230:	2a30      	cmp	r2, #48	; 0x30
 8008232:	d0fa      	beq.n	800822a <_dtoa_r+0xa62>
 8008234:	e6f7      	b.n	8008026 <_dtoa_r+0x85e>
 8008236:	9a01      	ldr	r2, [sp, #4]
 8008238:	429a      	cmp	r2, r3
 800823a:	d1a4      	bne.n	8008186 <_dtoa_r+0x9be>
 800823c:	f10b 0b01 	add.w	fp, fp, #1
 8008240:	2331      	movs	r3, #49	; 0x31
 8008242:	e778      	b.n	8008136 <_dtoa_r+0x96e>
 8008244:	4b14      	ldr	r3, [pc, #80]	; (8008298 <_dtoa_r+0xad0>)
 8008246:	f7ff bb2a 	b.w	800789e <_dtoa_r+0xd6>
 800824a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800824c:	2b00      	cmp	r3, #0
 800824e:	f47f ab05 	bne.w	800785c <_dtoa_r+0x94>
 8008252:	4b12      	ldr	r3, [pc, #72]	; (800829c <_dtoa_r+0xad4>)
 8008254:	f7ff bb23 	b.w	800789e <_dtoa_r+0xd6>
 8008258:	f1ba 0f00 	cmp.w	sl, #0
 800825c:	dc03      	bgt.n	8008266 <_dtoa_r+0xa9e>
 800825e:	9b06      	ldr	r3, [sp, #24]
 8008260:	2b02      	cmp	r3, #2
 8008262:	f73f aec8 	bgt.w	8007ff6 <_dtoa_r+0x82e>
 8008266:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800826a:	4621      	mov	r1, r4
 800826c:	4628      	mov	r0, r5
 800826e:	f7ff fa22 	bl	80076b6 <quorem>
 8008272:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008276:	f808 3b01 	strb.w	r3, [r8], #1
 800827a:	9a01      	ldr	r2, [sp, #4]
 800827c:	eba8 0202 	sub.w	r2, r8, r2
 8008280:	4592      	cmp	sl, r2
 8008282:	ddb7      	ble.n	80081f4 <_dtoa_r+0xa2c>
 8008284:	4629      	mov	r1, r5
 8008286:	2300      	movs	r3, #0
 8008288:	220a      	movs	r2, #10
 800828a:	4630      	mov	r0, r6
 800828c:	f000 f96a 	bl	8008564 <__multadd>
 8008290:	4605      	mov	r5, r0
 8008292:	e7ea      	b.n	800826a <_dtoa_r+0xaa2>
 8008294:	080097cc 	.word	0x080097cc
 8008298:	0800972c 	.word	0x0800972c
 800829c:	08009750 	.word	0x08009750

080082a0 <_free_r>:
 80082a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082a2:	2900      	cmp	r1, #0
 80082a4:	d044      	beq.n	8008330 <_free_r+0x90>
 80082a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082aa:	9001      	str	r0, [sp, #4]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f1a1 0404 	sub.w	r4, r1, #4
 80082b2:	bfb8      	it	lt
 80082b4:	18e4      	addlt	r4, r4, r3
 80082b6:	f000 f8e7 	bl	8008488 <__malloc_lock>
 80082ba:	4a1e      	ldr	r2, [pc, #120]	; (8008334 <_free_r+0x94>)
 80082bc:	9801      	ldr	r0, [sp, #4]
 80082be:	6813      	ldr	r3, [r2, #0]
 80082c0:	b933      	cbnz	r3, 80082d0 <_free_r+0x30>
 80082c2:	6063      	str	r3, [r4, #4]
 80082c4:	6014      	str	r4, [r2, #0]
 80082c6:	b003      	add	sp, #12
 80082c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082cc:	f000 b8e2 	b.w	8008494 <__malloc_unlock>
 80082d0:	42a3      	cmp	r3, r4
 80082d2:	d908      	bls.n	80082e6 <_free_r+0x46>
 80082d4:	6825      	ldr	r5, [r4, #0]
 80082d6:	1961      	adds	r1, r4, r5
 80082d8:	428b      	cmp	r3, r1
 80082da:	bf01      	itttt	eq
 80082dc:	6819      	ldreq	r1, [r3, #0]
 80082de:	685b      	ldreq	r3, [r3, #4]
 80082e0:	1949      	addeq	r1, r1, r5
 80082e2:	6021      	streq	r1, [r4, #0]
 80082e4:	e7ed      	b.n	80082c2 <_free_r+0x22>
 80082e6:	461a      	mov	r2, r3
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	b10b      	cbz	r3, 80082f0 <_free_r+0x50>
 80082ec:	42a3      	cmp	r3, r4
 80082ee:	d9fa      	bls.n	80082e6 <_free_r+0x46>
 80082f0:	6811      	ldr	r1, [r2, #0]
 80082f2:	1855      	adds	r5, r2, r1
 80082f4:	42a5      	cmp	r5, r4
 80082f6:	d10b      	bne.n	8008310 <_free_r+0x70>
 80082f8:	6824      	ldr	r4, [r4, #0]
 80082fa:	4421      	add	r1, r4
 80082fc:	1854      	adds	r4, r2, r1
 80082fe:	42a3      	cmp	r3, r4
 8008300:	6011      	str	r1, [r2, #0]
 8008302:	d1e0      	bne.n	80082c6 <_free_r+0x26>
 8008304:	681c      	ldr	r4, [r3, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	6053      	str	r3, [r2, #4]
 800830a:	440c      	add	r4, r1
 800830c:	6014      	str	r4, [r2, #0]
 800830e:	e7da      	b.n	80082c6 <_free_r+0x26>
 8008310:	d902      	bls.n	8008318 <_free_r+0x78>
 8008312:	230c      	movs	r3, #12
 8008314:	6003      	str	r3, [r0, #0]
 8008316:	e7d6      	b.n	80082c6 <_free_r+0x26>
 8008318:	6825      	ldr	r5, [r4, #0]
 800831a:	1961      	adds	r1, r4, r5
 800831c:	428b      	cmp	r3, r1
 800831e:	bf04      	itt	eq
 8008320:	6819      	ldreq	r1, [r3, #0]
 8008322:	685b      	ldreq	r3, [r3, #4]
 8008324:	6063      	str	r3, [r4, #4]
 8008326:	bf04      	itt	eq
 8008328:	1949      	addeq	r1, r1, r5
 800832a:	6021      	streq	r1, [r4, #0]
 800832c:	6054      	str	r4, [r2, #4]
 800832e:	e7ca      	b.n	80082c6 <_free_r+0x26>
 8008330:	b003      	add	sp, #12
 8008332:	bd30      	pop	{r4, r5, pc}
 8008334:	240004a8 	.word	0x240004a8

08008338 <malloc>:
 8008338:	4b02      	ldr	r3, [pc, #8]	; (8008344 <malloc+0xc>)
 800833a:	4601      	mov	r1, r0
 800833c:	6818      	ldr	r0, [r3, #0]
 800833e:	f000 b823 	b.w	8008388 <_malloc_r>
 8008342:	bf00      	nop
 8008344:	24000068 	.word	0x24000068

08008348 <sbrk_aligned>:
 8008348:	b570      	push	{r4, r5, r6, lr}
 800834a:	4e0e      	ldr	r6, [pc, #56]	; (8008384 <sbrk_aligned+0x3c>)
 800834c:	460c      	mov	r4, r1
 800834e:	6831      	ldr	r1, [r6, #0]
 8008350:	4605      	mov	r5, r0
 8008352:	b911      	cbnz	r1, 800835a <sbrk_aligned+0x12>
 8008354:	f000 fe40 	bl	8008fd8 <_sbrk_r>
 8008358:	6030      	str	r0, [r6, #0]
 800835a:	4621      	mov	r1, r4
 800835c:	4628      	mov	r0, r5
 800835e:	f000 fe3b 	bl	8008fd8 <_sbrk_r>
 8008362:	1c43      	adds	r3, r0, #1
 8008364:	d00a      	beq.n	800837c <sbrk_aligned+0x34>
 8008366:	1cc4      	adds	r4, r0, #3
 8008368:	f024 0403 	bic.w	r4, r4, #3
 800836c:	42a0      	cmp	r0, r4
 800836e:	d007      	beq.n	8008380 <sbrk_aligned+0x38>
 8008370:	1a21      	subs	r1, r4, r0
 8008372:	4628      	mov	r0, r5
 8008374:	f000 fe30 	bl	8008fd8 <_sbrk_r>
 8008378:	3001      	adds	r0, #1
 800837a:	d101      	bne.n	8008380 <sbrk_aligned+0x38>
 800837c:	f04f 34ff 	mov.w	r4, #4294967295
 8008380:	4620      	mov	r0, r4
 8008382:	bd70      	pop	{r4, r5, r6, pc}
 8008384:	240004ac 	.word	0x240004ac

08008388 <_malloc_r>:
 8008388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800838c:	1ccd      	adds	r5, r1, #3
 800838e:	f025 0503 	bic.w	r5, r5, #3
 8008392:	3508      	adds	r5, #8
 8008394:	2d0c      	cmp	r5, #12
 8008396:	bf38      	it	cc
 8008398:	250c      	movcc	r5, #12
 800839a:	2d00      	cmp	r5, #0
 800839c:	4607      	mov	r7, r0
 800839e:	db01      	blt.n	80083a4 <_malloc_r+0x1c>
 80083a0:	42a9      	cmp	r1, r5
 80083a2:	d905      	bls.n	80083b0 <_malloc_r+0x28>
 80083a4:	230c      	movs	r3, #12
 80083a6:	603b      	str	r3, [r7, #0]
 80083a8:	2600      	movs	r6, #0
 80083aa:	4630      	mov	r0, r6
 80083ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008484 <_malloc_r+0xfc>
 80083b4:	f000 f868 	bl	8008488 <__malloc_lock>
 80083b8:	f8d8 3000 	ldr.w	r3, [r8]
 80083bc:	461c      	mov	r4, r3
 80083be:	bb5c      	cbnz	r4, 8008418 <_malloc_r+0x90>
 80083c0:	4629      	mov	r1, r5
 80083c2:	4638      	mov	r0, r7
 80083c4:	f7ff ffc0 	bl	8008348 <sbrk_aligned>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	4604      	mov	r4, r0
 80083cc:	d155      	bne.n	800847a <_malloc_r+0xf2>
 80083ce:	f8d8 4000 	ldr.w	r4, [r8]
 80083d2:	4626      	mov	r6, r4
 80083d4:	2e00      	cmp	r6, #0
 80083d6:	d145      	bne.n	8008464 <_malloc_r+0xdc>
 80083d8:	2c00      	cmp	r4, #0
 80083da:	d048      	beq.n	800846e <_malloc_r+0xe6>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	4631      	mov	r1, r6
 80083e0:	4638      	mov	r0, r7
 80083e2:	eb04 0903 	add.w	r9, r4, r3
 80083e6:	f000 fdf7 	bl	8008fd8 <_sbrk_r>
 80083ea:	4581      	cmp	r9, r0
 80083ec:	d13f      	bne.n	800846e <_malloc_r+0xe6>
 80083ee:	6821      	ldr	r1, [r4, #0]
 80083f0:	1a6d      	subs	r5, r5, r1
 80083f2:	4629      	mov	r1, r5
 80083f4:	4638      	mov	r0, r7
 80083f6:	f7ff ffa7 	bl	8008348 <sbrk_aligned>
 80083fa:	3001      	adds	r0, #1
 80083fc:	d037      	beq.n	800846e <_malloc_r+0xe6>
 80083fe:	6823      	ldr	r3, [r4, #0]
 8008400:	442b      	add	r3, r5
 8008402:	6023      	str	r3, [r4, #0]
 8008404:	f8d8 3000 	ldr.w	r3, [r8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d038      	beq.n	800847e <_malloc_r+0xf6>
 800840c:	685a      	ldr	r2, [r3, #4]
 800840e:	42a2      	cmp	r2, r4
 8008410:	d12b      	bne.n	800846a <_malloc_r+0xe2>
 8008412:	2200      	movs	r2, #0
 8008414:	605a      	str	r2, [r3, #4]
 8008416:	e00f      	b.n	8008438 <_malloc_r+0xb0>
 8008418:	6822      	ldr	r2, [r4, #0]
 800841a:	1b52      	subs	r2, r2, r5
 800841c:	d41f      	bmi.n	800845e <_malloc_r+0xd6>
 800841e:	2a0b      	cmp	r2, #11
 8008420:	d917      	bls.n	8008452 <_malloc_r+0xca>
 8008422:	1961      	adds	r1, r4, r5
 8008424:	42a3      	cmp	r3, r4
 8008426:	6025      	str	r5, [r4, #0]
 8008428:	bf18      	it	ne
 800842a:	6059      	strne	r1, [r3, #4]
 800842c:	6863      	ldr	r3, [r4, #4]
 800842e:	bf08      	it	eq
 8008430:	f8c8 1000 	streq.w	r1, [r8]
 8008434:	5162      	str	r2, [r4, r5]
 8008436:	604b      	str	r3, [r1, #4]
 8008438:	4638      	mov	r0, r7
 800843a:	f104 060b 	add.w	r6, r4, #11
 800843e:	f000 f829 	bl	8008494 <__malloc_unlock>
 8008442:	f026 0607 	bic.w	r6, r6, #7
 8008446:	1d23      	adds	r3, r4, #4
 8008448:	1af2      	subs	r2, r6, r3
 800844a:	d0ae      	beq.n	80083aa <_malloc_r+0x22>
 800844c:	1b9b      	subs	r3, r3, r6
 800844e:	50a3      	str	r3, [r4, r2]
 8008450:	e7ab      	b.n	80083aa <_malloc_r+0x22>
 8008452:	42a3      	cmp	r3, r4
 8008454:	6862      	ldr	r2, [r4, #4]
 8008456:	d1dd      	bne.n	8008414 <_malloc_r+0x8c>
 8008458:	f8c8 2000 	str.w	r2, [r8]
 800845c:	e7ec      	b.n	8008438 <_malloc_r+0xb0>
 800845e:	4623      	mov	r3, r4
 8008460:	6864      	ldr	r4, [r4, #4]
 8008462:	e7ac      	b.n	80083be <_malloc_r+0x36>
 8008464:	4634      	mov	r4, r6
 8008466:	6876      	ldr	r6, [r6, #4]
 8008468:	e7b4      	b.n	80083d4 <_malloc_r+0x4c>
 800846a:	4613      	mov	r3, r2
 800846c:	e7cc      	b.n	8008408 <_malloc_r+0x80>
 800846e:	230c      	movs	r3, #12
 8008470:	603b      	str	r3, [r7, #0]
 8008472:	4638      	mov	r0, r7
 8008474:	f000 f80e 	bl	8008494 <__malloc_unlock>
 8008478:	e797      	b.n	80083aa <_malloc_r+0x22>
 800847a:	6025      	str	r5, [r4, #0]
 800847c:	e7dc      	b.n	8008438 <_malloc_r+0xb0>
 800847e:	605b      	str	r3, [r3, #4]
 8008480:	deff      	udf	#255	; 0xff
 8008482:	bf00      	nop
 8008484:	240004a8 	.word	0x240004a8

08008488 <__malloc_lock>:
 8008488:	4801      	ldr	r0, [pc, #4]	; (8008490 <__malloc_lock+0x8>)
 800848a:	f7ff b912 	b.w	80076b2 <__retarget_lock_acquire_recursive>
 800848e:	bf00      	nop
 8008490:	240004a4 	.word	0x240004a4

08008494 <__malloc_unlock>:
 8008494:	4801      	ldr	r0, [pc, #4]	; (800849c <__malloc_unlock+0x8>)
 8008496:	f7ff b90d 	b.w	80076b4 <__retarget_lock_release_recursive>
 800849a:	bf00      	nop
 800849c:	240004a4 	.word	0x240004a4

080084a0 <_Balloc>:
 80084a0:	b570      	push	{r4, r5, r6, lr}
 80084a2:	69c6      	ldr	r6, [r0, #28]
 80084a4:	4604      	mov	r4, r0
 80084a6:	460d      	mov	r5, r1
 80084a8:	b976      	cbnz	r6, 80084c8 <_Balloc+0x28>
 80084aa:	2010      	movs	r0, #16
 80084ac:	f7ff ff44 	bl	8008338 <malloc>
 80084b0:	4602      	mov	r2, r0
 80084b2:	61e0      	str	r0, [r4, #28]
 80084b4:	b920      	cbnz	r0, 80084c0 <_Balloc+0x20>
 80084b6:	4b18      	ldr	r3, [pc, #96]	; (8008518 <_Balloc+0x78>)
 80084b8:	4818      	ldr	r0, [pc, #96]	; (800851c <_Balloc+0x7c>)
 80084ba:	216b      	movs	r1, #107	; 0x6b
 80084bc:	f000 fdaa 	bl	8009014 <__assert_func>
 80084c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084c4:	6006      	str	r6, [r0, #0]
 80084c6:	60c6      	str	r6, [r0, #12]
 80084c8:	69e6      	ldr	r6, [r4, #28]
 80084ca:	68f3      	ldr	r3, [r6, #12]
 80084cc:	b183      	cbz	r3, 80084f0 <_Balloc+0x50>
 80084ce:	69e3      	ldr	r3, [r4, #28]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084d6:	b9b8      	cbnz	r0, 8008508 <_Balloc+0x68>
 80084d8:	2101      	movs	r1, #1
 80084da:	fa01 f605 	lsl.w	r6, r1, r5
 80084de:	1d72      	adds	r2, r6, #5
 80084e0:	0092      	lsls	r2, r2, #2
 80084e2:	4620      	mov	r0, r4
 80084e4:	f000 fdb4 	bl	8009050 <_calloc_r>
 80084e8:	b160      	cbz	r0, 8008504 <_Balloc+0x64>
 80084ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084ee:	e00e      	b.n	800850e <_Balloc+0x6e>
 80084f0:	2221      	movs	r2, #33	; 0x21
 80084f2:	2104      	movs	r1, #4
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fdab 	bl	8009050 <_calloc_r>
 80084fa:	69e3      	ldr	r3, [r4, #28]
 80084fc:	60f0      	str	r0, [r6, #12]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1e4      	bne.n	80084ce <_Balloc+0x2e>
 8008504:	2000      	movs	r0, #0
 8008506:	bd70      	pop	{r4, r5, r6, pc}
 8008508:	6802      	ldr	r2, [r0, #0]
 800850a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800850e:	2300      	movs	r3, #0
 8008510:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008514:	e7f7      	b.n	8008506 <_Balloc+0x66>
 8008516:	bf00      	nop
 8008518:	0800975d 	.word	0x0800975d
 800851c:	080097dd 	.word	0x080097dd

08008520 <_Bfree>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	69c6      	ldr	r6, [r0, #28]
 8008524:	4605      	mov	r5, r0
 8008526:	460c      	mov	r4, r1
 8008528:	b976      	cbnz	r6, 8008548 <_Bfree+0x28>
 800852a:	2010      	movs	r0, #16
 800852c:	f7ff ff04 	bl	8008338 <malloc>
 8008530:	4602      	mov	r2, r0
 8008532:	61e8      	str	r0, [r5, #28]
 8008534:	b920      	cbnz	r0, 8008540 <_Bfree+0x20>
 8008536:	4b09      	ldr	r3, [pc, #36]	; (800855c <_Bfree+0x3c>)
 8008538:	4809      	ldr	r0, [pc, #36]	; (8008560 <_Bfree+0x40>)
 800853a:	218f      	movs	r1, #143	; 0x8f
 800853c:	f000 fd6a 	bl	8009014 <__assert_func>
 8008540:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008544:	6006      	str	r6, [r0, #0]
 8008546:	60c6      	str	r6, [r0, #12]
 8008548:	b13c      	cbz	r4, 800855a <_Bfree+0x3a>
 800854a:	69eb      	ldr	r3, [r5, #28]
 800854c:	6862      	ldr	r2, [r4, #4]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008554:	6021      	str	r1, [r4, #0]
 8008556:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800855a:	bd70      	pop	{r4, r5, r6, pc}
 800855c:	0800975d 	.word	0x0800975d
 8008560:	080097dd 	.word	0x080097dd

08008564 <__multadd>:
 8008564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008568:	690d      	ldr	r5, [r1, #16]
 800856a:	4607      	mov	r7, r0
 800856c:	460c      	mov	r4, r1
 800856e:	461e      	mov	r6, r3
 8008570:	f101 0c14 	add.w	ip, r1, #20
 8008574:	2000      	movs	r0, #0
 8008576:	f8dc 3000 	ldr.w	r3, [ip]
 800857a:	b299      	uxth	r1, r3
 800857c:	fb02 6101 	mla	r1, r2, r1, r6
 8008580:	0c1e      	lsrs	r6, r3, #16
 8008582:	0c0b      	lsrs	r3, r1, #16
 8008584:	fb02 3306 	mla	r3, r2, r6, r3
 8008588:	b289      	uxth	r1, r1
 800858a:	3001      	adds	r0, #1
 800858c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008590:	4285      	cmp	r5, r0
 8008592:	f84c 1b04 	str.w	r1, [ip], #4
 8008596:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800859a:	dcec      	bgt.n	8008576 <__multadd+0x12>
 800859c:	b30e      	cbz	r6, 80085e2 <__multadd+0x7e>
 800859e:	68a3      	ldr	r3, [r4, #8]
 80085a0:	42ab      	cmp	r3, r5
 80085a2:	dc19      	bgt.n	80085d8 <__multadd+0x74>
 80085a4:	6861      	ldr	r1, [r4, #4]
 80085a6:	4638      	mov	r0, r7
 80085a8:	3101      	adds	r1, #1
 80085aa:	f7ff ff79 	bl	80084a0 <_Balloc>
 80085ae:	4680      	mov	r8, r0
 80085b0:	b928      	cbnz	r0, 80085be <__multadd+0x5a>
 80085b2:	4602      	mov	r2, r0
 80085b4:	4b0c      	ldr	r3, [pc, #48]	; (80085e8 <__multadd+0x84>)
 80085b6:	480d      	ldr	r0, [pc, #52]	; (80085ec <__multadd+0x88>)
 80085b8:	21ba      	movs	r1, #186	; 0xba
 80085ba:	f000 fd2b 	bl	8009014 <__assert_func>
 80085be:	6922      	ldr	r2, [r4, #16]
 80085c0:	3202      	adds	r2, #2
 80085c2:	f104 010c 	add.w	r1, r4, #12
 80085c6:	0092      	lsls	r2, r2, #2
 80085c8:	300c      	adds	r0, #12
 80085ca:	f000 fd15 	bl	8008ff8 <memcpy>
 80085ce:	4621      	mov	r1, r4
 80085d0:	4638      	mov	r0, r7
 80085d2:	f7ff ffa5 	bl	8008520 <_Bfree>
 80085d6:	4644      	mov	r4, r8
 80085d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085dc:	3501      	adds	r5, #1
 80085de:	615e      	str	r6, [r3, #20]
 80085e0:	6125      	str	r5, [r4, #16]
 80085e2:	4620      	mov	r0, r4
 80085e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e8:	080097cc 	.word	0x080097cc
 80085ec:	080097dd 	.word	0x080097dd

080085f0 <__hi0bits>:
 80085f0:	0c03      	lsrs	r3, r0, #16
 80085f2:	041b      	lsls	r3, r3, #16
 80085f4:	b9d3      	cbnz	r3, 800862c <__hi0bits+0x3c>
 80085f6:	0400      	lsls	r0, r0, #16
 80085f8:	2310      	movs	r3, #16
 80085fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80085fe:	bf04      	itt	eq
 8008600:	0200      	lsleq	r0, r0, #8
 8008602:	3308      	addeq	r3, #8
 8008604:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008608:	bf04      	itt	eq
 800860a:	0100      	lsleq	r0, r0, #4
 800860c:	3304      	addeq	r3, #4
 800860e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008612:	bf04      	itt	eq
 8008614:	0080      	lsleq	r0, r0, #2
 8008616:	3302      	addeq	r3, #2
 8008618:	2800      	cmp	r0, #0
 800861a:	db05      	blt.n	8008628 <__hi0bits+0x38>
 800861c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008620:	f103 0301 	add.w	r3, r3, #1
 8008624:	bf08      	it	eq
 8008626:	2320      	moveq	r3, #32
 8008628:	4618      	mov	r0, r3
 800862a:	4770      	bx	lr
 800862c:	2300      	movs	r3, #0
 800862e:	e7e4      	b.n	80085fa <__hi0bits+0xa>

08008630 <__lo0bits>:
 8008630:	6803      	ldr	r3, [r0, #0]
 8008632:	f013 0207 	ands.w	r2, r3, #7
 8008636:	d00c      	beq.n	8008652 <__lo0bits+0x22>
 8008638:	07d9      	lsls	r1, r3, #31
 800863a:	d422      	bmi.n	8008682 <__lo0bits+0x52>
 800863c:	079a      	lsls	r2, r3, #30
 800863e:	bf49      	itett	mi
 8008640:	085b      	lsrmi	r3, r3, #1
 8008642:	089b      	lsrpl	r3, r3, #2
 8008644:	6003      	strmi	r3, [r0, #0]
 8008646:	2201      	movmi	r2, #1
 8008648:	bf5c      	itt	pl
 800864a:	6003      	strpl	r3, [r0, #0]
 800864c:	2202      	movpl	r2, #2
 800864e:	4610      	mov	r0, r2
 8008650:	4770      	bx	lr
 8008652:	b299      	uxth	r1, r3
 8008654:	b909      	cbnz	r1, 800865a <__lo0bits+0x2a>
 8008656:	0c1b      	lsrs	r3, r3, #16
 8008658:	2210      	movs	r2, #16
 800865a:	b2d9      	uxtb	r1, r3
 800865c:	b909      	cbnz	r1, 8008662 <__lo0bits+0x32>
 800865e:	3208      	adds	r2, #8
 8008660:	0a1b      	lsrs	r3, r3, #8
 8008662:	0719      	lsls	r1, r3, #28
 8008664:	bf04      	itt	eq
 8008666:	091b      	lsreq	r3, r3, #4
 8008668:	3204      	addeq	r2, #4
 800866a:	0799      	lsls	r1, r3, #30
 800866c:	bf04      	itt	eq
 800866e:	089b      	lsreq	r3, r3, #2
 8008670:	3202      	addeq	r2, #2
 8008672:	07d9      	lsls	r1, r3, #31
 8008674:	d403      	bmi.n	800867e <__lo0bits+0x4e>
 8008676:	085b      	lsrs	r3, r3, #1
 8008678:	f102 0201 	add.w	r2, r2, #1
 800867c:	d003      	beq.n	8008686 <__lo0bits+0x56>
 800867e:	6003      	str	r3, [r0, #0]
 8008680:	e7e5      	b.n	800864e <__lo0bits+0x1e>
 8008682:	2200      	movs	r2, #0
 8008684:	e7e3      	b.n	800864e <__lo0bits+0x1e>
 8008686:	2220      	movs	r2, #32
 8008688:	e7e1      	b.n	800864e <__lo0bits+0x1e>
	...

0800868c <__i2b>:
 800868c:	b510      	push	{r4, lr}
 800868e:	460c      	mov	r4, r1
 8008690:	2101      	movs	r1, #1
 8008692:	f7ff ff05 	bl	80084a0 <_Balloc>
 8008696:	4602      	mov	r2, r0
 8008698:	b928      	cbnz	r0, 80086a6 <__i2b+0x1a>
 800869a:	4b05      	ldr	r3, [pc, #20]	; (80086b0 <__i2b+0x24>)
 800869c:	4805      	ldr	r0, [pc, #20]	; (80086b4 <__i2b+0x28>)
 800869e:	f240 1145 	movw	r1, #325	; 0x145
 80086a2:	f000 fcb7 	bl	8009014 <__assert_func>
 80086a6:	2301      	movs	r3, #1
 80086a8:	6144      	str	r4, [r0, #20]
 80086aa:	6103      	str	r3, [r0, #16]
 80086ac:	bd10      	pop	{r4, pc}
 80086ae:	bf00      	nop
 80086b0:	080097cc 	.word	0x080097cc
 80086b4:	080097dd 	.word	0x080097dd

080086b8 <__multiply>:
 80086b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086bc:	4691      	mov	r9, r2
 80086be:	690a      	ldr	r2, [r1, #16]
 80086c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80086c4:	429a      	cmp	r2, r3
 80086c6:	bfb8      	it	lt
 80086c8:	460b      	movlt	r3, r1
 80086ca:	460c      	mov	r4, r1
 80086cc:	bfbc      	itt	lt
 80086ce:	464c      	movlt	r4, r9
 80086d0:	4699      	movlt	r9, r3
 80086d2:	6927      	ldr	r7, [r4, #16]
 80086d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80086d8:	68a3      	ldr	r3, [r4, #8]
 80086da:	6861      	ldr	r1, [r4, #4]
 80086dc:	eb07 060a 	add.w	r6, r7, sl
 80086e0:	42b3      	cmp	r3, r6
 80086e2:	b085      	sub	sp, #20
 80086e4:	bfb8      	it	lt
 80086e6:	3101      	addlt	r1, #1
 80086e8:	f7ff feda 	bl	80084a0 <_Balloc>
 80086ec:	b930      	cbnz	r0, 80086fc <__multiply+0x44>
 80086ee:	4602      	mov	r2, r0
 80086f0:	4b44      	ldr	r3, [pc, #272]	; (8008804 <__multiply+0x14c>)
 80086f2:	4845      	ldr	r0, [pc, #276]	; (8008808 <__multiply+0x150>)
 80086f4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80086f8:	f000 fc8c 	bl	8009014 <__assert_func>
 80086fc:	f100 0514 	add.w	r5, r0, #20
 8008700:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008704:	462b      	mov	r3, r5
 8008706:	2200      	movs	r2, #0
 8008708:	4543      	cmp	r3, r8
 800870a:	d321      	bcc.n	8008750 <__multiply+0x98>
 800870c:	f104 0314 	add.w	r3, r4, #20
 8008710:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008714:	f109 0314 	add.w	r3, r9, #20
 8008718:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800871c:	9202      	str	r2, [sp, #8]
 800871e:	1b3a      	subs	r2, r7, r4
 8008720:	3a15      	subs	r2, #21
 8008722:	f022 0203 	bic.w	r2, r2, #3
 8008726:	3204      	adds	r2, #4
 8008728:	f104 0115 	add.w	r1, r4, #21
 800872c:	428f      	cmp	r7, r1
 800872e:	bf38      	it	cc
 8008730:	2204      	movcc	r2, #4
 8008732:	9201      	str	r2, [sp, #4]
 8008734:	9a02      	ldr	r2, [sp, #8]
 8008736:	9303      	str	r3, [sp, #12]
 8008738:	429a      	cmp	r2, r3
 800873a:	d80c      	bhi.n	8008756 <__multiply+0x9e>
 800873c:	2e00      	cmp	r6, #0
 800873e:	dd03      	ble.n	8008748 <__multiply+0x90>
 8008740:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008744:	2b00      	cmp	r3, #0
 8008746:	d05b      	beq.n	8008800 <__multiply+0x148>
 8008748:	6106      	str	r6, [r0, #16]
 800874a:	b005      	add	sp, #20
 800874c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	f843 2b04 	str.w	r2, [r3], #4
 8008754:	e7d8      	b.n	8008708 <__multiply+0x50>
 8008756:	f8b3 a000 	ldrh.w	sl, [r3]
 800875a:	f1ba 0f00 	cmp.w	sl, #0
 800875e:	d024      	beq.n	80087aa <__multiply+0xf2>
 8008760:	f104 0e14 	add.w	lr, r4, #20
 8008764:	46a9      	mov	r9, r5
 8008766:	f04f 0c00 	mov.w	ip, #0
 800876a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800876e:	f8d9 1000 	ldr.w	r1, [r9]
 8008772:	fa1f fb82 	uxth.w	fp, r2
 8008776:	b289      	uxth	r1, r1
 8008778:	fb0a 110b 	mla	r1, sl, fp, r1
 800877c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008780:	f8d9 2000 	ldr.w	r2, [r9]
 8008784:	4461      	add	r1, ip
 8008786:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800878a:	fb0a c20b 	mla	r2, sl, fp, ip
 800878e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008792:	b289      	uxth	r1, r1
 8008794:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008798:	4577      	cmp	r7, lr
 800879a:	f849 1b04 	str.w	r1, [r9], #4
 800879e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087a2:	d8e2      	bhi.n	800876a <__multiply+0xb2>
 80087a4:	9a01      	ldr	r2, [sp, #4]
 80087a6:	f845 c002 	str.w	ip, [r5, r2]
 80087aa:	9a03      	ldr	r2, [sp, #12]
 80087ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80087b0:	3304      	adds	r3, #4
 80087b2:	f1b9 0f00 	cmp.w	r9, #0
 80087b6:	d021      	beq.n	80087fc <__multiply+0x144>
 80087b8:	6829      	ldr	r1, [r5, #0]
 80087ba:	f104 0c14 	add.w	ip, r4, #20
 80087be:	46ae      	mov	lr, r5
 80087c0:	f04f 0a00 	mov.w	sl, #0
 80087c4:	f8bc b000 	ldrh.w	fp, [ip]
 80087c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80087cc:	fb09 220b 	mla	r2, r9, fp, r2
 80087d0:	4452      	add	r2, sl
 80087d2:	b289      	uxth	r1, r1
 80087d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80087d8:	f84e 1b04 	str.w	r1, [lr], #4
 80087dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80087e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80087e4:	f8be 1000 	ldrh.w	r1, [lr]
 80087e8:	fb09 110a 	mla	r1, r9, sl, r1
 80087ec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80087f0:	4567      	cmp	r7, ip
 80087f2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80087f6:	d8e5      	bhi.n	80087c4 <__multiply+0x10c>
 80087f8:	9a01      	ldr	r2, [sp, #4]
 80087fa:	50a9      	str	r1, [r5, r2]
 80087fc:	3504      	adds	r5, #4
 80087fe:	e799      	b.n	8008734 <__multiply+0x7c>
 8008800:	3e01      	subs	r6, #1
 8008802:	e79b      	b.n	800873c <__multiply+0x84>
 8008804:	080097cc 	.word	0x080097cc
 8008808:	080097dd 	.word	0x080097dd

0800880c <__pow5mult>:
 800880c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008810:	4615      	mov	r5, r2
 8008812:	f012 0203 	ands.w	r2, r2, #3
 8008816:	4606      	mov	r6, r0
 8008818:	460f      	mov	r7, r1
 800881a:	d007      	beq.n	800882c <__pow5mult+0x20>
 800881c:	4c25      	ldr	r4, [pc, #148]	; (80088b4 <__pow5mult+0xa8>)
 800881e:	3a01      	subs	r2, #1
 8008820:	2300      	movs	r3, #0
 8008822:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008826:	f7ff fe9d 	bl	8008564 <__multadd>
 800882a:	4607      	mov	r7, r0
 800882c:	10ad      	asrs	r5, r5, #2
 800882e:	d03d      	beq.n	80088ac <__pow5mult+0xa0>
 8008830:	69f4      	ldr	r4, [r6, #28]
 8008832:	b97c      	cbnz	r4, 8008854 <__pow5mult+0x48>
 8008834:	2010      	movs	r0, #16
 8008836:	f7ff fd7f 	bl	8008338 <malloc>
 800883a:	4602      	mov	r2, r0
 800883c:	61f0      	str	r0, [r6, #28]
 800883e:	b928      	cbnz	r0, 800884c <__pow5mult+0x40>
 8008840:	4b1d      	ldr	r3, [pc, #116]	; (80088b8 <__pow5mult+0xac>)
 8008842:	481e      	ldr	r0, [pc, #120]	; (80088bc <__pow5mult+0xb0>)
 8008844:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008848:	f000 fbe4 	bl	8009014 <__assert_func>
 800884c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008850:	6004      	str	r4, [r0, #0]
 8008852:	60c4      	str	r4, [r0, #12]
 8008854:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008858:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800885c:	b94c      	cbnz	r4, 8008872 <__pow5mult+0x66>
 800885e:	f240 2171 	movw	r1, #625	; 0x271
 8008862:	4630      	mov	r0, r6
 8008864:	f7ff ff12 	bl	800868c <__i2b>
 8008868:	2300      	movs	r3, #0
 800886a:	f8c8 0008 	str.w	r0, [r8, #8]
 800886e:	4604      	mov	r4, r0
 8008870:	6003      	str	r3, [r0, #0]
 8008872:	f04f 0900 	mov.w	r9, #0
 8008876:	07eb      	lsls	r3, r5, #31
 8008878:	d50a      	bpl.n	8008890 <__pow5mult+0x84>
 800887a:	4639      	mov	r1, r7
 800887c:	4622      	mov	r2, r4
 800887e:	4630      	mov	r0, r6
 8008880:	f7ff ff1a 	bl	80086b8 <__multiply>
 8008884:	4639      	mov	r1, r7
 8008886:	4680      	mov	r8, r0
 8008888:	4630      	mov	r0, r6
 800888a:	f7ff fe49 	bl	8008520 <_Bfree>
 800888e:	4647      	mov	r7, r8
 8008890:	106d      	asrs	r5, r5, #1
 8008892:	d00b      	beq.n	80088ac <__pow5mult+0xa0>
 8008894:	6820      	ldr	r0, [r4, #0]
 8008896:	b938      	cbnz	r0, 80088a8 <__pow5mult+0x9c>
 8008898:	4622      	mov	r2, r4
 800889a:	4621      	mov	r1, r4
 800889c:	4630      	mov	r0, r6
 800889e:	f7ff ff0b 	bl	80086b8 <__multiply>
 80088a2:	6020      	str	r0, [r4, #0]
 80088a4:	f8c0 9000 	str.w	r9, [r0]
 80088a8:	4604      	mov	r4, r0
 80088aa:	e7e4      	b.n	8008876 <__pow5mult+0x6a>
 80088ac:	4638      	mov	r0, r7
 80088ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088b2:	bf00      	nop
 80088b4:	08009928 	.word	0x08009928
 80088b8:	0800975d 	.word	0x0800975d
 80088bc:	080097dd 	.word	0x080097dd

080088c0 <__lshift>:
 80088c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c4:	460c      	mov	r4, r1
 80088c6:	6849      	ldr	r1, [r1, #4]
 80088c8:	6923      	ldr	r3, [r4, #16]
 80088ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088ce:	68a3      	ldr	r3, [r4, #8]
 80088d0:	4607      	mov	r7, r0
 80088d2:	4691      	mov	r9, r2
 80088d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088d8:	f108 0601 	add.w	r6, r8, #1
 80088dc:	42b3      	cmp	r3, r6
 80088de:	db0b      	blt.n	80088f8 <__lshift+0x38>
 80088e0:	4638      	mov	r0, r7
 80088e2:	f7ff fddd 	bl	80084a0 <_Balloc>
 80088e6:	4605      	mov	r5, r0
 80088e8:	b948      	cbnz	r0, 80088fe <__lshift+0x3e>
 80088ea:	4602      	mov	r2, r0
 80088ec:	4b28      	ldr	r3, [pc, #160]	; (8008990 <__lshift+0xd0>)
 80088ee:	4829      	ldr	r0, [pc, #164]	; (8008994 <__lshift+0xd4>)
 80088f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80088f4:	f000 fb8e 	bl	8009014 <__assert_func>
 80088f8:	3101      	adds	r1, #1
 80088fa:	005b      	lsls	r3, r3, #1
 80088fc:	e7ee      	b.n	80088dc <__lshift+0x1c>
 80088fe:	2300      	movs	r3, #0
 8008900:	f100 0114 	add.w	r1, r0, #20
 8008904:	f100 0210 	add.w	r2, r0, #16
 8008908:	4618      	mov	r0, r3
 800890a:	4553      	cmp	r3, sl
 800890c:	db33      	blt.n	8008976 <__lshift+0xb6>
 800890e:	6920      	ldr	r0, [r4, #16]
 8008910:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008914:	f104 0314 	add.w	r3, r4, #20
 8008918:	f019 091f 	ands.w	r9, r9, #31
 800891c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008920:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008924:	d02b      	beq.n	800897e <__lshift+0xbe>
 8008926:	f1c9 0e20 	rsb	lr, r9, #32
 800892a:	468a      	mov	sl, r1
 800892c:	2200      	movs	r2, #0
 800892e:	6818      	ldr	r0, [r3, #0]
 8008930:	fa00 f009 	lsl.w	r0, r0, r9
 8008934:	4310      	orrs	r0, r2
 8008936:	f84a 0b04 	str.w	r0, [sl], #4
 800893a:	f853 2b04 	ldr.w	r2, [r3], #4
 800893e:	459c      	cmp	ip, r3
 8008940:	fa22 f20e 	lsr.w	r2, r2, lr
 8008944:	d8f3      	bhi.n	800892e <__lshift+0x6e>
 8008946:	ebac 0304 	sub.w	r3, ip, r4
 800894a:	3b15      	subs	r3, #21
 800894c:	f023 0303 	bic.w	r3, r3, #3
 8008950:	3304      	adds	r3, #4
 8008952:	f104 0015 	add.w	r0, r4, #21
 8008956:	4584      	cmp	ip, r0
 8008958:	bf38      	it	cc
 800895a:	2304      	movcc	r3, #4
 800895c:	50ca      	str	r2, [r1, r3]
 800895e:	b10a      	cbz	r2, 8008964 <__lshift+0xa4>
 8008960:	f108 0602 	add.w	r6, r8, #2
 8008964:	3e01      	subs	r6, #1
 8008966:	4638      	mov	r0, r7
 8008968:	612e      	str	r6, [r5, #16]
 800896a:	4621      	mov	r1, r4
 800896c:	f7ff fdd8 	bl	8008520 <_Bfree>
 8008970:	4628      	mov	r0, r5
 8008972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008976:	f842 0f04 	str.w	r0, [r2, #4]!
 800897a:	3301      	adds	r3, #1
 800897c:	e7c5      	b.n	800890a <__lshift+0x4a>
 800897e:	3904      	subs	r1, #4
 8008980:	f853 2b04 	ldr.w	r2, [r3], #4
 8008984:	f841 2f04 	str.w	r2, [r1, #4]!
 8008988:	459c      	cmp	ip, r3
 800898a:	d8f9      	bhi.n	8008980 <__lshift+0xc0>
 800898c:	e7ea      	b.n	8008964 <__lshift+0xa4>
 800898e:	bf00      	nop
 8008990:	080097cc 	.word	0x080097cc
 8008994:	080097dd 	.word	0x080097dd

08008998 <__mcmp>:
 8008998:	b530      	push	{r4, r5, lr}
 800899a:	6902      	ldr	r2, [r0, #16]
 800899c:	690c      	ldr	r4, [r1, #16]
 800899e:	1b12      	subs	r2, r2, r4
 80089a0:	d10e      	bne.n	80089c0 <__mcmp+0x28>
 80089a2:	f100 0314 	add.w	r3, r0, #20
 80089a6:	3114      	adds	r1, #20
 80089a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80089ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80089b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089b8:	42a5      	cmp	r5, r4
 80089ba:	d003      	beq.n	80089c4 <__mcmp+0x2c>
 80089bc:	d305      	bcc.n	80089ca <__mcmp+0x32>
 80089be:	2201      	movs	r2, #1
 80089c0:	4610      	mov	r0, r2
 80089c2:	bd30      	pop	{r4, r5, pc}
 80089c4:	4283      	cmp	r3, r0
 80089c6:	d3f3      	bcc.n	80089b0 <__mcmp+0x18>
 80089c8:	e7fa      	b.n	80089c0 <__mcmp+0x28>
 80089ca:	f04f 32ff 	mov.w	r2, #4294967295
 80089ce:	e7f7      	b.n	80089c0 <__mcmp+0x28>

080089d0 <__mdiff>:
 80089d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d4:	460c      	mov	r4, r1
 80089d6:	4606      	mov	r6, r0
 80089d8:	4611      	mov	r1, r2
 80089da:	4620      	mov	r0, r4
 80089dc:	4690      	mov	r8, r2
 80089de:	f7ff ffdb 	bl	8008998 <__mcmp>
 80089e2:	1e05      	subs	r5, r0, #0
 80089e4:	d110      	bne.n	8008a08 <__mdiff+0x38>
 80089e6:	4629      	mov	r1, r5
 80089e8:	4630      	mov	r0, r6
 80089ea:	f7ff fd59 	bl	80084a0 <_Balloc>
 80089ee:	b930      	cbnz	r0, 80089fe <__mdiff+0x2e>
 80089f0:	4b3a      	ldr	r3, [pc, #232]	; (8008adc <__mdiff+0x10c>)
 80089f2:	4602      	mov	r2, r0
 80089f4:	f240 2137 	movw	r1, #567	; 0x237
 80089f8:	4839      	ldr	r0, [pc, #228]	; (8008ae0 <__mdiff+0x110>)
 80089fa:	f000 fb0b 	bl	8009014 <__assert_func>
 80089fe:	2301      	movs	r3, #1
 8008a00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a08:	bfa4      	itt	ge
 8008a0a:	4643      	movge	r3, r8
 8008a0c:	46a0      	movge	r8, r4
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a14:	bfa6      	itte	ge
 8008a16:	461c      	movge	r4, r3
 8008a18:	2500      	movge	r5, #0
 8008a1a:	2501      	movlt	r5, #1
 8008a1c:	f7ff fd40 	bl	80084a0 <_Balloc>
 8008a20:	b920      	cbnz	r0, 8008a2c <__mdiff+0x5c>
 8008a22:	4b2e      	ldr	r3, [pc, #184]	; (8008adc <__mdiff+0x10c>)
 8008a24:	4602      	mov	r2, r0
 8008a26:	f240 2145 	movw	r1, #581	; 0x245
 8008a2a:	e7e5      	b.n	80089f8 <__mdiff+0x28>
 8008a2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a30:	6926      	ldr	r6, [r4, #16]
 8008a32:	60c5      	str	r5, [r0, #12]
 8008a34:	f104 0914 	add.w	r9, r4, #20
 8008a38:	f108 0514 	add.w	r5, r8, #20
 8008a3c:	f100 0e14 	add.w	lr, r0, #20
 8008a40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008a44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008a48:	f108 0210 	add.w	r2, r8, #16
 8008a4c:	46f2      	mov	sl, lr
 8008a4e:	2100      	movs	r1, #0
 8008a50:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a58:	fa11 f88b 	uxtah	r8, r1, fp
 8008a5c:	b299      	uxth	r1, r3
 8008a5e:	0c1b      	lsrs	r3, r3, #16
 8008a60:	eba8 0801 	sub.w	r8, r8, r1
 8008a64:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a68:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a6c:	fa1f f888 	uxth.w	r8, r8
 8008a70:	1419      	asrs	r1, r3, #16
 8008a72:	454e      	cmp	r6, r9
 8008a74:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a78:	f84a 3b04 	str.w	r3, [sl], #4
 8008a7c:	d8e8      	bhi.n	8008a50 <__mdiff+0x80>
 8008a7e:	1b33      	subs	r3, r6, r4
 8008a80:	3b15      	subs	r3, #21
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	3304      	adds	r3, #4
 8008a88:	3415      	adds	r4, #21
 8008a8a:	42a6      	cmp	r6, r4
 8008a8c:	bf38      	it	cc
 8008a8e:	2304      	movcc	r3, #4
 8008a90:	441d      	add	r5, r3
 8008a92:	4473      	add	r3, lr
 8008a94:	469e      	mov	lr, r3
 8008a96:	462e      	mov	r6, r5
 8008a98:	4566      	cmp	r6, ip
 8008a9a:	d30e      	bcc.n	8008aba <__mdiff+0xea>
 8008a9c:	f10c 0203 	add.w	r2, ip, #3
 8008aa0:	1b52      	subs	r2, r2, r5
 8008aa2:	f022 0203 	bic.w	r2, r2, #3
 8008aa6:	3d03      	subs	r5, #3
 8008aa8:	45ac      	cmp	ip, r5
 8008aaa:	bf38      	it	cc
 8008aac:	2200      	movcc	r2, #0
 8008aae:	4413      	add	r3, r2
 8008ab0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008ab4:	b17a      	cbz	r2, 8008ad6 <__mdiff+0x106>
 8008ab6:	6107      	str	r7, [r0, #16]
 8008ab8:	e7a4      	b.n	8008a04 <__mdiff+0x34>
 8008aba:	f856 8b04 	ldr.w	r8, [r6], #4
 8008abe:	fa11 f288 	uxtah	r2, r1, r8
 8008ac2:	1414      	asrs	r4, r2, #16
 8008ac4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008ac8:	b292      	uxth	r2, r2
 8008aca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008ace:	f84e 2b04 	str.w	r2, [lr], #4
 8008ad2:	1421      	asrs	r1, r4, #16
 8008ad4:	e7e0      	b.n	8008a98 <__mdiff+0xc8>
 8008ad6:	3f01      	subs	r7, #1
 8008ad8:	e7ea      	b.n	8008ab0 <__mdiff+0xe0>
 8008ada:	bf00      	nop
 8008adc:	080097cc 	.word	0x080097cc
 8008ae0:	080097dd 	.word	0x080097dd

08008ae4 <__d2b>:
 8008ae4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ae8:	460f      	mov	r7, r1
 8008aea:	2101      	movs	r1, #1
 8008aec:	ec59 8b10 	vmov	r8, r9, d0
 8008af0:	4616      	mov	r6, r2
 8008af2:	f7ff fcd5 	bl	80084a0 <_Balloc>
 8008af6:	4604      	mov	r4, r0
 8008af8:	b930      	cbnz	r0, 8008b08 <__d2b+0x24>
 8008afa:	4602      	mov	r2, r0
 8008afc:	4b24      	ldr	r3, [pc, #144]	; (8008b90 <__d2b+0xac>)
 8008afe:	4825      	ldr	r0, [pc, #148]	; (8008b94 <__d2b+0xb0>)
 8008b00:	f240 310f 	movw	r1, #783	; 0x30f
 8008b04:	f000 fa86 	bl	8009014 <__assert_func>
 8008b08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b10:	bb2d      	cbnz	r5, 8008b5e <__d2b+0x7a>
 8008b12:	9301      	str	r3, [sp, #4]
 8008b14:	f1b8 0300 	subs.w	r3, r8, #0
 8008b18:	d026      	beq.n	8008b68 <__d2b+0x84>
 8008b1a:	4668      	mov	r0, sp
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	f7ff fd87 	bl	8008630 <__lo0bits>
 8008b22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b26:	b1e8      	cbz	r0, 8008b64 <__d2b+0x80>
 8008b28:	f1c0 0320 	rsb	r3, r0, #32
 8008b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b30:	430b      	orrs	r3, r1
 8008b32:	40c2      	lsrs	r2, r0
 8008b34:	6163      	str	r3, [r4, #20]
 8008b36:	9201      	str	r2, [sp, #4]
 8008b38:	9b01      	ldr	r3, [sp, #4]
 8008b3a:	61a3      	str	r3, [r4, #24]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	bf14      	ite	ne
 8008b40:	2202      	movne	r2, #2
 8008b42:	2201      	moveq	r2, #1
 8008b44:	6122      	str	r2, [r4, #16]
 8008b46:	b1bd      	cbz	r5, 8008b78 <__d2b+0x94>
 8008b48:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b4c:	4405      	add	r5, r0
 8008b4e:	603d      	str	r5, [r7, #0]
 8008b50:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b54:	6030      	str	r0, [r6, #0]
 8008b56:	4620      	mov	r0, r4
 8008b58:	b003      	add	sp, #12
 8008b5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b62:	e7d6      	b.n	8008b12 <__d2b+0x2e>
 8008b64:	6161      	str	r1, [r4, #20]
 8008b66:	e7e7      	b.n	8008b38 <__d2b+0x54>
 8008b68:	a801      	add	r0, sp, #4
 8008b6a:	f7ff fd61 	bl	8008630 <__lo0bits>
 8008b6e:	9b01      	ldr	r3, [sp, #4]
 8008b70:	6163      	str	r3, [r4, #20]
 8008b72:	3020      	adds	r0, #32
 8008b74:	2201      	movs	r2, #1
 8008b76:	e7e5      	b.n	8008b44 <__d2b+0x60>
 8008b78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b80:	6038      	str	r0, [r7, #0]
 8008b82:	6918      	ldr	r0, [r3, #16]
 8008b84:	f7ff fd34 	bl	80085f0 <__hi0bits>
 8008b88:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b8c:	e7e2      	b.n	8008b54 <__d2b+0x70>
 8008b8e:	bf00      	nop
 8008b90:	080097cc 	.word	0x080097cc
 8008b94:	080097dd 	.word	0x080097dd

08008b98 <__ssputs_r>:
 8008b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b9c:	688e      	ldr	r6, [r1, #8]
 8008b9e:	461f      	mov	r7, r3
 8008ba0:	42be      	cmp	r6, r7
 8008ba2:	680b      	ldr	r3, [r1, #0]
 8008ba4:	4682      	mov	sl, r0
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	4690      	mov	r8, r2
 8008baa:	d82c      	bhi.n	8008c06 <__ssputs_r+0x6e>
 8008bac:	898a      	ldrh	r2, [r1, #12]
 8008bae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bb2:	d026      	beq.n	8008c02 <__ssputs_r+0x6a>
 8008bb4:	6965      	ldr	r5, [r4, #20]
 8008bb6:	6909      	ldr	r1, [r1, #16]
 8008bb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bbc:	eba3 0901 	sub.w	r9, r3, r1
 8008bc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bc4:	1c7b      	adds	r3, r7, #1
 8008bc6:	444b      	add	r3, r9
 8008bc8:	106d      	asrs	r5, r5, #1
 8008bca:	429d      	cmp	r5, r3
 8008bcc:	bf38      	it	cc
 8008bce:	461d      	movcc	r5, r3
 8008bd0:	0553      	lsls	r3, r2, #21
 8008bd2:	d527      	bpl.n	8008c24 <__ssputs_r+0x8c>
 8008bd4:	4629      	mov	r1, r5
 8008bd6:	f7ff fbd7 	bl	8008388 <_malloc_r>
 8008bda:	4606      	mov	r6, r0
 8008bdc:	b360      	cbz	r0, 8008c38 <__ssputs_r+0xa0>
 8008bde:	6921      	ldr	r1, [r4, #16]
 8008be0:	464a      	mov	r2, r9
 8008be2:	f000 fa09 	bl	8008ff8 <memcpy>
 8008be6:	89a3      	ldrh	r3, [r4, #12]
 8008be8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bf0:	81a3      	strh	r3, [r4, #12]
 8008bf2:	6126      	str	r6, [r4, #16]
 8008bf4:	6165      	str	r5, [r4, #20]
 8008bf6:	444e      	add	r6, r9
 8008bf8:	eba5 0509 	sub.w	r5, r5, r9
 8008bfc:	6026      	str	r6, [r4, #0]
 8008bfe:	60a5      	str	r5, [r4, #8]
 8008c00:	463e      	mov	r6, r7
 8008c02:	42be      	cmp	r6, r7
 8008c04:	d900      	bls.n	8008c08 <__ssputs_r+0x70>
 8008c06:	463e      	mov	r6, r7
 8008c08:	6820      	ldr	r0, [r4, #0]
 8008c0a:	4632      	mov	r2, r6
 8008c0c:	4641      	mov	r1, r8
 8008c0e:	f000 f9c9 	bl	8008fa4 <memmove>
 8008c12:	68a3      	ldr	r3, [r4, #8]
 8008c14:	1b9b      	subs	r3, r3, r6
 8008c16:	60a3      	str	r3, [r4, #8]
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	4433      	add	r3, r6
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	2000      	movs	r0, #0
 8008c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c24:	462a      	mov	r2, r5
 8008c26:	f000 fa3b 	bl	80090a0 <_realloc_r>
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d1e0      	bne.n	8008bf2 <__ssputs_r+0x5a>
 8008c30:	6921      	ldr	r1, [r4, #16]
 8008c32:	4650      	mov	r0, sl
 8008c34:	f7ff fb34 	bl	80082a0 <_free_r>
 8008c38:	230c      	movs	r3, #12
 8008c3a:	f8ca 3000 	str.w	r3, [sl]
 8008c3e:	89a3      	ldrh	r3, [r4, #12]
 8008c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c44:	81a3      	strh	r3, [r4, #12]
 8008c46:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4a:	e7e9      	b.n	8008c20 <__ssputs_r+0x88>

08008c4c <_svfiprintf_r>:
 8008c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	4698      	mov	r8, r3
 8008c52:	898b      	ldrh	r3, [r1, #12]
 8008c54:	061b      	lsls	r3, r3, #24
 8008c56:	b09d      	sub	sp, #116	; 0x74
 8008c58:	4607      	mov	r7, r0
 8008c5a:	460d      	mov	r5, r1
 8008c5c:	4614      	mov	r4, r2
 8008c5e:	d50e      	bpl.n	8008c7e <_svfiprintf_r+0x32>
 8008c60:	690b      	ldr	r3, [r1, #16]
 8008c62:	b963      	cbnz	r3, 8008c7e <_svfiprintf_r+0x32>
 8008c64:	2140      	movs	r1, #64	; 0x40
 8008c66:	f7ff fb8f 	bl	8008388 <_malloc_r>
 8008c6a:	6028      	str	r0, [r5, #0]
 8008c6c:	6128      	str	r0, [r5, #16]
 8008c6e:	b920      	cbnz	r0, 8008c7a <_svfiprintf_r+0x2e>
 8008c70:	230c      	movs	r3, #12
 8008c72:	603b      	str	r3, [r7, #0]
 8008c74:	f04f 30ff 	mov.w	r0, #4294967295
 8008c78:	e0d0      	b.n	8008e1c <_svfiprintf_r+0x1d0>
 8008c7a:	2340      	movs	r3, #64	; 0x40
 8008c7c:	616b      	str	r3, [r5, #20]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9309      	str	r3, [sp, #36]	; 0x24
 8008c82:	2320      	movs	r3, #32
 8008c84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c88:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c8c:	2330      	movs	r3, #48	; 0x30
 8008c8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008e34 <_svfiprintf_r+0x1e8>
 8008c92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c96:	f04f 0901 	mov.w	r9, #1
 8008c9a:	4623      	mov	r3, r4
 8008c9c:	469a      	mov	sl, r3
 8008c9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca2:	b10a      	cbz	r2, 8008ca8 <_svfiprintf_r+0x5c>
 8008ca4:	2a25      	cmp	r2, #37	; 0x25
 8008ca6:	d1f9      	bne.n	8008c9c <_svfiprintf_r+0x50>
 8008ca8:	ebba 0b04 	subs.w	fp, sl, r4
 8008cac:	d00b      	beq.n	8008cc6 <_svfiprintf_r+0x7a>
 8008cae:	465b      	mov	r3, fp
 8008cb0:	4622      	mov	r2, r4
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	f7ff ff6f 	bl	8008b98 <__ssputs_r>
 8008cba:	3001      	adds	r0, #1
 8008cbc:	f000 80a9 	beq.w	8008e12 <_svfiprintf_r+0x1c6>
 8008cc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cc2:	445a      	add	r2, fp
 8008cc4:	9209      	str	r2, [sp, #36]	; 0x24
 8008cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	f000 80a1 	beq.w	8008e12 <_svfiprintf_r+0x1c6>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cda:	f10a 0a01 	add.w	sl, sl, #1
 8008cde:	9304      	str	r3, [sp, #16]
 8008ce0:	9307      	str	r3, [sp, #28]
 8008ce2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ce6:	931a      	str	r3, [sp, #104]	; 0x68
 8008ce8:	4654      	mov	r4, sl
 8008cea:	2205      	movs	r2, #5
 8008cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cf0:	4850      	ldr	r0, [pc, #320]	; (8008e34 <_svfiprintf_r+0x1e8>)
 8008cf2:	f7f7 fafd 	bl	80002f0 <memchr>
 8008cf6:	9a04      	ldr	r2, [sp, #16]
 8008cf8:	b9d8      	cbnz	r0, 8008d32 <_svfiprintf_r+0xe6>
 8008cfa:	06d0      	lsls	r0, r2, #27
 8008cfc:	bf44      	itt	mi
 8008cfe:	2320      	movmi	r3, #32
 8008d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d04:	0711      	lsls	r1, r2, #28
 8008d06:	bf44      	itt	mi
 8008d08:	232b      	movmi	r3, #43	; 0x2b
 8008d0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8008d12:	2b2a      	cmp	r3, #42	; 0x2a
 8008d14:	d015      	beq.n	8008d42 <_svfiprintf_r+0xf6>
 8008d16:	9a07      	ldr	r2, [sp, #28]
 8008d18:	4654      	mov	r4, sl
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	f04f 0c0a 	mov.w	ip, #10
 8008d20:	4621      	mov	r1, r4
 8008d22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d26:	3b30      	subs	r3, #48	; 0x30
 8008d28:	2b09      	cmp	r3, #9
 8008d2a:	d94d      	bls.n	8008dc8 <_svfiprintf_r+0x17c>
 8008d2c:	b1b0      	cbz	r0, 8008d5c <_svfiprintf_r+0x110>
 8008d2e:	9207      	str	r2, [sp, #28]
 8008d30:	e014      	b.n	8008d5c <_svfiprintf_r+0x110>
 8008d32:	eba0 0308 	sub.w	r3, r0, r8
 8008d36:	fa09 f303 	lsl.w	r3, r9, r3
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	9304      	str	r3, [sp, #16]
 8008d3e:	46a2      	mov	sl, r4
 8008d40:	e7d2      	b.n	8008ce8 <_svfiprintf_r+0x9c>
 8008d42:	9b03      	ldr	r3, [sp, #12]
 8008d44:	1d19      	adds	r1, r3, #4
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	9103      	str	r1, [sp, #12]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	bfbb      	ittet	lt
 8008d4e:	425b      	neglt	r3, r3
 8008d50:	f042 0202 	orrlt.w	r2, r2, #2
 8008d54:	9307      	strge	r3, [sp, #28]
 8008d56:	9307      	strlt	r3, [sp, #28]
 8008d58:	bfb8      	it	lt
 8008d5a:	9204      	strlt	r2, [sp, #16]
 8008d5c:	7823      	ldrb	r3, [r4, #0]
 8008d5e:	2b2e      	cmp	r3, #46	; 0x2e
 8008d60:	d10c      	bne.n	8008d7c <_svfiprintf_r+0x130>
 8008d62:	7863      	ldrb	r3, [r4, #1]
 8008d64:	2b2a      	cmp	r3, #42	; 0x2a
 8008d66:	d134      	bne.n	8008dd2 <_svfiprintf_r+0x186>
 8008d68:	9b03      	ldr	r3, [sp, #12]
 8008d6a:	1d1a      	adds	r2, r3, #4
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	9203      	str	r2, [sp, #12]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	bfb8      	it	lt
 8008d74:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d78:	3402      	adds	r4, #2
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008e44 <_svfiprintf_r+0x1f8>
 8008d80:	7821      	ldrb	r1, [r4, #0]
 8008d82:	2203      	movs	r2, #3
 8008d84:	4650      	mov	r0, sl
 8008d86:	f7f7 fab3 	bl	80002f0 <memchr>
 8008d8a:	b138      	cbz	r0, 8008d9c <_svfiprintf_r+0x150>
 8008d8c:	9b04      	ldr	r3, [sp, #16]
 8008d8e:	eba0 000a 	sub.w	r0, r0, sl
 8008d92:	2240      	movs	r2, #64	; 0x40
 8008d94:	4082      	lsls	r2, r0
 8008d96:	4313      	orrs	r3, r2
 8008d98:	3401      	adds	r4, #1
 8008d9a:	9304      	str	r3, [sp, #16]
 8008d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008da0:	4825      	ldr	r0, [pc, #148]	; (8008e38 <_svfiprintf_r+0x1ec>)
 8008da2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008da6:	2206      	movs	r2, #6
 8008da8:	f7f7 faa2 	bl	80002f0 <memchr>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	d038      	beq.n	8008e22 <_svfiprintf_r+0x1d6>
 8008db0:	4b22      	ldr	r3, [pc, #136]	; (8008e3c <_svfiprintf_r+0x1f0>)
 8008db2:	bb1b      	cbnz	r3, 8008dfc <_svfiprintf_r+0x1b0>
 8008db4:	9b03      	ldr	r3, [sp, #12]
 8008db6:	3307      	adds	r3, #7
 8008db8:	f023 0307 	bic.w	r3, r3, #7
 8008dbc:	3308      	adds	r3, #8
 8008dbe:	9303      	str	r3, [sp, #12]
 8008dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc2:	4433      	add	r3, r6
 8008dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc6:	e768      	b.n	8008c9a <_svfiprintf_r+0x4e>
 8008dc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dcc:	460c      	mov	r4, r1
 8008dce:	2001      	movs	r0, #1
 8008dd0:	e7a6      	b.n	8008d20 <_svfiprintf_r+0xd4>
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	3401      	adds	r4, #1
 8008dd6:	9305      	str	r3, [sp, #20]
 8008dd8:	4619      	mov	r1, r3
 8008dda:	f04f 0c0a 	mov.w	ip, #10
 8008dde:	4620      	mov	r0, r4
 8008de0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008de4:	3a30      	subs	r2, #48	; 0x30
 8008de6:	2a09      	cmp	r2, #9
 8008de8:	d903      	bls.n	8008df2 <_svfiprintf_r+0x1a6>
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d0c6      	beq.n	8008d7c <_svfiprintf_r+0x130>
 8008dee:	9105      	str	r1, [sp, #20]
 8008df0:	e7c4      	b.n	8008d7c <_svfiprintf_r+0x130>
 8008df2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008df6:	4604      	mov	r4, r0
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e7f0      	b.n	8008dde <_svfiprintf_r+0x192>
 8008dfc:	ab03      	add	r3, sp, #12
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	462a      	mov	r2, r5
 8008e02:	4b0f      	ldr	r3, [pc, #60]	; (8008e40 <_svfiprintf_r+0x1f4>)
 8008e04:	a904      	add	r1, sp, #16
 8008e06:	4638      	mov	r0, r7
 8008e08:	f7fd ff06 	bl	8006c18 <_printf_float>
 8008e0c:	1c42      	adds	r2, r0, #1
 8008e0e:	4606      	mov	r6, r0
 8008e10:	d1d6      	bne.n	8008dc0 <_svfiprintf_r+0x174>
 8008e12:	89ab      	ldrh	r3, [r5, #12]
 8008e14:	065b      	lsls	r3, r3, #25
 8008e16:	f53f af2d 	bmi.w	8008c74 <_svfiprintf_r+0x28>
 8008e1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e1c:	b01d      	add	sp, #116	; 0x74
 8008e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e22:	ab03      	add	r3, sp, #12
 8008e24:	9300      	str	r3, [sp, #0]
 8008e26:	462a      	mov	r2, r5
 8008e28:	4b05      	ldr	r3, [pc, #20]	; (8008e40 <_svfiprintf_r+0x1f4>)
 8008e2a:	a904      	add	r1, sp, #16
 8008e2c:	4638      	mov	r0, r7
 8008e2e:	f7fe f97b 	bl	8007128 <_printf_i>
 8008e32:	e7eb      	b.n	8008e0c <_svfiprintf_r+0x1c0>
 8008e34:	08009934 	.word	0x08009934
 8008e38:	0800993e 	.word	0x0800993e
 8008e3c:	08006c19 	.word	0x08006c19
 8008e40:	08008b99 	.word	0x08008b99
 8008e44:	0800993a 	.word	0x0800993a

08008e48 <__sflush_r>:
 8008e48:	898a      	ldrh	r2, [r1, #12]
 8008e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e4e:	4605      	mov	r5, r0
 8008e50:	0710      	lsls	r0, r2, #28
 8008e52:	460c      	mov	r4, r1
 8008e54:	d458      	bmi.n	8008f08 <__sflush_r+0xc0>
 8008e56:	684b      	ldr	r3, [r1, #4]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	dc05      	bgt.n	8008e68 <__sflush_r+0x20>
 8008e5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	dc02      	bgt.n	8008e68 <__sflush_r+0x20>
 8008e62:	2000      	movs	r0, #0
 8008e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e6a:	2e00      	cmp	r6, #0
 8008e6c:	d0f9      	beq.n	8008e62 <__sflush_r+0x1a>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e74:	682f      	ldr	r7, [r5, #0]
 8008e76:	6a21      	ldr	r1, [r4, #32]
 8008e78:	602b      	str	r3, [r5, #0]
 8008e7a:	d032      	beq.n	8008ee2 <__sflush_r+0x9a>
 8008e7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e7e:	89a3      	ldrh	r3, [r4, #12]
 8008e80:	075a      	lsls	r2, r3, #29
 8008e82:	d505      	bpl.n	8008e90 <__sflush_r+0x48>
 8008e84:	6863      	ldr	r3, [r4, #4]
 8008e86:	1ac0      	subs	r0, r0, r3
 8008e88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e8a:	b10b      	cbz	r3, 8008e90 <__sflush_r+0x48>
 8008e8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e8e:	1ac0      	subs	r0, r0, r3
 8008e90:	2300      	movs	r3, #0
 8008e92:	4602      	mov	r2, r0
 8008e94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e96:	6a21      	ldr	r1, [r4, #32]
 8008e98:	4628      	mov	r0, r5
 8008e9a:	47b0      	blx	r6
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	89a3      	ldrh	r3, [r4, #12]
 8008ea0:	d106      	bne.n	8008eb0 <__sflush_r+0x68>
 8008ea2:	6829      	ldr	r1, [r5, #0]
 8008ea4:	291d      	cmp	r1, #29
 8008ea6:	d82b      	bhi.n	8008f00 <__sflush_r+0xb8>
 8008ea8:	4a29      	ldr	r2, [pc, #164]	; (8008f50 <__sflush_r+0x108>)
 8008eaa:	410a      	asrs	r2, r1
 8008eac:	07d6      	lsls	r6, r2, #31
 8008eae:	d427      	bmi.n	8008f00 <__sflush_r+0xb8>
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	6062      	str	r2, [r4, #4]
 8008eb4:	04d9      	lsls	r1, r3, #19
 8008eb6:	6922      	ldr	r2, [r4, #16]
 8008eb8:	6022      	str	r2, [r4, #0]
 8008eba:	d504      	bpl.n	8008ec6 <__sflush_r+0x7e>
 8008ebc:	1c42      	adds	r2, r0, #1
 8008ebe:	d101      	bne.n	8008ec4 <__sflush_r+0x7c>
 8008ec0:	682b      	ldr	r3, [r5, #0]
 8008ec2:	b903      	cbnz	r3, 8008ec6 <__sflush_r+0x7e>
 8008ec4:	6560      	str	r0, [r4, #84]	; 0x54
 8008ec6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ec8:	602f      	str	r7, [r5, #0]
 8008eca:	2900      	cmp	r1, #0
 8008ecc:	d0c9      	beq.n	8008e62 <__sflush_r+0x1a>
 8008ece:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ed2:	4299      	cmp	r1, r3
 8008ed4:	d002      	beq.n	8008edc <__sflush_r+0x94>
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f7ff f9e2 	bl	80082a0 <_free_r>
 8008edc:	2000      	movs	r0, #0
 8008ede:	6360      	str	r0, [r4, #52]	; 0x34
 8008ee0:	e7c0      	b.n	8008e64 <__sflush_r+0x1c>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	47b0      	blx	r6
 8008ee8:	1c41      	adds	r1, r0, #1
 8008eea:	d1c8      	bne.n	8008e7e <__sflush_r+0x36>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0c5      	beq.n	8008e7e <__sflush_r+0x36>
 8008ef2:	2b1d      	cmp	r3, #29
 8008ef4:	d001      	beq.n	8008efa <__sflush_r+0xb2>
 8008ef6:	2b16      	cmp	r3, #22
 8008ef8:	d101      	bne.n	8008efe <__sflush_r+0xb6>
 8008efa:	602f      	str	r7, [r5, #0]
 8008efc:	e7b1      	b.n	8008e62 <__sflush_r+0x1a>
 8008efe:	89a3      	ldrh	r3, [r4, #12]
 8008f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f04:	81a3      	strh	r3, [r4, #12]
 8008f06:	e7ad      	b.n	8008e64 <__sflush_r+0x1c>
 8008f08:	690f      	ldr	r7, [r1, #16]
 8008f0a:	2f00      	cmp	r7, #0
 8008f0c:	d0a9      	beq.n	8008e62 <__sflush_r+0x1a>
 8008f0e:	0793      	lsls	r3, r2, #30
 8008f10:	680e      	ldr	r6, [r1, #0]
 8008f12:	bf08      	it	eq
 8008f14:	694b      	ldreq	r3, [r1, #20]
 8008f16:	600f      	str	r7, [r1, #0]
 8008f18:	bf18      	it	ne
 8008f1a:	2300      	movne	r3, #0
 8008f1c:	eba6 0807 	sub.w	r8, r6, r7
 8008f20:	608b      	str	r3, [r1, #8]
 8008f22:	f1b8 0f00 	cmp.w	r8, #0
 8008f26:	dd9c      	ble.n	8008e62 <__sflush_r+0x1a>
 8008f28:	6a21      	ldr	r1, [r4, #32]
 8008f2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f2c:	4643      	mov	r3, r8
 8008f2e:	463a      	mov	r2, r7
 8008f30:	4628      	mov	r0, r5
 8008f32:	47b0      	blx	r6
 8008f34:	2800      	cmp	r0, #0
 8008f36:	dc06      	bgt.n	8008f46 <__sflush_r+0xfe>
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	f04f 30ff 	mov.w	r0, #4294967295
 8008f44:	e78e      	b.n	8008e64 <__sflush_r+0x1c>
 8008f46:	4407      	add	r7, r0
 8008f48:	eba8 0800 	sub.w	r8, r8, r0
 8008f4c:	e7e9      	b.n	8008f22 <__sflush_r+0xda>
 8008f4e:	bf00      	nop
 8008f50:	dfbffffe 	.word	0xdfbffffe

08008f54 <_fflush_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	690b      	ldr	r3, [r1, #16]
 8008f58:	4605      	mov	r5, r0
 8008f5a:	460c      	mov	r4, r1
 8008f5c:	b913      	cbnz	r3, 8008f64 <_fflush_r+0x10>
 8008f5e:	2500      	movs	r5, #0
 8008f60:	4628      	mov	r0, r5
 8008f62:	bd38      	pop	{r3, r4, r5, pc}
 8008f64:	b118      	cbz	r0, 8008f6e <_fflush_r+0x1a>
 8008f66:	6a03      	ldr	r3, [r0, #32]
 8008f68:	b90b      	cbnz	r3, 8008f6e <_fflush_r+0x1a>
 8008f6a:	f7fe fa8b 	bl	8007484 <__sinit>
 8008f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d0f3      	beq.n	8008f5e <_fflush_r+0xa>
 8008f76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f78:	07d0      	lsls	r0, r2, #31
 8008f7a:	d404      	bmi.n	8008f86 <_fflush_r+0x32>
 8008f7c:	0599      	lsls	r1, r3, #22
 8008f7e:	d402      	bmi.n	8008f86 <_fflush_r+0x32>
 8008f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f82:	f7fe fb96 	bl	80076b2 <__retarget_lock_acquire_recursive>
 8008f86:	4628      	mov	r0, r5
 8008f88:	4621      	mov	r1, r4
 8008f8a:	f7ff ff5d 	bl	8008e48 <__sflush_r>
 8008f8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f90:	07da      	lsls	r2, r3, #31
 8008f92:	4605      	mov	r5, r0
 8008f94:	d4e4      	bmi.n	8008f60 <_fflush_r+0xc>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	059b      	lsls	r3, r3, #22
 8008f9a:	d4e1      	bmi.n	8008f60 <_fflush_r+0xc>
 8008f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f9e:	f7fe fb89 	bl	80076b4 <__retarget_lock_release_recursive>
 8008fa2:	e7dd      	b.n	8008f60 <_fflush_r+0xc>

08008fa4 <memmove>:
 8008fa4:	4288      	cmp	r0, r1
 8008fa6:	b510      	push	{r4, lr}
 8008fa8:	eb01 0402 	add.w	r4, r1, r2
 8008fac:	d902      	bls.n	8008fb4 <memmove+0x10>
 8008fae:	4284      	cmp	r4, r0
 8008fb0:	4623      	mov	r3, r4
 8008fb2:	d807      	bhi.n	8008fc4 <memmove+0x20>
 8008fb4:	1e43      	subs	r3, r0, #1
 8008fb6:	42a1      	cmp	r1, r4
 8008fb8:	d008      	beq.n	8008fcc <memmove+0x28>
 8008fba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fc2:	e7f8      	b.n	8008fb6 <memmove+0x12>
 8008fc4:	4402      	add	r2, r0
 8008fc6:	4601      	mov	r1, r0
 8008fc8:	428a      	cmp	r2, r1
 8008fca:	d100      	bne.n	8008fce <memmove+0x2a>
 8008fcc:	bd10      	pop	{r4, pc}
 8008fce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fd6:	e7f7      	b.n	8008fc8 <memmove+0x24>

08008fd8 <_sbrk_r>:
 8008fd8:	b538      	push	{r3, r4, r5, lr}
 8008fda:	4d06      	ldr	r5, [pc, #24]	; (8008ff4 <_sbrk_r+0x1c>)
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4604      	mov	r4, r0
 8008fe0:	4608      	mov	r0, r1
 8008fe2:	602b      	str	r3, [r5, #0]
 8008fe4:	f7f8 f93c 	bl	8001260 <_sbrk>
 8008fe8:	1c43      	adds	r3, r0, #1
 8008fea:	d102      	bne.n	8008ff2 <_sbrk_r+0x1a>
 8008fec:	682b      	ldr	r3, [r5, #0]
 8008fee:	b103      	cbz	r3, 8008ff2 <_sbrk_r+0x1a>
 8008ff0:	6023      	str	r3, [r4, #0]
 8008ff2:	bd38      	pop	{r3, r4, r5, pc}
 8008ff4:	240004a0 	.word	0x240004a0

08008ff8 <memcpy>:
 8008ff8:	440a      	add	r2, r1
 8008ffa:	4291      	cmp	r1, r2
 8008ffc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009000:	d100      	bne.n	8009004 <memcpy+0xc>
 8009002:	4770      	bx	lr
 8009004:	b510      	push	{r4, lr}
 8009006:	f811 4b01 	ldrb.w	r4, [r1], #1
 800900a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800900e:	4291      	cmp	r1, r2
 8009010:	d1f9      	bne.n	8009006 <memcpy+0xe>
 8009012:	bd10      	pop	{r4, pc}

08009014 <__assert_func>:
 8009014:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009016:	4614      	mov	r4, r2
 8009018:	461a      	mov	r2, r3
 800901a:	4b09      	ldr	r3, [pc, #36]	; (8009040 <__assert_func+0x2c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4605      	mov	r5, r0
 8009020:	68d8      	ldr	r0, [r3, #12]
 8009022:	b14c      	cbz	r4, 8009038 <__assert_func+0x24>
 8009024:	4b07      	ldr	r3, [pc, #28]	; (8009044 <__assert_func+0x30>)
 8009026:	9100      	str	r1, [sp, #0]
 8009028:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800902c:	4906      	ldr	r1, [pc, #24]	; (8009048 <__assert_func+0x34>)
 800902e:	462b      	mov	r3, r5
 8009030:	f000 f872 	bl	8009118 <fiprintf>
 8009034:	f000 f882 	bl	800913c <abort>
 8009038:	4b04      	ldr	r3, [pc, #16]	; (800904c <__assert_func+0x38>)
 800903a:	461c      	mov	r4, r3
 800903c:	e7f3      	b.n	8009026 <__assert_func+0x12>
 800903e:	bf00      	nop
 8009040:	24000068 	.word	0x24000068
 8009044:	0800994f 	.word	0x0800994f
 8009048:	0800995c 	.word	0x0800995c
 800904c:	0800998a 	.word	0x0800998a

08009050 <_calloc_r>:
 8009050:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009052:	fba1 2402 	umull	r2, r4, r1, r2
 8009056:	b94c      	cbnz	r4, 800906c <_calloc_r+0x1c>
 8009058:	4611      	mov	r1, r2
 800905a:	9201      	str	r2, [sp, #4]
 800905c:	f7ff f994 	bl	8008388 <_malloc_r>
 8009060:	9a01      	ldr	r2, [sp, #4]
 8009062:	4605      	mov	r5, r0
 8009064:	b930      	cbnz	r0, 8009074 <_calloc_r+0x24>
 8009066:	4628      	mov	r0, r5
 8009068:	b003      	add	sp, #12
 800906a:	bd30      	pop	{r4, r5, pc}
 800906c:	220c      	movs	r2, #12
 800906e:	6002      	str	r2, [r0, #0]
 8009070:	2500      	movs	r5, #0
 8009072:	e7f8      	b.n	8009066 <_calloc_r+0x16>
 8009074:	4621      	mov	r1, r4
 8009076:	f7fe fa9e 	bl	80075b6 <memset>
 800907a:	e7f4      	b.n	8009066 <_calloc_r+0x16>

0800907c <__ascii_mbtowc>:
 800907c:	b082      	sub	sp, #8
 800907e:	b901      	cbnz	r1, 8009082 <__ascii_mbtowc+0x6>
 8009080:	a901      	add	r1, sp, #4
 8009082:	b142      	cbz	r2, 8009096 <__ascii_mbtowc+0x1a>
 8009084:	b14b      	cbz	r3, 800909a <__ascii_mbtowc+0x1e>
 8009086:	7813      	ldrb	r3, [r2, #0]
 8009088:	600b      	str	r3, [r1, #0]
 800908a:	7812      	ldrb	r2, [r2, #0]
 800908c:	1e10      	subs	r0, r2, #0
 800908e:	bf18      	it	ne
 8009090:	2001      	movne	r0, #1
 8009092:	b002      	add	sp, #8
 8009094:	4770      	bx	lr
 8009096:	4610      	mov	r0, r2
 8009098:	e7fb      	b.n	8009092 <__ascii_mbtowc+0x16>
 800909a:	f06f 0001 	mvn.w	r0, #1
 800909e:	e7f8      	b.n	8009092 <__ascii_mbtowc+0x16>

080090a0 <_realloc_r>:
 80090a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a4:	4680      	mov	r8, r0
 80090a6:	4614      	mov	r4, r2
 80090a8:	460e      	mov	r6, r1
 80090aa:	b921      	cbnz	r1, 80090b6 <_realloc_r+0x16>
 80090ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090b0:	4611      	mov	r1, r2
 80090b2:	f7ff b969 	b.w	8008388 <_malloc_r>
 80090b6:	b92a      	cbnz	r2, 80090c4 <_realloc_r+0x24>
 80090b8:	f7ff f8f2 	bl	80082a0 <_free_r>
 80090bc:	4625      	mov	r5, r4
 80090be:	4628      	mov	r0, r5
 80090c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090c4:	f000 f841 	bl	800914a <_malloc_usable_size_r>
 80090c8:	4284      	cmp	r4, r0
 80090ca:	4607      	mov	r7, r0
 80090cc:	d802      	bhi.n	80090d4 <_realloc_r+0x34>
 80090ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090d2:	d812      	bhi.n	80090fa <_realloc_r+0x5a>
 80090d4:	4621      	mov	r1, r4
 80090d6:	4640      	mov	r0, r8
 80090d8:	f7ff f956 	bl	8008388 <_malloc_r>
 80090dc:	4605      	mov	r5, r0
 80090de:	2800      	cmp	r0, #0
 80090e0:	d0ed      	beq.n	80090be <_realloc_r+0x1e>
 80090e2:	42bc      	cmp	r4, r7
 80090e4:	4622      	mov	r2, r4
 80090e6:	4631      	mov	r1, r6
 80090e8:	bf28      	it	cs
 80090ea:	463a      	movcs	r2, r7
 80090ec:	f7ff ff84 	bl	8008ff8 <memcpy>
 80090f0:	4631      	mov	r1, r6
 80090f2:	4640      	mov	r0, r8
 80090f4:	f7ff f8d4 	bl	80082a0 <_free_r>
 80090f8:	e7e1      	b.n	80090be <_realloc_r+0x1e>
 80090fa:	4635      	mov	r5, r6
 80090fc:	e7df      	b.n	80090be <_realloc_r+0x1e>

080090fe <__ascii_wctomb>:
 80090fe:	b149      	cbz	r1, 8009114 <__ascii_wctomb+0x16>
 8009100:	2aff      	cmp	r2, #255	; 0xff
 8009102:	bf85      	ittet	hi
 8009104:	238a      	movhi	r3, #138	; 0x8a
 8009106:	6003      	strhi	r3, [r0, #0]
 8009108:	700a      	strbls	r2, [r1, #0]
 800910a:	f04f 30ff 	movhi.w	r0, #4294967295
 800910e:	bf98      	it	ls
 8009110:	2001      	movls	r0, #1
 8009112:	4770      	bx	lr
 8009114:	4608      	mov	r0, r1
 8009116:	4770      	bx	lr

08009118 <fiprintf>:
 8009118:	b40e      	push	{r1, r2, r3}
 800911a:	b503      	push	{r0, r1, lr}
 800911c:	4601      	mov	r1, r0
 800911e:	ab03      	add	r3, sp, #12
 8009120:	4805      	ldr	r0, [pc, #20]	; (8009138 <fiprintf+0x20>)
 8009122:	f853 2b04 	ldr.w	r2, [r3], #4
 8009126:	6800      	ldr	r0, [r0, #0]
 8009128:	9301      	str	r3, [sp, #4]
 800912a:	f000 f83f 	bl	80091ac <_vfiprintf_r>
 800912e:	b002      	add	sp, #8
 8009130:	f85d eb04 	ldr.w	lr, [sp], #4
 8009134:	b003      	add	sp, #12
 8009136:	4770      	bx	lr
 8009138:	24000068 	.word	0x24000068

0800913c <abort>:
 800913c:	b508      	push	{r3, lr}
 800913e:	2006      	movs	r0, #6
 8009140:	f000 fa0c 	bl	800955c <raise>
 8009144:	2001      	movs	r0, #1
 8009146:	f7f8 f813 	bl	8001170 <_exit>

0800914a <_malloc_usable_size_r>:
 800914a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800914e:	1f18      	subs	r0, r3, #4
 8009150:	2b00      	cmp	r3, #0
 8009152:	bfbc      	itt	lt
 8009154:	580b      	ldrlt	r3, [r1, r0]
 8009156:	18c0      	addlt	r0, r0, r3
 8009158:	4770      	bx	lr

0800915a <__sfputc_r>:
 800915a:	6893      	ldr	r3, [r2, #8]
 800915c:	3b01      	subs	r3, #1
 800915e:	2b00      	cmp	r3, #0
 8009160:	b410      	push	{r4}
 8009162:	6093      	str	r3, [r2, #8]
 8009164:	da08      	bge.n	8009178 <__sfputc_r+0x1e>
 8009166:	6994      	ldr	r4, [r2, #24]
 8009168:	42a3      	cmp	r3, r4
 800916a:	db01      	blt.n	8009170 <__sfputc_r+0x16>
 800916c:	290a      	cmp	r1, #10
 800916e:	d103      	bne.n	8009178 <__sfputc_r+0x1e>
 8009170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009174:	f000 b934 	b.w	80093e0 <__swbuf_r>
 8009178:	6813      	ldr	r3, [r2, #0]
 800917a:	1c58      	adds	r0, r3, #1
 800917c:	6010      	str	r0, [r2, #0]
 800917e:	7019      	strb	r1, [r3, #0]
 8009180:	4608      	mov	r0, r1
 8009182:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009186:	4770      	bx	lr

08009188 <__sfputs_r>:
 8009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918a:	4606      	mov	r6, r0
 800918c:	460f      	mov	r7, r1
 800918e:	4614      	mov	r4, r2
 8009190:	18d5      	adds	r5, r2, r3
 8009192:	42ac      	cmp	r4, r5
 8009194:	d101      	bne.n	800919a <__sfputs_r+0x12>
 8009196:	2000      	movs	r0, #0
 8009198:	e007      	b.n	80091aa <__sfputs_r+0x22>
 800919a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800919e:	463a      	mov	r2, r7
 80091a0:	4630      	mov	r0, r6
 80091a2:	f7ff ffda 	bl	800915a <__sfputc_r>
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	d1f3      	bne.n	8009192 <__sfputs_r+0xa>
 80091aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080091ac <_vfiprintf_r>:
 80091ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b0:	460d      	mov	r5, r1
 80091b2:	b09d      	sub	sp, #116	; 0x74
 80091b4:	4614      	mov	r4, r2
 80091b6:	4698      	mov	r8, r3
 80091b8:	4606      	mov	r6, r0
 80091ba:	b118      	cbz	r0, 80091c4 <_vfiprintf_r+0x18>
 80091bc:	6a03      	ldr	r3, [r0, #32]
 80091be:	b90b      	cbnz	r3, 80091c4 <_vfiprintf_r+0x18>
 80091c0:	f7fe f960 	bl	8007484 <__sinit>
 80091c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091c6:	07d9      	lsls	r1, r3, #31
 80091c8:	d405      	bmi.n	80091d6 <_vfiprintf_r+0x2a>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	059a      	lsls	r2, r3, #22
 80091ce:	d402      	bmi.n	80091d6 <_vfiprintf_r+0x2a>
 80091d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091d2:	f7fe fa6e 	bl	80076b2 <__retarget_lock_acquire_recursive>
 80091d6:	89ab      	ldrh	r3, [r5, #12]
 80091d8:	071b      	lsls	r3, r3, #28
 80091da:	d501      	bpl.n	80091e0 <_vfiprintf_r+0x34>
 80091dc:	692b      	ldr	r3, [r5, #16]
 80091de:	b99b      	cbnz	r3, 8009208 <_vfiprintf_r+0x5c>
 80091e0:	4629      	mov	r1, r5
 80091e2:	4630      	mov	r0, r6
 80091e4:	f000 f93a 	bl	800945c <__swsetup_r>
 80091e8:	b170      	cbz	r0, 8009208 <_vfiprintf_r+0x5c>
 80091ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091ec:	07dc      	lsls	r4, r3, #31
 80091ee:	d504      	bpl.n	80091fa <_vfiprintf_r+0x4e>
 80091f0:	f04f 30ff 	mov.w	r0, #4294967295
 80091f4:	b01d      	add	sp, #116	; 0x74
 80091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	0598      	lsls	r0, r3, #22
 80091fe:	d4f7      	bmi.n	80091f0 <_vfiprintf_r+0x44>
 8009200:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009202:	f7fe fa57 	bl	80076b4 <__retarget_lock_release_recursive>
 8009206:	e7f3      	b.n	80091f0 <_vfiprintf_r+0x44>
 8009208:	2300      	movs	r3, #0
 800920a:	9309      	str	r3, [sp, #36]	; 0x24
 800920c:	2320      	movs	r3, #32
 800920e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009212:	f8cd 800c 	str.w	r8, [sp, #12]
 8009216:	2330      	movs	r3, #48	; 0x30
 8009218:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80093cc <_vfiprintf_r+0x220>
 800921c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009220:	f04f 0901 	mov.w	r9, #1
 8009224:	4623      	mov	r3, r4
 8009226:	469a      	mov	sl, r3
 8009228:	f813 2b01 	ldrb.w	r2, [r3], #1
 800922c:	b10a      	cbz	r2, 8009232 <_vfiprintf_r+0x86>
 800922e:	2a25      	cmp	r2, #37	; 0x25
 8009230:	d1f9      	bne.n	8009226 <_vfiprintf_r+0x7a>
 8009232:	ebba 0b04 	subs.w	fp, sl, r4
 8009236:	d00b      	beq.n	8009250 <_vfiprintf_r+0xa4>
 8009238:	465b      	mov	r3, fp
 800923a:	4622      	mov	r2, r4
 800923c:	4629      	mov	r1, r5
 800923e:	4630      	mov	r0, r6
 8009240:	f7ff ffa2 	bl	8009188 <__sfputs_r>
 8009244:	3001      	adds	r0, #1
 8009246:	f000 80a9 	beq.w	800939c <_vfiprintf_r+0x1f0>
 800924a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800924c:	445a      	add	r2, fp
 800924e:	9209      	str	r2, [sp, #36]	; 0x24
 8009250:	f89a 3000 	ldrb.w	r3, [sl]
 8009254:	2b00      	cmp	r3, #0
 8009256:	f000 80a1 	beq.w	800939c <_vfiprintf_r+0x1f0>
 800925a:	2300      	movs	r3, #0
 800925c:	f04f 32ff 	mov.w	r2, #4294967295
 8009260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009264:	f10a 0a01 	add.w	sl, sl, #1
 8009268:	9304      	str	r3, [sp, #16]
 800926a:	9307      	str	r3, [sp, #28]
 800926c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009270:	931a      	str	r3, [sp, #104]	; 0x68
 8009272:	4654      	mov	r4, sl
 8009274:	2205      	movs	r2, #5
 8009276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800927a:	4854      	ldr	r0, [pc, #336]	; (80093cc <_vfiprintf_r+0x220>)
 800927c:	f7f7 f838 	bl	80002f0 <memchr>
 8009280:	9a04      	ldr	r2, [sp, #16]
 8009282:	b9d8      	cbnz	r0, 80092bc <_vfiprintf_r+0x110>
 8009284:	06d1      	lsls	r1, r2, #27
 8009286:	bf44      	itt	mi
 8009288:	2320      	movmi	r3, #32
 800928a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800928e:	0713      	lsls	r3, r2, #28
 8009290:	bf44      	itt	mi
 8009292:	232b      	movmi	r3, #43	; 0x2b
 8009294:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009298:	f89a 3000 	ldrb.w	r3, [sl]
 800929c:	2b2a      	cmp	r3, #42	; 0x2a
 800929e:	d015      	beq.n	80092cc <_vfiprintf_r+0x120>
 80092a0:	9a07      	ldr	r2, [sp, #28]
 80092a2:	4654      	mov	r4, sl
 80092a4:	2000      	movs	r0, #0
 80092a6:	f04f 0c0a 	mov.w	ip, #10
 80092aa:	4621      	mov	r1, r4
 80092ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092b0:	3b30      	subs	r3, #48	; 0x30
 80092b2:	2b09      	cmp	r3, #9
 80092b4:	d94d      	bls.n	8009352 <_vfiprintf_r+0x1a6>
 80092b6:	b1b0      	cbz	r0, 80092e6 <_vfiprintf_r+0x13a>
 80092b8:	9207      	str	r2, [sp, #28]
 80092ba:	e014      	b.n	80092e6 <_vfiprintf_r+0x13a>
 80092bc:	eba0 0308 	sub.w	r3, r0, r8
 80092c0:	fa09 f303 	lsl.w	r3, r9, r3
 80092c4:	4313      	orrs	r3, r2
 80092c6:	9304      	str	r3, [sp, #16]
 80092c8:	46a2      	mov	sl, r4
 80092ca:	e7d2      	b.n	8009272 <_vfiprintf_r+0xc6>
 80092cc:	9b03      	ldr	r3, [sp, #12]
 80092ce:	1d19      	adds	r1, r3, #4
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	9103      	str	r1, [sp, #12]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	bfbb      	ittet	lt
 80092d8:	425b      	neglt	r3, r3
 80092da:	f042 0202 	orrlt.w	r2, r2, #2
 80092de:	9307      	strge	r3, [sp, #28]
 80092e0:	9307      	strlt	r3, [sp, #28]
 80092e2:	bfb8      	it	lt
 80092e4:	9204      	strlt	r2, [sp, #16]
 80092e6:	7823      	ldrb	r3, [r4, #0]
 80092e8:	2b2e      	cmp	r3, #46	; 0x2e
 80092ea:	d10c      	bne.n	8009306 <_vfiprintf_r+0x15a>
 80092ec:	7863      	ldrb	r3, [r4, #1]
 80092ee:	2b2a      	cmp	r3, #42	; 0x2a
 80092f0:	d134      	bne.n	800935c <_vfiprintf_r+0x1b0>
 80092f2:	9b03      	ldr	r3, [sp, #12]
 80092f4:	1d1a      	adds	r2, r3, #4
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	9203      	str	r2, [sp, #12]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	bfb8      	it	lt
 80092fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8009302:	3402      	adds	r4, #2
 8009304:	9305      	str	r3, [sp, #20]
 8009306:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80093dc <_vfiprintf_r+0x230>
 800930a:	7821      	ldrb	r1, [r4, #0]
 800930c:	2203      	movs	r2, #3
 800930e:	4650      	mov	r0, sl
 8009310:	f7f6 ffee 	bl	80002f0 <memchr>
 8009314:	b138      	cbz	r0, 8009326 <_vfiprintf_r+0x17a>
 8009316:	9b04      	ldr	r3, [sp, #16]
 8009318:	eba0 000a 	sub.w	r0, r0, sl
 800931c:	2240      	movs	r2, #64	; 0x40
 800931e:	4082      	lsls	r2, r0
 8009320:	4313      	orrs	r3, r2
 8009322:	3401      	adds	r4, #1
 8009324:	9304      	str	r3, [sp, #16]
 8009326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800932a:	4829      	ldr	r0, [pc, #164]	; (80093d0 <_vfiprintf_r+0x224>)
 800932c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009330:	2206      	movs	r2, #6
 8009332:	f7f6 ffdd 	bl	80002f0 <memchr>
 8009336:	2800      	cmp	r0, #0
 8009338:	d03f      	beq.n	80093ba <_vfiprintf_r+0x20e>
 800933a:	4b26      	ldr	r3, [pc, #152]	; (80093d4 <_vfiprintf_r+0x228>)
 800933c:	bb1b      	cbnz	r3, 8009386 <_vfiprintf_r+0x1da>
 800933e:	9b03      	ldr	r3, [sp, #12]
 8009340:	3307      	adds	r3, #7
 8009342:	f023 0307 	bic.w	r3, r3, #7
 8009346:	3308      	adds	r3, #8
 8009348:	9303      	str	r3, [sp, #12]
 800934a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800934c:	443b      	add	r3, r7
 800934e:	9309      	str	r3, [sp, #36]	; 0x24
 8009350:	e768      	b.n	8009224 <_vfiprintf_r+0x78>
 8009352:	fb0c 3202 	mla	r2, ip, r2, r3
 8009356:	460c      	mov	r4, r1
 8009358:	2001      	movs	r0, #1
 800935a:	e7a6      	b.n	80092aa <_vfiprintf_r+0xfe>
 800935c:	2300      	movs	r3, #0
 800935e:	3401      	adds	r4, #1
 8009360:	9305      	str	r3, [sp, #20]
 8009362:	4619      	mov	r1, r3
 8009364:	f04f 0c0a 	mov.w	ip, #10
 8009368:	4620      	mov	r0, r4
 800936a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800936e:	3a30      	subs	r2, #48	; 0x30
 8009370:	2a09      	cmp	r2, #9
 8009372:	d903      	bls.n	800937c <_vfiprintf_r+0x1d0>
 8009374:	2b00      	cmp	r3, #0
 8009376:	d0c6      	beq.n	8009306 <_vfiprintf_r+0x15a>
 8009378:	9105      	str	r1, [sp, #20]
 800937a:	e7c4      	b.n	8009306 <_vfiprintf_r+0x15a>
 800937c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009380:	4604      	mov	r4, r0
 8009382:	2301      	movs	r3, #1
 8009384:	e7f0      	b.n	8009368 <_vfiprintf_r+0x1bc>
 8009386:	ab03      	add	r3, sp, #12
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	462a      	mov	r2, r5
 800938c:	4b12      	ldr	r3, [pc, #72]	; (80093d8 <_vfiprintf_r+0x22c>)
 800938e:	a904      	add	r1, sp, #16
 8009390:	4630      	mov	r0, r6
 8009392:	f7fd fc41 	bl	8006c18 <_printf_float>
 8009396:	4607      	mov	r7, r0
 8009398:	1c78      	adds	r0, r7, #1
 800939a:	d1d6      	bne.n	800934a <_vfiprintf_r+0x19e>
 800939c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800939e:	07d9      	lsls	r1, r3, #31
 80093a0:	d405      	bmi.n	80093ae <_vfiprintf_r+0x202>
 80093a2:	89ab      	ldrh	r3, [r5, #12]
 80093a4:	059a      	lsls	r2, r3, #22
 80093a6:	d402      	bmi.n	80093ae <_vfiprintf_r+0x202>
 80093a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093aa:	f7fe f983 	bl	80076b4 <__retarget_lock_release_recursive>
 80093ae:	89ab      	ldrh	r3, [r5, #12]
 80093b0:	065b      	lsls	r3, r3, #25
 80093b2:	f53f af1d 	bmi.w	80091f0 <_vfiprintf_r+0x44>
 80093b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093b8:	e71c      	b.n	80091f4 <_vfiprintf_r+0x48>
 80093ba:	ab03      	add	r3, sp, #12
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	462a      	mov	r2, r5
 80093c0:	4b05      	ldr	r3, [pc, #20]	; (80093d8 <_vfiprintf_r+0x22c>)
 80093c2:	a904      	add	r1, sp, #16
 80093c4:	4630      	mov	r0, r6
 80093c6:	f7fd feaf 	bl	8007128 <_printf_i>
 80093ca:	e7e4      	b.n	8009396 <_vfiprintf_r+0x1ea>
 80093cc:	08009934 	.word	0x08009934
 80093d0:	0800993e 	.word	0x0800993e
 80093d4:	08006c19 	.word	0x08006c19
 80093d8:	08009189 	.word	0x08009189
 80093dc:	0800993a 	.word	0x0800993a

080093e0 <__swbuf_r>:
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	460e      	mov	r6, r1
 80093e4:	4614      	mov	r4, r2
 80093e6:	4605      	mov	r5, r0
 80093e8:	b118      	cbz	r0, 80093f2 <__swbuf_r+0x12>
 80093ea:	6a03      	ldr	r3, [r0, #32]
 80093ec:	b90b      	cbnz	r3, 80093f2 <__swbuf_r+0x12>
 80093ee:	f7fe f849 	bl	8007484 <__sinit>
 80093f2:	69a3      	ldr	r3, [r4, #24]
 80093f4:	60a3      	str	r3, [r4, #8]
 80093f6:	89a3      	ldrh	r3, [r4, #12]
 80093f8:	071a      	lsls	r2, r3, #28
 80093fa:	d525      	bpl.n	8009448 <__swbuf_r+0x68>
 80093fc:	6923      	ldr	r3, [r4, #16]
 80093fe:	b31b      	cbz	r3, 8009448 <__swbuf_r+0x68>
 8009400:	6823      	ldr	r3, [r4, #0]
 8009402:	6922      	ldr	r2, [r4, #16]
 8009404:	1a98      	subs	r0, r3, r2
 8009406:	6963      	ldr	r3, [r4, #20]
 8009408:	b2f6      	uxtb	r6, r6
 800940a:	4283      	cmp	r3, r0
 800940c:	4637      	mov	r7, r6
 800940e:	dc04      	bgt.n	800941a <__swbuf_r+0x3a>
 8009410:	4621      	mov	r1, r4
 8009412:	4628      	mov	r0, r5
 8009414:	f7ff fd9e 	bl	8008f54 <_fflush_r>
 8009418:	b9e0      	cbnz	r0, 8009454 <__swbuf_r+0x74>
 800941a:	68a3      	ldr	r3, [r4, #8]
 800941c:	3b01      	subs	r3, #1
 800941e:	60a3      	str	r3, [r4, #8]
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	1c5a      	adds	r2, r3, #1
 8009424:	6022      	str	r2, [r4, #0]
 8009426:	701e      	strb	r6, [r3, #0]
 8009428:	6962      	ldr	r2, [r4, #20]
 800942a:	1c43      	adds	r3, r0, #1
 800942c:	429a      	cmp	r2, r3
 800942e:	d004      	beq.n	800943a <__swbuf_r+0x5a>
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	07db      	lsls	r3, r3, #31
 8009434:	d506      	bpl.n	8009444 <__swbuf_r+0x64>
 8009436:	2e0a      	cmp	r6, #10
 8009438:	d104      	bne.n	8009444 <__swbuf_r+0x64>
 800943a:	4621      	mov	r1, r4
 800943c:	4628      	mov	r0, r5
 800943e:	f7ff fd89 	bl	8008f54 <_fflush_r>
 8009442:	b938      	cbnz	r0, 8009454 <__swbuf_r+0x74>
 8009444:	4638      	mov	r0, r7
 8009446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009448:	4621      	mov	r1, r4
 800944a:	4628      	mov	r0, r5
 800944c:	f000 f806 	bl	800945c <__swsetup_r>
 8009450:	2800      	cmp	r0, #0
 8009452:	d0d5      	beq.n	8009400 <__swbuf_r+0x20>
 8009454:	f04f 37ff 	mov.w	r7, #4294967295
 8009458:	e7f4      	b.n	8009444 <__swbuf_r+0x64>
	...

0800945c <__swsetup_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4b2a      	ldr	r3, [pc, #168]	; (8009508 <__swsetup_r+0xac>)
 8009460:	4605      	mov	r5, r0
 8009462:	6818      	ldr	r0, [r3, #0]
 8009464:	460c      	mov	r4, r1
 8009466:	b118      	cbz	r0, 8009470 <__swsetup_r+0x14>
 8009468:	6a03      	ldr	r3, [r0, #32]
 800946a:	b90b      	cbnz	r3, 8009470 <__swsetup_r+0x14>
 800946c:	f7fe f80a 	bl	8007484 <__sinit>
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009476:	0718      	lsls	r0, r3, #28
 8009478:	d422      	bmi.n	80094c0 <__swsetup_r+0x64>
 800947a:	06d9      	lsls	r1, r3, #27
 800947c:	d407      	bmi.n	800948e <__swsetup_r+0x32>
 800947e:	2309      	movs	r3, #9
 8009480:	602b      	str	r3, [r5, #0]
 8009482:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009486:	81a3      	strh	r3, [r4, #12]
 8009488:	f04f 30ff 	mov.w	r0, #4294967295
 800948c:	e034      	b.n	80094f8 <__swsetup_r+0x9c>
 800948e:	0758      	lsls	r0, r3, #29
 8009490:	d512      	bpl.n	80094b8 <__swsetup_r+0x5c>
 8009492:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009494:	b141      	cbz	r1, 80094a8 <__swsetup_r+0x4c>
 8009496:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800949a:	4299      	cmp	r1, r3
 800949c:	d002      	beq.n	80094a4 <__swsetup_r+0x48>
 800949e:	4628      	mov	r0, r5
 80094a0:	f7fe fefe 	bl	80082a0 <_free_r>
 80094a4:	2300      	movs	r3, #0
 80094a6:	6363      	str	r3, [r4, #52]	; 0x34
 80094a8:	89a3      	ldrh	r3, [r4, #12]
 80094aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80094ae:	81a3      	strh	r3, [r4, #12]
 80094b0:	2300      	movs	r3, #0
 80094b2:	6063      	str	r3, [r4, #4]
 80094b4:	6923      	ldr	r3, [r4, #16]
 80094b6:	6023      	str	r3, [r4, #0]
 80094b8:	89a3      	ldrh	r3, [r4, #12]
 80094ba:	f043 0308 	orr.w	r3, r3, #8
 80094be:	81a3      	strh	r3, [r4, #12]
 80094c0:	6923      	ldr	r3, [r4, #16]
 80094c2:	b94b      	cbnz	r3, 80094d8 <__swsetup_r+0x7c>
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80094ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094ce:	d003      	beq.n	80094d8 <__swsetup_r+0x7c>
 80094d0:	4621      	mov	r1, r4
 80094d2:	4628      	mov	r0, r5
 80094d4:	f000 f884 	bl	80095e0 <__smakebuf_r>
 80094d8:	89a0      	ldrh	r0, [r4, #12]
 80094da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094de:	f010 0301 	ands.w	r3, r0, #1
 80094e2:	d00a      	beq.n	80094fa <__swsetup_r+0x9e>
 80094e4:	2300      	movs	r3, #0
 80094e6:	60a3      	str	r3, [r4, #8]
 80094e8:	6963      	ldr	r3, [r4, #20]
 80094ea:	425b      	negs	r3, r3
 80094ec:	61a3      	str	r3, [r4, #24]
 80094ee:	6923      	ldr	r3, [r4, #16]
 80094f0:	b943      	cbnz	r3, 8009504 <__swsetup_r+0xa8>
 80094f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094f6:	d1c4      	bne.n	8009482 <__swsetup_r+0x26>
 80094f8:	bd38      	pop	{r3, r4, r5, pc}
 80094fa:	0781      	lsls	r1, r0, #30
 80094fc:	bf58      	it	pl
 80094fe:	6963      	ldrpl	r3, [r4, #20]
 8009500:	60a3      	str	r3, [r4, #8]
 8009502:	e7f4      	b.n	80094ee <__swsetup_r+0x92>
 8009504:	2000      	movs	r0, #0
 8009506:	e7f7      	b.n	80094f8 <__swsetup_r+0x9c>
 8009508:	24000068 	.word	0x24000068

0800950c <_raise_r>:
 800950c:	291f      	cmp	r1, #31
 800950e:	b538      	push	{r3, r4, r5, lr}
 8009510:	4604      	mov	r4, r0
 8009512:	460d      	mov	r5, r1
 8009514:	d904      	bls.n	8009520 <_raise_r+0x14>
 8009516:	2316      	movs	r3, #22
 8009518:	6003      	str	r3, [r0, #0]
 800951a:	f04f 30ff 	mov.w	r0, #4294967295
 800951e:	bd38      	pop	{r3, r4, r5, pc}
 8009520:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009522:	b112      	cbz	r2, 800952a <_raise_r+0x1e>
 8009524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009528:	b94b      	cbnz	r3, 800953e <_raise_r+0x32>
 800952a:	4620      	mov	r0, r4
 800952c:	f000 f830 	bl	8009590 <_getpid_r>
 8009530:	462a      	mov	r2, r5
 8009532:	4601      	mov	r1, r0
 8009534:	4620      	mov	r0, r4
 8009536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800953a:	f000 b817 	b.w	800956c <_kill_r>
 800953e:	2b01      	cmp	r3, #1
 8009540:	d00a      	beq.n	8009558 <_raise_r+0x4c>
 8009542:	1c59      	adds	r1, r3, #1
 8009544:	d103      	bne.n	800954e <_raise_r+0x42>
 8009546:	2316      	movs	r3, #22
 8009548:	6003      	str	r3, [r0, #0]
 800954a:	2001      	movs	r0, #1
 800954c:	e7e7      	b.n	800951e <_raise_r+0x12>
 800954e:	2400      	movs	r4, #0
 8009550:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009554:	4628      	mov	r0, r5
 8009556:	4798      	blx	r3
 8009558:	2000      	movs	r0, #0
 800955a:	e7e0      	b.n	800951e <_raise_r+0x12>

0800955c <raise>:
 800955c:	4b02      	ldr	r3, [pc, #8]	; (8009568 <raise+0xc>)
 800955e:	4601      	mov	r1, r0
 8009560:	6818      	ldr	r0, [r3, #0]
 8009562:	f7ff bfd3 	b.w	800950c <_raise_r>
 8009566:	bf00      	nop
 8009568:	24000068 	.word	0x24000068

0800956c <_kill_r>:
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	4d07      	ldr	r5, [pc, #28]	; (800958c <_kill_r+0x20>)
 8009570:	2300      	movs	r3, #0
 8009572:	4604      	mov	r4, r0
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	602b      	str	r3, [r5, #0]
 800957a:	f7f7 fde9 	bl	8001150 <_kill>
 800957e:	1c43      	adds	r3, r0, #1
 8009580:	d102      	bne.n	8009588 <_kill_r+0x1c>
 8009582:	682b      	ldr	r3, [r5, #0]
 8009584:	b103      	cbz	r3, 8009588 <_kill_r+0x1c>
 8009586:	6023      	str	r3, [r4, #0]
 8009588:	bd38      	pop	{r3, r4, r5, pc}
 800958a:	bf00      	nop
 800958c:	240004a0 	.word	0x240004a0

08009590 <_getpid_r>:
 8009590:	f7f7 bdd6 	b.w	8001140 <_getpid>

08009594 <__swhatbuf_r>:
 8009594:	b570      	push	{r4, r5, r6, lr}
 8009596:	460c      	mov	r4, r1
 8009598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959c:	2900      	cmp	r1, #0
 800959e:	b096      	sub	sp, #88	; 0x58
 80095a0:	4615      	mov	r5, r2
 80095a2:	461e      	mov	r6, r3
 80095a4:	da0d      	bge.n	80095c2 <__swhatbuf_r+0x2e>
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80095ac:	f04f 0100 	mov.w	r1, #0
 80095b0:	bf0c      	ite	eq
 80095b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80095b6:	2340      	movne	r3, #64	; 0x40
 80095b8:	2000      	movs	r0, #0
 80095ba:	6031      	str	r1, [r6, #0]
 80095bc:	602b      	str	r3, [r5, #0]
 80095be:	b016      	add	sp, #88	; 0x58
 80095c0:	bd70      	pop	{r4, r5, r6, pc}
 80095c2:	466a      	mov	r2, sp
 80095c4:	f000 f848 	bl	8009658 <_fstat_r>
 80095c8:	2800      	cmp	r0, #0
 80095ca:	dbec      	blt.n	80095a6 <__swhatbuf_r+0x12>
 80095cc:	9901      	ldr	r1, [sp, #4]
 80095ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80095d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80095d6:	4259      	negs	r1, r3
 80095d8:	4159      	adcs	r1, r3
 80095da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095de:	e7eb      	b.n	80095b8 <__swhatbuf_r+0x24>

080095e0 <__smakebuf_r>:
 80095e0:	898b      	ldrh	r3, [r1, #12]
 80095e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095e4:	079d      	lsls	r5, r3, #30
 80095e6:	4606      	mov	r6, r0
 80095e8:	460c      	mov	r4, r1
 80095ea:	d507      	bpl.n	80095fc <__smakebuf_r+0x1c>
 80095ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	6123      	str	r3, [r4, #16]
 80095f4:	2301      	movs	r3, #1
 80095f6:	6163      	str	r3, [r4, #20]
 80095f8:	b002      	add	sp, #8
 80095fa:	bd70      	pop	{r4, r5, r6, pc}
 80095fc:	ab01      	add	r3, sp, #4
 80095fe:	466a      	mov	r2, sp
 8009600:	f7ff ffc8 	bl	8009594 <__swhatbuf_r>
 8009604:	9900      	ldr	r1, [sp, #0]
 8009606:	4605      	mov	r5, r0
 8009608:	4630      	mov	r0, r6
 800960a:	f7fe febd 	bl	8008388 <_malloc_r>
 800960e:	b948      	cbnz	r0, 8009624 <__smakebuf_r+0x44>
 8009610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009614:	059a      	lsls	r2, r3, #22
 8009616:	d4ef      	bmi.n	80095f8 <__smakebuf_r+0x18>
 8009618:	f023 0303 	bic.w	r3, r3, #3
 800961c:	f043 0302 	orr.w	r3, r3, #2
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	e7e3      	b.n	80095ec <__smakebuf_r+0xc>
 8009624:	89a3      	ldrh	r3, [r4, #12]
 8009626:	6020      	str	r0, [r4, #0]
 8009628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800962c:	81a3      	strh	r3, [r4, #12]
 800962e:	9b00      	ldr	r3, [sp, #0]
 8009630:	6163      	str	r3, [r4, #20]
 8009632:	9b01      	ldr	r3, [sp, #4]
 8009634:	6120      	str	r0, [r4, #16]
 8009636:	b15b      	cbz	r3, 8009650 <__smakebuf_r+0x70>
 8009638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800963c:	4630      	mov	r0, r6
 800963e:	f000 f81d 	bl	800967c <_isatty_r>
 8009642:	b128      	cbz	r0, 8009650 <__smakebuf_r+0x70>
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	f023 0303 	bic.w	r3, r3, #3
 800964a:	f043 0301 	orr.w	r3, r3, #1
 800964e:	81a3      	strh	r3, [r4, #12]
 8009650:	89a3      	ldrh	r3, [r4, #12]
 8009652:	431d      	orrs	r5, r3
 8009654:	81a5      	strh	r5, [r4, #12]
 8009656:	e7cf      	b.n	80095f8 <__smakebuf_r+0x18>

08009658 <_fstat_r>:
 8009658:	b538      	push	{r3, r4, r5, lr}
 800965a:	4d07      	ldr	r5, [pc, #28]	; (8009678 <_fstat_r+0x20>)
 800965c:	2300      	movs	r3, #0
 800965e:	4604      	mov	r4, r0
 8009660:	4608      	mov	r0, r1
 8009662:	4611      	mov	r1, r2
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	f7f7 fdd2 	bl	800120e <_fstat>
 800966a:	1c43      	adds	r3, r0, #1
 800966c:	d102      	bne.n	8009674 <_fstat_r+0x1c>
 800966e:	682b      	ldr	r3, [r5, #0]
 8009670:	b103      	cbz	r3, 8009674 <_fstat_r+0x1c>
 8009672:	6023      	str	r3, [r4, #0]
 8009674:	bd38      	pop	{r3, r4, r5, pc}
 8009676:	bf00      	nop
 8009678:	240004a0 	.word	0x240004a0

0800967c <_isatty_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	4d06      	ldr	r5, [pc, #24]	; (8009698 <_isatty_r+0x1c>)
 8009680:	2300      	movs	r3, #0
 8009682:	4604      	mov	r4, r0
 8009684:	4608      	mov	r0, r1
 8009686:	602b      	str	r3, [r5, #0]
 8009688:	f7f7 fdd1 	bl	800122e <_isatty>
 800968c:	1c43      	adds	r3, r0, #1
 800968e:	d102      	bne.n	8009696 <_isatty_r+0x1a>
 8009690:	682b      	ldr	r3, [r5, #0]
 8009692:	b103      	cbz	r3, 8009696 <_isatty_r+0x1a>
 8009694:	6023      	str	r3, [r4, #0]
 8009696:	bd38      	pop	{r3, r4, r5, pc}
 8009698:	240004a0 	.word	0x240004a0

0800969c <_init>:
 800969c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800969e:	bf00      	nop
 80096a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a2:	bc08      	pop	{r3}
 80096a4:	469e      	mov	lr, r3
 80096a6:	4770      	bx	lr

080096a8 <_fini>:
 80096a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096aa:	bf00      	nop
 80096ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ae:	bc08      	pop	{r3}
 80096b0:	469e      	mov	lr, r3
 80096b2:	4770      	bx	lr
