[{"DBLP title": "Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662505", "OA papers": [{"PaperId": "https://openalex.org/W4250195757", "PaperTitle": "Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"]}]}, {"DBLP title": "Scrubbing unit repositioning for fast error repair in FPGAs.", "DBLP authors": ["Gabriel L. Nazar", "Leonardo P. Santos", "Luigi Carro"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662506", "OA papers": [{"PaperId": "https://openalex.org/W4236794678", "PaperTitle": "Scrubbing unit repositioning for fast error repair in FPGAs", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Gabriel L. Nazar", "Leonardo S. Santos", "Luigi Carro"]}]}, {"DBLP title": "Compiled multithreaded data paths on FPGAs for dynamic workloads.", "DBLP authors": ["Robert J. Halstead", "Walid A. Najjar"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662507", "OA papers": [{"PaperId": "https://openalex.org/W4233908922", "PaperTitle": "Compiled multithreaded data paths on FPGAs for dynamic workloads", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Robert J. Halstead", "Walid Najjar"]}]}, {"DBLP title": "Automatic Extraction of pipeline parallelism for embedded heterogeneous multi-core platforms.", "DBLP authors": ["Daniel Cordes", "Michael Engel", "Olaf Neugebauer", "Peter Marwedel"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662508", "OA papers": [{"PaperId": "https://openalex.org/W4232219623", "PaperTitle": "Automatic Extraction of pipeline parallelism for embedded heterogeneous multi-core platforms", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Diana Cordes", "Max Engel", "Olaf Neugebauer", "Peter Marwedel"]}]}, {"DBLP title": "Expandable process networks to efficiently specify and explore task, data, and pipeline parallelism.", "DBLP authors": ["Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662509", "OA papers": [{"PaperId": "https://openalex.org/W4233874371", "PaperTitle": "Expandable process networks to efficiently specify and explore task, data, and pipeline parallelism", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Lars Schor", "Hoeseok Yang", "Luliana Bacivarov", "Lothar Thiele"]}]}, {"DBLP title": "A novel compilation approach for image processing graphs on a many-core platform with explicitly managed memory.", "DBLP authors": ["Thierry Lepley", "Pierre G. Paulin", "Eric Flamand"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662510", "OA papers": [{"PaperId": "https://openalex.org/W4254932161", "PaperTitle": "A novel compilation approach for image processing graphs on a many-core platform with explicitly managed memory", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Thierry Lepley", "Pierre Paulin", "Eric Flamand"]}]}, {"DBLP title": "Exploiting phase inter-dependencies for faster iterative compiler optimization phase order searches.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662511", "OA papers": [{"PaperId": "https://openalex.org/W4232288086", "PaperTitle": "Exploiting phase inter-dependencies for faster iterative compiler optimization phase order searches", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Michael R. Jantz", "Prasad S. Kulkarni"]}]}, {"DBLP title": "Platform-dependent code generation for embedded real-time software.", "DBLP authors": ["BaekGyu Kim", "Linh T. X. Phan", "Oleg Sokolsky", "Insup Lee"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662512", "OA papers": [{"PaperId": "https://openalex.org/W4244735153", "PaperTitle": "Platform-dependent code generation for embedded real-time software", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"California University of Pennsylvania": 4.0}, "Authors": ["BaekGyu Kim", "Linh Thi Xuan Phan", "Oleg Sokolsky", "Lnsup Lee"]}]}, {"DBLP title": "CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors.", "DBLP authors": ["Vasileios Porpodas", "Marcelo Cintra"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662513", "OA papers": [{"PaperId": "https://openalex.org/W4230327065", "PaperTitle": "CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Vasileios Porpodas", "Marcelo Cintra"]}]}, {"DBLP title": "Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator.", "DBLP authors": ["Lovic Gauthier", "Shinya Ueno", "Koji Inoue"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662514", "OA papers": [{"PaperId": "https://openalex.org/W4240402635", "PaperTitle": "Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu University": 3.0}, "Authors": ["Lovic Gauthier", "Shinya Ueno", "Koji Inoue"]}]}, {"DBLP title": "Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662515", "OA papers": [{"PaperId": "https://openalex.org/W4232453610", "PaperTitle": "Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Minimizing code size via page selection optimization on partitioned memory architectures.", "DBLP authors": ["Mengting Yuan", "Chun Jason Xue", "Chen Yong", "Qing'an Li", "Yingchao Zhao"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662516", "OA papers": [{"PaperId": "https://openalex.org/W4245280865", "PaperTitle": "Minimizing code size via page selection optimization on partitioned memory architectures", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yuan Mengting", "Chun Jason Xue", "Chen Yong", "Li Qing'an", "Yingchao Zhao"]}]}, {"DBLP title": "EVA: An efficient vision architecture for mobile systems.", "DBLP authors": ["Jason Clemons", "Andrea Pellegrini", "Silvio Savarese", "Todd M. Austin"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662517", "OA papers": [{"PaperId": "https://openalex.org/W4243586316", "PaperTitle": "EVA: An efficient vision architecture for mobile systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Jason Clemons", "Andrea Pellegrini", "Silvio Savarese", "Todd Austin"]}]}, {"DBLP title": "Hardware acceleration for programs in SSA form.", "DBLP authors": ["Manuel Mohr", "Artjom Grudnitsky", "Tobias Modschiedler", "Lars Bauer", "Sebastian Hack", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662518", "OA papers": [{"PaperId": "https://openalex.org/W4237608735", "PaperTitle": "Hardware acceleration for programs in SSA form", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Michael Mohr", "Artjom Grudnitsky", "Tobias Modschiedler", "Ludwig Bauer", "Sarah Hack", "Jorg Henkel"]}]}, {"DBLP title": "Power-performance modeling on asymmetric multi-cores.", "DBLP authors": ["Mihai Pricopi", "Thannirmalai Somu Muthukaruppan", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662519", "OA papers": [{"PaperId": "https://openalex.org/W4244536239", "PaperTitle": "Power-performance modeling on asymmetric multi-cores", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["Mihai Pricopi", "Thannirmalai Somu Muthukaruppan", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"]}]}, {"DBLP title": "Bitcoin and the age of Bespoke Silicon.", "DBLP authors": ["Michael Bedford Taylor"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662520", "OA papers": [{"PaperId": "https://openalex.org/W4214860385", "PaperTitle": "Bitcoin and the age of Bespoke Silicon", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Michael D. Taylor"]}]}, {"DBLP title": "Dynamic hardware specialization-using moore's bounty without burning the chip down.", "DBLP authors": ["Karthikeyan Sankaralingam"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662522", "OA papers": [{"PaperId": "https://openalex.org/W4238420011", "PaperTitle": "Dynamic hardware specialization-using moore's bounty without burning the chip down", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Karthikeyan Sankaralingam"]}]}, {"DBLP title": "From software to accelerators with LegUp high-level synthesis.", "DBLP authors": ["Andrew Canis", "Jongsok Choi", "Blair Fort", "Ruolong Lian", "Qijing Huang", "Nazanin Calagar", "Marcel Gort", "Jia Jun Qin", "Mark Aldham", "Tomasz S. Czajkowski", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662524", "OA papers": [{"PaperId": "https://openalex.org/W4233718422", "PaperTitle": "From software to accelerators with LegUp high-level synthesis", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Toronto": 12.0}, "Authors": ["Andrew Canis", "Jongsok Choi", "Blair Fort", "Ruolong Lian", "Qijing Huang", "Nazanin Calagar", "Marcel Gort", "Jia Jun Qin", "Mark Aldham", "Tomasz Czajkowski", "Stephen J. Brown", "Jason H. Anderson"]}]}, {"DBLP title": "Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator.", "DBLP authors": ["Jiunn-Yeu Chen", "Bor-Yeh Shen", "Quan-Huei Ou", "Wuu Yang", "Wei-Chung Hsu"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662525", "OA papers": [{"PaperId": "https://openalex.org/W4238654116", "PaperTitle": "Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0}, "Authors": ["Jiunn-Yeu Chen", "Bor-Yeh Shen", "Quan-Huei Ou", "Wuu Yang", "Wei-Chung Hsu"]}]}, {"DBLP title": "ILPc: A novel approach for scalable timing analysis of synchronous programs.", "DBLP authors": ["Jia Jie Wang", "Partha S. Roop", "Sidharta Andalam"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662526", "OA papers": [{"PaperId": "https://openalex.org/W4233353136", "PaperTitle": "ILP<sub>c</sub>: A novel approach for scalable timing analysis of synchronous programs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Auckland": 2.0, "CREATe Centre": 1.0}, "Authors": ["Jia Wang", "Partha S. Roop", "Sidharta Andalam"]}]}, {"DBLP title": "SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems.", "DBLP authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662527", "OA papers": [{"PaperId": "https://openalex.org/W4248275050", "PaperTitle": "SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (India)": 1.0, "Indian Institute of Technology Delhi": 1.0}, "Authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation.", "DBLP authors": ["Hao Chen", "Chengmo Yang"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662528", "OA papers": [{"PaperId": "https://openalex.org/W4254385670", "PaperTitle": "Fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Hao Chen", "Chengmo Yang"]}]}, {"DBLP title": "Global property violation detection and diagnosis for wireless sensor networks.", "DBLP authors": ["Man Wang", "Zhiyuan Li"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662529", "OA papers": [{"PaperId": "https://openalex.org/W4252207581", "PaperTitle": "Global property violation detection and diagnosis for wireless sensor networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Man Ping Wang", "Zhi-Yuan Li"]}]}, {"DBLP title": "An efficient run-time encryption scheme for non-volatile main memory.", "DBLP authors": ["Xian Zhang", "Chao Zhang", "Guangyu Sun", "Jia Di", "Tao Zhang"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662530", "OA papers": [{"PaperId": "https://openalex.org/W4255358864", "PaperTitle": "An efficient run-time encryption scheme for non-volatile main memory", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Xian Zhang", "Chao Zhang", "Guangyu Sun", "Jia Di", "Tao Zhang"]}]}, {"DBLP title": "Tutorial: Methodologies and tools for embedded multisensory systems based on ARM cortex M processors.", "DBLP authors": ["Zeljko Zilic"], "year": 2013, "doi": "https://doi.org/10.1109/CASES.2013.6662504", "OA papers": [{"PaperId": "https://openalex.org/W2006927922", "PaperTitle": "Tutorial: Methodologies and tools for embedded multisensory systems based on ARM cortex M processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 1.0}, "Authors": ["Zeljko Zilic"]}]}]