
deltrex_902A_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023f0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080024fc  080024fc  000124fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002588  08002588  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002588  08002588  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002588  08002588  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002588  08002588  00012588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800258c  0800258c  0001258c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002590  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000070  08002600  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08002600  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079dc  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001698  00000000  00000000  00027a75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000690  00000000  00000000  00029110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000608  00000000  00000000  000297a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017de9  00000000  00000000  00029da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000704e  00000000  00000000  00041b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ed2  00000000  00000000  00048bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ccab1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ef0  00000000  00000000  000ccb04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080024e4 	.word	0x080024e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080024e4 	.word	0x080024e4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fbd1 	bl	80008f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f833 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f89d 	bl	8000298 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015e:	f000 f871 	bl	8000244 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	RetargetInit(&huart2);
 8000162:	4816      	ldr	r0, [pc, #88]	; (80001bc <main+0x70>)
 8000164:	f000 fa16 	bl	8000594 <RetargetInit>
	bool door_1_unlocked = true;
 8000168:	2301      	movs	r3, #1
 800016a:	71fb      	strb	r3, [r7, #7]
	bool door_2_unlocked = true;
 800016c:	2301      	movs	r3, #1
 800016e:	71bb      	strb	r3, [r7, #6]
	bool waiting_on_ptl_release = false;
 8000170:	2300      	movs	r3, #0
 8000172:	717b      	strb	r3, [r7, #5]
	bool waiting_on_emergency_release = false;
 8000174:	2300      	movs	r3, #0
 8000176:	713b      	strb	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	is_pushed_to_lock_pressed(&door_1_unlocked, &door_2_unlocked, &waiting_on_ptl_release);
 8000178:	1d7a      	adds	r2, r7, #5
 800017a:	1db9      	adds	r1, r7, #6
 800017c:	1dfb      	adds	r3, r7, #7
 800017e:	4618      	mov	r0, r3
 8000180:	f000 f908 	bl	8000394 <is_pushed_to_lock_pressed>
  	is_emergency_pressed(&door_1_unlocked, &door_2_unlocked, &waiting_on_emergency_release);
 8000184:	1d3a      	adds	r2, r7, #4
 8000186:	1db9      	adds	r1, r7, #6
 8000188:	1dfb      	adds	r3, r7, #7
 800018a:	4618      	mov	r0, r3
 800018c:	f000 f932 	bl	80003f4 <is_emergency_pressed>
  	check_door_1_status(&door_1_unlocked, &door_2_unlocked);
 8000190:	1dba      	adds	r2, r7, #6
 8000192:	1dfb      	adds	r3, r7, #7
 8000194:	4611      	mov	r1, r2
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f95c 	bl	8000454 <check_door_1_status>
		update_door_1_leds(&door_1_unlocked);
 800019c:	1dfb      	adds	r3, r7, #7
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 f97c 	bl	800049c <update_door_1_leds>
		check_door_2_status(&door_1_unlocked, &door_2_unlocked);
 80001a4:	1dba      	adds	r2, r7, #6
 80001a6:	1dfb      	adds	r3, r7, #7
 80001a8:	4611      	mov	r1, r2
 80001aa:	4618      	mov	r0, r3
 80001ac:	f000 f99e 	bl	80004ec <check_door_2_status>
		update_door_2_leds(&door_2_unlocked);
 80001b0:	1dbb      	adds	r3, r7, #6
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 f9c0 	bl	8000538 <update_door_2_leds>
  	is_pushed_to_lock_pressed(&door_1_unlocked, &door_2_unlocked, &waiting_on_ptl_release);
 80001b8:	e7de      	b.n	8000178 <main+0x2c>
 80001ba:	bf00      	nop
 80001bc:	20000098 	.word	0x20000098

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b090      	sub	sp, #64	; 0x40
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	2228      	movs	r2, #40	; 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 fd76 	bl	8001cc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e2:	2302      	movs	r3, #2
 80001e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e6:	2301      	movs	r3, #1
 80001e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ea:	2310      	movs	r3, #16
 80001ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ee:	2302      	movs	r3, #2
 80001f0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001f2:	2300      	movs	r3, #0
 80001f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001f6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001fc:	f107 0318 	add.w	r3, r7, #24
 8000200:	4618      	mov	r0, r3
 8000202:	f000 febf 	bl	8000f84 <HAL_RCC_OscConfig>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800020c:	f000 f9bc 	bl	8000588 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000210:	230f      	movs	r3, #15
 8000212:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000214:	2302      	movs	r3, #2
 8000216:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800021c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000220:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	2102      	movs	r1, #2
 800022a:	4618      	mov	r0, r3
 800022c:	f001 f92a 	bl	8001484 <HAL_RCC_ClockConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000236:	f000 f9a7 	bl	8000588 <Error_Handler>
  }
}
 800023a:	bf00      	nop
 800023c:	3740      	adds	r7, #64	; 0x40
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
	...

08000244 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000248:	4b11      	ldr	r3, [pc, #68]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 800024a:	4a12      	ldr	r2, [pc, #72]	; (8000294 <MX_USART2_UART_Init+0x50>)
 800024c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800024e:	4b10      	ldr	r3, [pc, #64]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 8000250:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000254:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000256:	4b0e      	ldr	r3, [pc, #56]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 8000258:	2200      	movs	r2, #0
 800025a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 800025e:	2200      	movs	r2, #0
 8000260:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000262:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 8000264:	2200      	movs	r2, #0
 8000266:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000268:	4b09      	ldr	r3, [pc, #36]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 800026a:	220c      	movs	r2, #12
 800026c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800026e:	4b08      	ldr	r3, [pc, #32]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 8000270:	2200      	movs	r2, #0
 8000272:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000274:	4b06      	ldr	r3, [pc, #24]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 8000276:	2200      	movs	r2, #0
 8000278:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800027a:	4805      	ldr	r0, [pc, #20]	; (8000290 <MX_USART2_UART_Init+0x4c>)
 800027c:	f001 fa9c 	bl	80017b8 <HAL_UART_Init>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000286:	f000 f97f 	bl	8000588 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	20000098 	.word	0x20000098
 8000294:	40004400 	.word	0x40004400

08000298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b088      	sub	sp, #32
 800029c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0310 	add.w	r3, r7, #16
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002ac:	4b35      	ldr	r3, [pc, #212]	; (8000384 <MX_GPIO_Init+0xec>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a34      	ldr	r2, [pc, #208]	; (8000384 <MX_GPIO_Init+0xec>)
 80002b2:	f043 0310 	orr.w	r3, r3, #16
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b32      	ldr	r3, [pc, #200]	; (8000384 <MX_GPIO_Init+0xec>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0310 	and.w	r3, r3, #16
 80002c0:	60fb      	str	r3, [r7, #12]
 80002c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002c4:	4b2f      	ldr	r3, [pc, #188]	; (8000384 <MX_GPIO_Init+0xec>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a2e      	ldr	r2, [pc, #184]	; (8000384 <MX_GPIO_Init+0xec>)
 80002ca:	f043 0320 	orr.w	r3, r3, #32
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b2c      	ldr	r3, [pc, #176]	; (8000384 <MX_GPIO_Init+0xec>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0320 	and.w	r3, r3, #32
 80002d8:	60bb      	str	r3, [r7, #8]
 80002da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002dc:	4b29      	ldr	r3, [pc, #164]	; (8000384 <MX_GPIO_Init+0xec>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a28      	ldr	r2, [pc, #160]	; (8000384 <MX_GPIO_Init+0xec>)
 80002e2:	f043 0304 	orr.w	r3, r3, #4
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b26      	ldr	r3, [pc, #152]	; (8000384 <MX_GPIO_Init+0xec>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0304 	and.w	r3, r3, #4
 80002f0:	607b      	str	r3, [r7, #4]
 80002f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002f4:	4b23      	ldr	r3, [pc, #140]	; (8000384 <MX_GPIO_Init+0xec>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a22      	ldr	r2, [pc, #136]	; (8000384 <MX_GPIO_Init+0xec>)
 80002fa:	f043 0308 	orr.w	r3, r3, #8
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b20      	ldr	r3, [pc, #128]	; (8000384 <MX_GPIO_Init+0xec>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0308 	and.w	r3, r3, #8
 8000308:	603b      	str	r3, [r7, #0]
 800030a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 8000312:	481d      	ldr	r0, [pc, #116]	; (8000388 <MX_GPIO_Init+0xf0>)
 8000314:	f000 fdfb 	bl	8000f0e <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000318:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800031c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800031e:	4b1b      	ldr	r3, [pc, #108]	; (800038c <MX_GPIO_Init+0xf4>)
 8000320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000322:	2300      	movs	r3, #0
 8000324:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000326:	f107 0310 	add.w	r3, r7, #16
 800032a:	4619      	mov	r1, r3
 800032c:	4818      	ldr	r0, [pc, #96]	; (8000390 <MX_GPIO_Init+0xf8>)
 800032e:	f000 fc53 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000332:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 8000336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000338:	2300      	movs	r3, #0
 800033a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800033c:	2301      	movs	r3, #1
 800033e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000340:	f107 0310 	add.w	r3, r7, #16
 8000344:	4619      	mov	r1, r3
 8000346:	4810      	ldr	r0, [pc, #64]	; (8000388 <MX_GPIO_Init+0xf0>)
 8000348:	f000 fc46 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800034c:	f44f 53f1 	mov.w	r3, #7712	; 0x1e20
 8000350:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000352:	2301      	movs	r3, #1
 8000354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000356:	2300      	movs	r3, #0
 8000358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035a:	2302      	movs	r3, #2
 800035c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035e:	f107 0310 	add.w	r3, r7, #16
 8000362:	4619      	mov	r1, r3
 8000364:	4808      	ldr	r0, [pc, #32]	; (8000388 <MX_GPIO_Init+0xf0>)
 8000366:	f000 fc37 	bl	8000bd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	2100      	movs	r1, #0
 800036e:	2028      	movs	r0, #40	; 0x28
 8000370:	f000 fbfb 	bl	8000b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000374:	2028      	movs	r0, #40	; 0x28
 8000376:	f000 fc14 	bl	8000ba2 <HAL_NVIC_EnableIRQ>

}
 800037a:	bf00      	nop
 800037c:	3720      	adds	r7, #32
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	40010800 	.word	0x40010800
 800038c:	10110000 	.word	0x10110000
 8000390:	40011000 	.word	0x40011000

08000394 <is_pushed_to_lock_pressed>:

/* USER CODE BEGIN 4 */
void is_pushed_to_lock_pressed(bool *door_1_unlocked_ptr, bool *door_2_unlocked_ptr, bool *waiting_on_ptl_release_ptr)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b086      	sub	sp, #24
 8000398:	af00      	add	r7, sp, #0
 800039a:	60f8      	str	r0, [r7, #12]
 800039c:	60b9      	str	r1, [r7, #8]
 800039e:	607a      	str	r2, [r7, #4]
	bool pressed_down = HAL_GPIO_ReadPin(GPIOA, PUSH_TO_LOCK) == 0;
 80003a0:	2140      	movs	r1, #64	; 0x40
 80003a2:	4813      	ldr	r0, [pc, #76]	; (80003f0 <is_pushed_to_lock_pressed+0x5c>)
 80003a4:	f000 fd9c 	bl	8000ee0 <HAL_GPIO_ReadPin>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	bf0c      	ite	eq
 80003ae:	2301      	moveq	r3, #1
 80003b0:	2300      	movne	r3, #0
 80003b2:	75fb      	strb	r3, [r7, #23]

	if (!pressed_down && *waiting_on_ptl_release_ptr) {
 80003b4:	7dfb      	ldrb	r3, [r7, #23]
 80003b6:	f083 0301 	eor.w	r3, r3, #1
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d00d      	beq.n	80003dc <is_pushed_to_lock_pressed+0x48>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d009      	beq.n	80003dc <is_pushed_to_lock_pressed+0x48>
		*door_1_unlocked_ptr = false;
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	2200      	movs	r2, #0
 80003cc:	701a      	strb	r2, [r3, #0]
		*door_2_unlocked_ptr = false;
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	2200      	movs	r2, #0
 80003d2:	701a      	strb	r2, [r3, #0]
		*waiting_on_ptl_release_ptr = false;
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	2200      	movs	r2, #0
 80003d8:	701a      	strb	r2, [r3, #0]
	} else if (pressed_down) {
		*waiting_on_ptl_release_ptr = true;
	}
}
 80003da:	e005      	b.n	80003e8 <is_pushed_to_lock_pressed+0x54>
	} else if (pressed_down) {
 80003dc:	7dfb      	ldrb	r3, [r7, #23]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d002      	beq.n	80003e8 <is_pushed_to_lock_pressed+0x54>
		*waiting_on_ptl_release_ptr = true;
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	2201      	movs	r2, #1
 80003e6:	701a      	strb	r2, [r3, #0]
}
 80003e8:	bf00      	nop
 80003ea:	3718      	adds	r7, #24
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	40010800 	.word	0x40010800

080003f4 <is_emergency_pressed>:

void is_emergency_pressed(bool *door_1_unlocked_ptr, bool *door_2_unlocked_ptr, bool *waiting_on_emergency_release_ptr)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b086      	sub	sp, #24
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	60f8      	str	r0, [r7, #12]
 80003fc:	60b9      	str	r1, [r7, #8]
 80003fe:	607a      	str	r2, [r7, #4]
	bool pressed_down = HAL_GPIO_ReadPin(GPIOA, EMERGENCY) == 0;
 8000400:	2110      	movs	r1, #16
 8000402:	4813      	ldr	r0, [pc, #76]	; (8000450 <is_emergency_pressed+0x5c>)
 8000404:	f000 fd6c 	bl	8000ee0 <HAL_GPIO_ReadPin>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	bf0c      	ite	eq
 800040e:	2301      	moveq	r3, #1
 8000410:	2300      	movne	r3, #0
 8000412:	75fb      	strb	r3, [r7, #23]

	if (!pressed_down && *waiting_on_emergency_release_ptr) {
 8000414:	7dfb      	ldrb	r3, [r7, #23]
 8000416:	f083 0301 	eor.w	r3, r3, #1
 800041a:	b2db      	uxtb	r3, r3
 800041c:	2b00      	cmp	r3, #0
 800041e:	d00d      	beq.n	800043c <is_emergency_pressed+0x48>
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d009      	beq.n	800043c <is_emergency_pressed+0x48>
		*door_1_unlocked_ptr = true;
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2201      	movs	r2, #1
 800042c:	701a      	strb	r2, [r3, #0]
		*door_2_unlocked_ptr = true;
 800042e:	68bb      	ldr	r3, [r7, #8]
 8000430:	2201      	movs	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]
		*waiting_on_emergency_release_ptr = false;
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	2200      	movs	r2, #0
 8000438:	701a      	strb	r2, [r3, #0]
	} else if (pressed_down) {
		*waiting_on_emergency_release_ptr = true;
	}
}
 800043a:	e005      	b.n	8000448 <is_emergency_pressed+0x54>
	} else if (pressed_down) {
 800043c:	7dfb      	ldrb	r3, [r7, #23]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d002      	beq.n	8000448 <is_emergency_pressed+0x54>
		*waiting_on_emergency_release_ptr = true;
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	2201      	movs	r2, #1
 8000446:	701a      	strb	r2, [r3, #0]
}
 8000448:	bf00      	nop
 800044a:	3718      	adds	r7, #24
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40010800 	.word	0x40010800

08000454 <check_door_1_status>:

void check_door_1_status(bool *door_1_unlocked_ptr, bool *door_2_unlocked_ptr)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
	bool door_1_opened = HAL_GPIO_ReadPin(GPIOA, DOOR_1_SWITCH) == 0;
 800045e:	2180      	movs	r1, #128	; 0x80
 8000460:	480d      	ldr	r0, [pc, #52]	; (8000498 <check_door_1_status+0x44>)
 8000462:	f000 fd3d 	bl	8000ee0 <HAL_GPIO_ReadPin>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	bf0c      	ite	eq
 800046c:	2301      	moveq	r3, #1
 800046e:	2300      	movne	r3, #0
 8000470:	73fb      	strb	r3, [r7, #15]

	/* Check if door 1 is unlocked. */
	if (*door_1_unlocked_ptr) {
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d00a      	beq.n	8000490 <check_door_1_status+0x3c>
		/* Check if door 1 is opened. If so, lock door 2. */
		if (door_1_opened) {
 800047a:	7bfb      	ldrb	r3, [r7, #15]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d003      	beq.n	8000488 <check_door_1_status+0x34>
			*door_2_unlocked_ptr = false;
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	2200      	movs	r2, #0
 8000484:	701a      	strb	r2, [r3, #0]
		} else {
			*door_2_unlocked_ptr = true;
		}
	}

	return;
 8000486:	e003      	b.n	8000490 <check_door_1_status+0x3c>
			*door_2_unlocked_ptr = true;
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	2201      	movs	r2, #1
 800048c:	701a      	strb	r2, [r3, #0]
	return;
 800048e:	bf00      	nop
 8000490:	bf00      	nop
}
 8000492:	3710      	adds	r7, #16
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	40010800 	.word	0x40010800

0800049c <update_door_1_leds>:

void update_door_1_leds(bool *door_1_unlocked_ptr)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	if (*door_1_unlocked_ptr) {
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d00c      	beq.n	80004c6 <update_door_1_leds+0x2a>
		HAL_GPIO_WritePin(GPIOA, DOOR_1_RED_LED, 0);
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b2:	480d      	ldr	r0, [pc, #52]	; (80004e8 <update_door_1_leds+0x4c>)
 80004b4:	f000 fd2b 	bl	8000f0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, DOOR_1_GREEN_LED, 1);
 80004b8:	2201      	movs	r2, #1
 80004ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004be:	480a      	ldr	r0, [pc, #40]	; (80004e8 <update_door_1_leds+0x4c>)
 80004c0:	f000 fd25 	bl	8000f0e <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOA, DOOR_1_RED_LED, 1);
		HAL_GPIO_WritePin(GPIOA, DOOR_1_GREEN_LED, 0);
	}
	return;
 80004c4:	e00c      	b.n	80004e0 <update_door_1_leds+0x44>
		HAL_GPIO_WritePin(GPIOA, DOOR_1_RED_LED, 1);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004cc:	4806      	ldr	r0, [pc, #24]	; (80004e8 <update_door_1_leds+0x4c>)
 80004ce:	f000 fd1e 	bl	8000f0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, DOOR_1_GREEN_LED, 0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004d8:	4803      	ldr	r0, [pc, #12]	; (80004e8 <update_door_1_leds+0x4c>)
 80004da:	f000 fd18 	bl	8000f0e <HAL_GPIO_WritePin>
	return;
 80004de:	bf00      	nop
}
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40010800 	.word	0x40010800

080004ec <check_door_2_status>:

void check_door_2_status(bool *door_1_unlocked_ptr, bool *door_2_unlocked_ptr)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
	bool door_2_opened = HAL_GPIO_ReadPin(GPIOA, DOOR_2_SWITCH) == 0;
 80004f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004fa:	480e      	ldr	r0, [pc, #56]	; (8000534 <check_door_2_status+0x48>)
 80004fc:	f000 fcf0 	bl	8000ee0 <HAL_GPIO_ReadPin>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	bf0c      	ite	eq
 8000506:	2301      	moveq	r3, #1
 8000508:	2300      	movne	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]

	/* Check if door 2 is unlocked. */
	if (*door_2_unlocked_ptr) {
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d00a      	beq.n	800052a <check_door_2_status+0x3e>
		/* Check if door 2 is opened. If so, lock door 1. */
		if (door_2_opened) {
 8000514:	7bfb      	ldrb	r3, [r7, #15]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d003      	beq.n	8000522 <check_door_2_status+0x36>
			*door_1_unlocked_ptr = false;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]
		} else {
			*door_1_unlocked_ptr = true;
		}
	}
	return;
 8000520:	e003      	b.n	800052a <check_door_2_status+0x3e>
			*door_1_unlocked_ptr = true;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2201      	movs	r2, #1
 8000526:	701a      	strb	r2, [r3, #0]
	return;
 8000528:	bf00      	nop
 800052a:	bf00      	nop
}
 800052c:	3710      	adds	r7, #16
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40010800 	.word	0x40010800

08000538 <update_door_2_leds>:

void update_door_2_leds(bool *door_2_unlocked_ptr)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	if (*door_2_unlocked_ptr) {
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d00c      	beq.n	8000562 <update_door_2_leds+0x2a>
		HAL_GPIO_WritePin(GPIOA, DOOR_2_RED_LED, 0);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800054e:	480d      	ldr	r0, [pc, #52]	; (8000584 <update_door_2_leds+0x4c>)
 8000550:	f000 fcdd 	bl	8000f0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, DOOR_2_GREEN_LED, 1);
 8000554:	2201      	movs	r2, #1
 8000556:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800055a:	480a      	ldr	r0, [pc, #40]	; (8000584 <update_door_2_leds+0x4c>)
 800055c:	f000 fcd7 	bl	8000f0e <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOA, DOOR_2_RED_LED, 1);
		HAL_GPIO_WritePin(GPIOA, DOOR_2_GREEN_LED, 0);
	}
	return;
 8000560:	e00c      	b.n	800057c <update_door_2_leds+0x44>
		HAL_GPIO_WritePin(GPIOA, DOOR_2_RED_LED, 1);
 8000562:	2201      	movs	r2, #1
 8000564:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000568:	4806      	ldr	r0, [pc, #24]	; (8000584 <update_door_2_leds+0x4c>)
 800056a:	f000 fcd0 	bl	8000f0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, DOOR_2_GREEN_LED, 0);
 800056e:	2200      	movs	r2, #0
 8000570:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000574:	4803      	ldr	r0, [pc, #12]	; (8000584 <update_door_2_leds+0x4c>)
 8000576:	f000 fcca 	bl	8000f0e <HAL_GPIO_WritePin>
	return;
 800057a:	bf00      	nop
}
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	40010800 	.word	0x40010800

08000588 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800058c:	b672      	cpsid	i
}
 800058e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000590:	e7fe      	b.n	8000590 <Error_Handler+0x8>
	...

08000594 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800059c:	4a07      	ldr	r2, [pc, #28]	; (80005bc <RetargetInit+0x28>)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80005a2:	4b07      	ldr	r3, [pc, #28]	; (80005c0 <RetargetInit+0x2c>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	6898      	ldr	r0, [r3, #8]
 80005a8:	2300      	movs	r3, #0
 80005aa:	2202      	movs	r2, #2
 80005ac:	2100      	movs	r1, #0
 80005ae:	f001 fb8f 	bl	8001cd0 <setvbuf>
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	200000dc 	.word	0x200000dc
 80005c0:	2000000c 	.word	0x2000000c

080005c4 <_write>:

  errno = EBADF;
  return 0;
}

int _write(int fd, char* ptr, int len) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d002      	beq.n	80005dc <_write+0x18>
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	2b02      	cmp	r3, #2
 80005da:	d111      	bne.n	8000600 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005dc:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <_write+0x54>)
 80005de:	6818      	ldr	r0, [r3, #0]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	b29a      	uxth	r2, r3
 80005e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	f001 f932 	bl	8001852 <HAL_UART_Transmit>
 80005ee:	4603      	mov	r3, r0
 80005f0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d101      	bne.n	80005fc <_write+0x38>
      return len;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	e008      	b.n	800060e <_write+0x4a>
    else
      return EIO;
 80005fc:	2305      	movs	r3, #5
 80005fe:	e006      	b.n	800060e <_write+0x4a>
  }
  errno = EBADF;
 8000600:	f001 fb34 	bl	8001c6c <__errno>
 8000604:	4603      	mov	r3, r0
 8000606:	2209      	movs	r2, #9
 8000608:	601a      	str	r2, [r3, #0]
  return -1;
 800060a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800060e:	4618      	mov	r0, r3
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200000dc 	.word	0x200000dc

0800061c <_close>:

int _close(int fd) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2b00      	cmp	r3, #0
 8000628:	db04      	blt.n	8000634 <_close+0x18>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b02      	cmp	r3, #2
 800062e:	dc01      	bgt.n	8000634 <_close+0x18>
    return 0;
 8000630:	2300      	movs	r3, #0
 8000632:	e006      	b.n	8000642 <_close+0x26>

  errno = EBADF;
 8000634:	f001 fb1a 	bl	8001c6c <__errno>
 8000638:	4603      	mov	r3, r0
 800063a:	2209      	movs	r2, #9
 800063c:	601a      	str	r2, [r3, #0]
  return -1;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000642:	4618      	mov	r0, r3
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800064a:	b580      	push	{r7, lr}
 800064c:	b084      	sub	sp, #16
 800064e:	af00      	add	r7, sp, #0
 8000650:	60f8      	str	r0, [r7, #12]
 8000652:	60b9      	str	r1, [r7, #8]
 8000654:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000656:	f001 fb09 	bl	8001c6c <__errno>
 800065a:	4603      	mov	r3, r0
 800065c:	2209      	movs	r2, #9
 800065e:	601a      	str	r2, [r3, #0]
  return -1;
 8000660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000664:	4618      	mov	r0, r3
 8000666:	3710      	adds	r7, #16
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <_read>:

int _read(int fd, char* ptr, int len) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d110      	bne.n	80006a0 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <_read+0x4c>)
 8000680:	6818      	ldr	r0, [r3, #0]
 8000682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000686:	2201      	movs	r2, #1
 8000688:	68b9      	ldr	r1, [r7, #8]
 800068a:	f001 f974 	bl	8001976 <HAL_UART_Receive>
 800068e:	4603      	mov	r3, r0
 8000690:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000692:	7dfb      	ldrb	r3, [r7, #23]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d101      	bne.n	800069c <_read+0x30>
      return 1;
 8000698:	2301      	movs	r3, #1
 800069a:	e008      	b.n	80006ae <_read+0x42>
    else
      return EIO;
 800069c:	2305      	movs	r3, #5
 800069e:	e006      	b.n	80006ae <_read+0x42>
  }
  errno = EBADF;
 80006a0:	f001 fae4 	bl	8001c6c <__errno>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2209      	movs	r2, #9
 80006a8:	601a      	str	r2, [r3, #0]
  return -1;
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200000dc 	.word	0x200000dc

080006bc <_fstat>:

int _fstat(int fd, struct stat* st) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	db08      	blt.n	80006de <_fstat+0x22>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	dc05      	bgt.n	80006de <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006d8:	605a      	str	r2, [r3, #4]
    return 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	e005      	b.n	80006ea <_fstat+0x2e>
  }

  errno = EBADF;
 80006de:	f001 fac5 	bl	8001c6c <__errno>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2209      	movs	r2, #9
 80006e6:	601a      	str	r2, [r3, #0]
  return 0;
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006fa:	4b15      	ldr	r3, [pc, #84]	; (8000750 <HAL_MspInit+0x5c>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	4a14      	ldr	r2, [pc, #80]	; (8000750 <HAL_MspInit+0x5c>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6193      	str	r3, [r2, #24]
 8000706:	4b12      	ldr	r3, [pc, #72]	; (8000750 <HAL_MspInit+0x5c>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <HAL_MspInit+0x5c>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	4a0e      	ldr	r2, [pc, #56]	; (8000750 <HAL_MspInit+0x5c>)
 8000718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071c:	61d3      	str	r3, [r2, #28]
 800071e:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <HAL_MspInit+0x5c>)
 8000720:	69db      	ldr	r3, [r3, #28]
 8000722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <HAL_MspInit+0x60>)
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	4a04      	ldr	r2, [pc, #16]	; (8000754 <HAL_MspInit+0x60>)
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000746:	bf00      	nop
 8000748:	3714      	adds	r7, #20
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr
 8000750:	40021000 	.word	0x40021000
 8000754:	40010000 	.word	0x40010000

08000758 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b088      	sub	sp, #32
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000760:	f107 0310 	add.w	r3, r7, #16
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a15      	ldr	r2, [pc, #84]	; (80007c8 <HAL_UART_MspInit+0x70>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d123      	bne.n	80007c0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000778:	4b14      	ldr	r3, [pc, #80]	; (80007cc <HAL_UART_MspInit+0x74>)
 800077a:	69db      	ldr	r3, [r3, #28]
 800077c:	4a13      	ldr	r2, [pc, #76]	; (80007cc <HAL_UART_MspInit+0x74>)
 800077e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000782:	61d3      	str	r3, [r2, #28]
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <HAL_UART_MspInit+0x74>)
 8000786:	69db      	ldr	r3, [r3, #28]
 8000788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000790:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <HAL_UART_MspInit+0x74>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4a0d      	ldr	r2, [pc, #52]	; (80007cc <HAL_UART_MspInit+0x74>)
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	6193      	str	r3, [r2, #24]
 800079c:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <HAL_UART_MspInit+0x74>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007a8:	230c      	movs	r3, #12
 80007aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	2302      	movs	r3, #2
 80007ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	2302      	movs	r3, #2
 80007b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b4:	f107 0310 	add.w	r3, r7, #16
 80007b8:	4619      	mov	r1, r3
 80007ba:	4805      	ldr	r0, [pc, #20]	; (80007d0 <HAL_UART_MspInit+0x78>)
 80007bc:	f000 fa0c 	bl	8000bd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007c0:	bf00      	nop
 80007c2:	3720      	adds	r7, #32
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40004400 	.word	0x40004400
 80007cc:	40021000 	.word	0x40021000
 80007d0:	40010800 	.word	0x40010800

080007d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <NMI_Handler+0x4>

080007da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007da:	b480      	push	{r7}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007de:	e7fe      	b.n	80007de <HardFault_Handler+0x4>

080007e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <MemManage_Handler+0x4>

080007e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <BusFault_Handler+0x4>

080007ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <UsageFault_Handler+0x4>

080007f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr

080007fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr

0800080a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800081a:	f000 f8b3 	bl	8000984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}

08000822 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000826:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800082a:	f000 fb89 	bl	8000f40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800083c:	4a14      	ldr	r2, [pc, #80]	; (8000890 <_sbrk+0x5c>)
 800083e:	4b15      	ldr	r3, [pc, #84]	; (8000894 <_sbrk+0x60>)
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <_sbrk+0x64>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d102      	bne.n	8000856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000850:	4b11      	ldr	r3, [pc, #68]	; (8000898 <_sbrk+0x64>)
 8000852:	4a12      	ldr	r2, [pc, #72]	; (800089c <_sbrk+0x68>)
 8000854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <_sbrk+0x64>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4413      	add	r3, r2
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	429a      	cmp	r2, r3
 8000862:	d207      	bcs.n	8000874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000864:	f001 fa02 	bl	8001c6c <__errno>
 8000868:	4603      	mov	r3, r0
 800086a:	220c      	movs	r2, #12
 800086c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800086e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000872:	e009      	b.n	8000888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <_sbrk+0x64>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800087a:	4b07      	ldr	r3, [pc, #28]	; (8000898 <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	4a05      	ldr	r2, [pc, #20]	; (8000898 <_sbrk+0x64>)
 8000884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000886:	68fb      	ldr	r3, [r7, #12]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20005000 	.word	0x20005000
 8000894:	00000400 	.word	0x00000400
 8000898:	2000008c 	.word	0x2000008c
 800089c:	200000f8 	.word	0x200000f8

080008a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008ac:	480c      	ldr	r0, [pc, #48]	; (80008e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008ae:	490d      	ldr	r1, [pc, #52]	; (80008e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008b0:	4a0d      	ldr	r2, [pc, #52]	; (80008e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008b4:	e002      	b.n	80008bc <LoopCopyDataInit>

080008b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ba:	3304      	adds	r3, #4

080008bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c0:	d3f9      	bcc.n	80008b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008c2:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008c4:	4c0a      	ldr	r4, [pc, #40]	; (80008f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008c8:	e001      	b.n	80008ce <LoopFillZerobss>

080008ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008cc:	3204      	adds	r2, #4

080008ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d0:	d3fb      	bcc.n	80008ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008d2:	f7ff ffe5 	bl	80008a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008d6:	f001 f9cf 	bl	8001c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008da:	f7ff fc37 	bl	800014c <main>
  bx lr
 80008de:	4770      	bx	lr
  ldr r0, =_sdata
 80008e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008e4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008e8:	08002590 	.word	0x08002590
  ldr r2, =_sbss
 80008ec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008f0:	200000f4 	.word	0x200000f4

080008f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008f4:	e7fe      	b.n	80008f4 <ADC1_2_IRQHandler>
	...

080008f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008fc:	4b08      	ldr	r3, [pc, #32]	; (8000920 <HAL_Init+0x28>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a07      	ldr	r2, [pc, #28]	; (8000920 <HAL_Init+0x28>)
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000908:	2003      	movs	r0, #3
 800090a:	f000 f923 	bl	8000b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800090e:	2000      	movs	r0, #0
 8000910:	f000 f808 	bl	8000924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000914:	f7ff feee 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000918:	2300      	movs	r3, #0
}
 800091a:	4618      	mov	r0, r3
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40022000 	.word	0x40022000

08000924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <HAL_InitTick+0x54>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <HAL_InitTick+0x58>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	4619      	mov	r1, r3
 8000936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800093a:	fbb3 f3f1 	udiv	r3, r3, r1
 800093e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000942:	4618      	mov	r0, r3
 8000944:	f000 f93b 	bl	8000bbe <HAL_SYSTICK_Config>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	e00e      	b.n	8000970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2b0f      	cmp	r3, #15
 8000956:	d80a      	bhi.n	800096e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000958:	2200      	movs	r2, #0
 800095a:	6879      	ldr	r1, [r7, #4]
 800095c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000960:	f000 f903 	bl	8000b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000964:	4a06      	ldr	r2, [pc, #24]	; (8000980 <HAL_InitTick+0x5c>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800096a:	2300      	movs	r3, #0
 800096c:	e000      	b.n	8000970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800096e:	2301      	movs	r3, #1
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000000 	.word	0x20000000
 800097c:	20000008 	.word	0x20000008
 8000980:	20000004 	.word	0x20000004

08000984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <HAL_IncTick+0x1c>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	461a      	mov	r2, r3
 800098e:	4b05      	ldr	r3, [pc, #20]	; (80009a4 <HAL_IncTick+0x20>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4413      	add	r3, r2
 8000994:	4a03      	ldr	r2, [pc, #12]	; (80009a4 <HAL_IncTick+0x20>)
 8000996:	6013      	str	r3, [r2, #0]
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	20000008 	.word	0x20000008
 80009a4:	200000e0 	.word	0x200000e0

080009a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  return uwTick;
 80009ac:	4b02      	ldr	r3, [pc, #8]	; (80009b8 <HAL_GetTick+0x10>)
 80009ae:	681b      	ldr	r3, [r3, #0]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	200000e0 	.word	0x200000e0

080009bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f003 0307 	and.w	r3, r3, #7
 80009ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <__NVIC_SetPriorityGrouping+0x44>)
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009d2:	68ba      	ldr	r2, [r7, #8]
 80009d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009d8:	4013      	ands	r3, r2
 80009da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ee:	4a04      	ldr	r2, [pc, #16]	; (8000a00 <__NVIC_SetPriorityGrouping+0x44>)
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	60d3      	str	r3, [r2, #12]
}
 80009f4:	bf00      	nop
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a08:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <__NVIC_GetPriorityGrouping+0x18>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	0a1b      	lsrs	r3, r3, #8
 8000a0e:	f003 0307 	and.w	r3, r3, #7
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	db0b      	blt.n	8000a4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	f003 021f 	and.w	r2, r3, #31
 8000a38:	4906      	ldr	r1, [pc, #24]	; (8000a54 <__NVIC_EnableIRQ+0x34>)
 8000a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3e:	095b      	lsrs	r3, r3, #5
 8000a40:	2001      	movs	r0, #1
 8000a42:	fa00 f202 	lsl.w	r2, r0, r2
 8000a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	e000e100 	.word	0xe000e100

08000a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	6039      	str	r1, [r7, #0]
 8000a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	db0a      	blt.n	8000a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	490c      	ldr	r1, [pc, #48]	; (8000aa4 <__NVIC_SetPriority+0x4c>)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	0112      	lsls	r2, r2, #4
 8000a78:	b2d2      	uxtb	r2, r2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a80:	e00a      	b.n	8000a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4908      	ldr	r1, [pc, #32]	; (8000aa8 <__NVIC_SetPriority+0x50>)
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	f003 030f 	and.w	r3, r3, #15
 8000a8e:	3b04      	subs	r3, #4
 8000a90:	0112      	lsls	r2, r2, #4
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	440b      	add	r3, r1
 8000a96:	761a      	strb	r2, [r3, #24]
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	e000e100 	.word	0xe000e100
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b089      	sub	sp, #36	; 0x24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	f1c3 0307 	rsb	r3, r3, #7
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	bf28      	it	cs
 8000aca:	2304      	movcs	r3, #4
 8000acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	2b06      	cmp	r3, #6
 8000ad4:	d902      	bls.n	8000adc <NVIC_EncodePriority+0x30>
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	3b03      	subs	r3, #3
 8000ada:	e000      	b.n	8000ade <NVIC_EncodePriority+0x32>
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aea:	43da      	mvns	r2, r3
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	401a      	ands	r2, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000af4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	fa01 f303 	lsl.w	r3, r1, r3
 8000afe:	43d9      	mvns	r1, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b04:	4313      	orrs	r3, r2
         );
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3724      	adds	r7, #36	; 0x24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b20:	d301      	bcc.n	8000b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b22:	2301      	movs	r3, #1
 8000b24:	e00f      	b.n	8000b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b26:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <SysTick_Config+0x40>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3b01      	subs	r3, #1
 8000b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b2e:	210f      	movs	r1, #15
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b34:	f7ff ff90 	bl	8000a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <SysTick_Config+0x40>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b3e:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <SysTick_Config+0x40>)
 8000b40:	2207      	movs	r2, #7
 8000b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	e000e010 	.word	0xe000e010

08000b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff ff2d 	bl	80009bc <__NVIC_SetPriorityGrouping>
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b086      	sub	sp, #24
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	4603      	mov	r3, r0
 8000b72:	60b9      	str	r1, [r7, #8]
 8000b74:	607a      	str	r2, [r7, #4]
 8000b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b7c:	f7ff ff42 	bl	8000a04 <__NVIC_GetPriorityGrouping>
 8000b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	68b9      	ldr	r1, [r7, #8]
 8000b86:	6978      	ldr	r0, [r7, #20]
 8000b88:	f7ff ff90 	bl	8000aac <NVIC_EncodePriority>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b92:	4611      	mov	r1, r2
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff ff5f 	bl	8000a58 <__NVIC_SetPriority>
}
 8000b9a:	bf00      	nop
 8000b9c:	3718      	adds	r7, #24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	4603      	mov	r3, r0
 8000baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff ff35 	bl	8000a20 <__NVIC_EnableIRQ>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f7ff ffa2 	bl	8000b10 <SysTick_Config>
 8000bcc:	4603      	mov	r3, r0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b08b      	sub	sp, #44	; 0x2c
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000be2:	2300      	movs	r3, #0
 8000be4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000be6:	2300      	movs	r3, #0
 8000be8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bea:	e169      	b.n	8000ec0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bec:	2201      	movs	r2, #1
 8000bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	69fa      	ldr	r2, [r7, #28]
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c00:	69ba      	ldr	r2, [r7, #24]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	f040 8158 	bne.w	8000eba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	4a9a      	ldr	r2, [pc, #616]	; (8000e78 <HAL_GPIO_Init+0x2a0>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d05e      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
 8000c14:	4a98      	ldr	r2, [pc, #608]	; (8000e78 <HAL_GPIO_Init+0x2a0>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d875      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c1a:	4a98      	ldr	r2, [pc, #608]	; (8000e7c <HAL_GPIO_Init+0x2a4>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d058      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
 8000c20:	4a96      	ldr	r2, [pc, #600]	; (8000e7c <HAL_GPIO_Init+0x2a4>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d86f      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c26:	4a96      	ldr	r2, [pc, #600]	; (8000e80 <HAL_GPIO_Init+0x2a8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d052      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
 8000c2c:	4a94      	ldr	r2, [pc, #592]	; (8000e80 <HAL_GPIO_Init+0x2a8>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d869      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c32:	4a94      	ldr	r2, [pc, #592]	; (8000e84 <HAL_GPIO_Init+0x2ac>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d04c      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
 8000c38:	4a92      	ldr	r2, [pc, #584]	; (8000e84 <HAL_GPIO_Init+0x2ac>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d863      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c3e:	4a92      	ldr	r2, [pc, #584]	; (8000e88 <HAL_GPIO_Init+0x2b0>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d046      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
 8000c44:	4a90      	ldr	r2, [pc, #576]	; (8000e88 <HAL_GPIO_Init+0x2b0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d85d      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c4a:	2b12      	cmp	r3, #18
 8000c4c:	d82a      	bhi.n	8000ca4 <HAL_GPIO_Init+0xcc>
 8000c4e:	2b12      	cmp	r3, #18
 8000c50:	d859      	bhi.n	8000d06 <HAL_GPIO_Init+0x12e>
 8000c52:	a201      	add	r2, pc, #4	; (adr r2, 8000c58 <HAL_GPIO_Init+0x80>)
 8000c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c58:	08000cd3 	.word	0x08000cd3
 8000c5c:	08000cad 	.word	0x08000cad
 8000c60:	08000cbf 	.word	0x08000cbf
 8000c64:	08000d01 	.word	0x08000d01
 8000c68:	08000d07 	.word	0x08000d07
 8000c6c:	08000d07 	.word	0x08000d07
 8000c70:	08000d07 	.word	0x08000d07
 8000c74:	08000d07 	.word	0x08000d07
 8000c78:	08000d07 	.word	0x08000d07
 8000c7c:	08000d07 	.word	0x08000d07
 8000c80:	08000d07 	.word	0x08000d07
 8000c84:	08000d07 	.word	0x08000d07
 8000c88:	08000d07 	.word	0x08000d07
 8000c8c:	08000d07 	.word	0x08000d07
 8000c90:	08000d07 	.word	0x08000d07
 8000c94:	08000d07 	.word	0x08000d07
 8000c98:	08000d07 	.word	0x08000d07
 8000c9c:	08000cb5 	.word	0x08000cb5
 8000ca0:	08000cc9 	.word	0x08000cc9
 8000ca4:	4a79      	ldr	r2, [pc, #484]	; (8000e8c <HAL_GPIO_Init+0x2b4>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d013      	beq.n	8000cd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000caa:	e02c      	b.n	8000d06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	623b      	str	r3, [r7, #32]
          break;
 8000cb2:	e029      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	623b      	str	r3, [r7, #32]
          break;
 8000cbc:	e024      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	3308      	adds	r3, #8
 8000cc4:	623b      	str	r3, [r7, #32]
          break;
 8000cc6:	e01f      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	330c      	adds	r3, #12
 8000cce:	623b      	str	r3, [r7, #32]
          break;
 8000cd0:	e01a      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d102      	bne.n	8000ce0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cda:	2304      	movs	r3, #4
 8000cdc:	623b      	str	r3, [r7, #32]
          break;
 8000cde:	e013      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d105      	bne.n	8000cf4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ce8:	2308      	movs	r3, #8
 8000cea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	69fa      	ldr	r2, [r7, #28]
 8000cf0:	611a      	str	r2, [r3, #16]
          break;
 8000cf2:	e009      	b.n	8000d08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cf4:	2308      	movs	r3, #8
 8000cf6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	69fa      	ldr	r2, [r7, #28]
 8000cfc:	615a      	str	r2, [r3, #20]
          break;
 8000cfe:	e003      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d00:	2300      	movs	r3, #0
 8000d02:	623b      	str	r3, [r7, #32]
          break;
 8000d04:	e000      	b.n	8000d08 <HAL_GPIO_Init+0x130>
          break;
 8000d06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	2bff      	cmp	r3, #255	; 0xff
 8000d0c:	d801      	bhi.n	8000d12 <HAL_GPIO_Init+0x13a>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	e001      	b.n	8000d16 <HAL_GPIO_Init+0x13e>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3304      	adds	r3, #4
 8000d16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	2bff      	cmp	r3, #255	; 0xff
 8000d1c:	d802      	bhi.n	8000d24 <HAL_GPIO_Init+0x14c>
 8000d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	e002      	b.n	8000d2a <HAL_GPIO_Init+0x152>
 8000d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d26:	3b08      	subs	r3, #8
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	210f      	movs	r1, #15
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	fa01 f303 	lsl.w	r3, r1, r3
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	6a39      	ldr	r1, [r7, #32]
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	fa01 f303 	lsl.w	r3, r1, r3
 8000d44:	431a      	orrs	r2, r3
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f000 80b1 	beq.w	8000eba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d58:	4b4d      	ldr	r3, [pc, #308]	; (8000e90 <HAL_GPIO_Init+0x2b8>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a4c      	ldr	r2, [pc, #304]	; (8000e90 <HAL_GPIO_Init+0x2b8>)
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b4a      	ldr	r3, [pc, #296]	; (8000e90 <HAL_GPIO_Init+0x2b8>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d70:	4a48      	ldr	r2, [pc, #288]	; (8000e94 <HAL_GPIO_Init+0x2bc>)
 8000d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d74:	089b      	lsrs	r3, r3, #2
 8000d76:	3302      	adds	r3, #2
 8000d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d80:	f003 0303 	and.w	r3, r3, #3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	220f      	movs	r2, #15
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	4013      	ands	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a40      	ldr	r2, [pc, #256]	; (8000e98 <HAL_GPIO_Init+0x2c0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d013      	beq.n	8000dc4 <HAL_GPIO_Init+0x1ec>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a3f      	ldr	r2, [pc, #252]	; (8000e9c <HAL_GPIO_Init+0x2c4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d00d      	beq.n	8000dc0 <HAL_GPIO_Init+0x1e8>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a3e      	ldr	r2, [pc, #248]	; (8000ea0 <HAL_GPIO_Init+0x2c8>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d007      	beq.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a3d      	ldr	r2, [pc, #244]	; (8000ea4 <HAL_GPIO_Init+0x2cc>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d101      	bne.n	8000db8 <HAL_GPIO_Init+0x1e0>
 8000db4:	2303      	movs	r3, #3
 8000db6:	e006      	b.n	8000dc6 <HAL_GPIO_Init+0x1ee>
 8000db8:	2304      	movs	r3, #4
 8000dba:	e004      	b.n	8000dc6 <HAL_GPIO_Init+0x1ee>
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	e002      	b.n	8000dc6 <HAL_GPIO_Init+0x1ee>
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e000      	b.n	8000dc6 <HAL_GPIO_Init+0x1ee>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dc8:	f002 0203 	and.w	r2, r2, #3
 8000dcc:	0092      	lsls	r2, r2, #2
 8000dce:	4093      	lsls	r3, r2
 8000dd0:	68fa      	ldr	r2, [r7, #12]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dd6:	492f      	ldr	r1, [pc, #188]	; (8000e94 <HAL_GPIO_Init+0x2bc>)
 8000dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dda:	089b      	lsrs	r3, r3, #2
 8000ddc:	3302      	adds	r3, #2
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d006      	beq.n	8000dfe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000df0:	4b2d      	ldr	r3, [pc, #180]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	492c      	ldr	r1, [pc, #176]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	600b      	str	r3, [r1, #0]
 8000dfc:	e006      	b.n	8000e0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dfe:	4b2a      	ldr	r3, [pc, #168]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	43db      	mvns	r3, r3
 8000e06:	4928      	ldr	r1, [pc, #160]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e08:	4013      	ands	r3, r2
 8000e0a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d006      	beq.n	8000e26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e18:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e1a:	685a      	ldr	r2, [r3, #4]
 8000e1c:	4922      	ldr	r1, [pc, #136]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	604b      	str	r3, [r1, #4]
 8000e24:	e006      	b.n	8000e34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e26:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	491e      	ldr	r1, [pc, #120]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e30:	4013      	ands	r3, r2
 8000e32:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d006      	beq.n	8000e4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e40:	4b19      	ldr	r3, [pc, #100]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e42:	689a      	ldr	r2, [r3, #8]
 8000e44:	4918      	ldr	r1, [pc, #96]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	608b      	str	r3, [r1, #8]
 8000e4c:	e006      	b.n	8000e5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e4e:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e50:	689a      	ldr	r2, [r3, #8]
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	43db      	mvns	r3, r3
 8000e56:	4914      	ldr	r1, [pc, #80]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e58:	4013      	ands	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d021      	beq.n	8000eac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	490e      	ldr	r1, [pc, #56]	; (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	60cb      	str	r3, [r1, #12]
 8000e74:	e021      	b.n	8000eba <HAL_GPIO_Init+0x2e2>
 8000e76:	bf00      	nop
 8000e78:	10320000 	.word	0x10320000
 8000e7c:	10310000 	.word	0x10310000
 8000e80:	10220000 	.word	0x10220000
 8000e84:	10210000 	.word	0x10210000
 8000e88:	10120000 	.word	0x10120000
 8000e8c:	10110000 	.word	0x10110000
 8000e90:	40021000 	.word	0x40021000
 8000e94:	40010000 	.word	0x40010000
 8000e98:	40010800 	.word	0x40010800
 8000e9c:	40010c00 	.word	0x40010c00
 8000ea0:	40011000 	.word	0x40011000
 8000ea4:	40011400 	.word	0x40011400
 8000ea8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <HAL_GPIO_Init+0x304>)
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	4909      	ldr	r1, [pc, #36]	; (8000edc <HAL_GPIO_Init+0x304>)
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	f47f ae8e 	bne.w	8000bec <HAL_GPIO_Init+0x14>
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	bf00      	nop
 8000ed4:	372c      	adds	r7, #44	; 0x2c
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	40010400 	.word	0x40010400

08000ee0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	887b      	ldrh	r3, [r7, #2]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e001      	b.n	8000f02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000efe:	2300      	movs	r3, #0
 8000f00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr

08000f0e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	b083      	sub	sp, #12
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
 8000f16:	460b      	mov	r3, r1
 8000f18:	807b      	strh	r3, [r7, #2]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f1e:	787b      	ldrb	r3, [r7, #1]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d003      	beq.n	8000f2c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f24:	887a      	ldrh	r2, [r7, #2]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f2a:	e003      	b.n	8000f34 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f2c:	887b      	ldrh	r3, [r7, #2]
 8000f2e:	041a      	lsls	r2, r3, #16
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	611a      	str	r2, [r3, #16]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
	...

08000f40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f4a:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f4c:	695a      	ldr	r2, [r3, #20]
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d006      	beq.n	8000f64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f56:	4a05      	ldr	r2, [pc, #20]	; (8000f6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f5c:	88fb      	ldrh	r3, [r7, #6]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f806 	bl	8000f70 <HAL_GPIO_EXTI_Callback>
  }
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40010400 	.word	0x40010400

08000f70 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d101      	bne.n	8000f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e26c      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 8087 	beq.w	80010b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fa4:	4b92      	ldr	r3, [pc, #584]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 030c 	and.w	r3, r3, #12
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d00c      	beq.n	8000fca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fb0:	4b8f      	ldr	r3, [pc, #572]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d112      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x5e>
 8000fbc:	4b8c      	ldr	r3, [pc, #560]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc8:	d10b      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fca:	4b89      	ldr	r3, [pc, #548]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d06c      	beq.n	80010b0 <HAL_RCC_OscConfig+0x12c>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d168      	bne.n	80010b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e246      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fea:	d106      	bne.n	8000ffa <HAL_RCC_OscConfig+0x76>
 8000fec:	4b80      	ldr	r3, [pc, #512]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a7f      	ldr	r2, [pc, #508]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	e02e      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10c      	bne.n	800101c <HAL_RCC_OscConfig+0x98>
 8001002:	4b7b      	ldr	r3, [pc, #492]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a7a      	ldr	r2, [pc, #488]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b78      	ldr	r3, [pc, #480]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a77      	ldr	r2, [pc, #476]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001014:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	e01d      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001024:	d10c      	bne.n	8001040 <HAL_RCC_OscConfig+0xbc>
 8001026:	4b72      	ldr	r3, [pc, #456]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a71      	ldr	r2, [pc, #452]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800102c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	4b6f      	ldr	r3, [pc, #444]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a6e      	ldr	r2, [pc, #440]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800103c:	6013      	str	r3, [r2, #0]
 800103e:	e00b      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 8001040:	4b6b      	ldr	r3, [pc, #428]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a6a      	ldr	r2, [pc, #424]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	4b68      	ldr	r3, [pc, #416]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a67      	ldr	r2, [pc, #412]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001056:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fca2 	bl	80009a8 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fc9e 	bl	80009a8 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e1fa      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107a:	4b5d      	ldr	r3, [pc, #372]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0xe4>
 8001086:	e014      	b.n	80010b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001088:	f7ff fc8e 	bl	80009a8 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fc8a 	bl	80009a8 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	; 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e1e6      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	4b53      	ldr	r3, [pc, #332]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0x10c>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d063      	beq.n	8001186 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010be:	4b4c      	ldr	r3, [pc, #304]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 030c 	and.w	r3, r3, #12
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00b      	beq.n	80010e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010ca:	4b49      	ldr	r3, [pc, #292]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 030c 	and.w	r3, r3, #12
 80010d2:	2b08      	cmp	r3, #8
 80010d4:	d11c      	bne.n	8001110 <HAL_RCC_OscConfig+0x18c>
 80010d6:	4b46      	ldr	r3, [pc, #280]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d116      	bne.n	8001110 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e2:	4b43      	ldr	r3, [pc, #268]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d005      	beq.n	80010fa <HAL_RCC_OscConfig+0x176>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	691b      	ldr	r3, [r3, #16]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d001      	beq.n	80010fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e1ba      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fa:	4b3d      	ldr	r3, [pc, #244]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4939      	ldr	r1, [pc, #228]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	e03a      	b.n	8001186 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d020      	beq.n	800115a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001118:	4b36      	ldr	r3, [pc, #216]	; (80011f4 <HAL_RCC_OscConfig+0x270>)
 800111a:	2201      	movs	r2, #1
 800111c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111e:	f7ff fc43 	bl	80009a8 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fc3f 	bl	80009a8 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e19b      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001138:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0f0      	beq.n	8001126 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001144:	4b2a      	ldr	r3, [pc, #168]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	695b      	ldr	r3, [r3, #20]
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	4927      	ldr	r1, [pc, #156]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
 8001158:	e015      	b.n	8001186 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800115a:	4b26      	ldr	r3, [pc, #152]	; (80011f4 <HAL_RCC_OscConfig+0x270>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff fc22 	bl	80009a8 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001168:	f7ff fc1e 	bl	80009a8 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e17a      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117a:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	d03a      	beq.n	8001208 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d019      	beq.n	80011ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_RCC_OscConfig+0x274>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a0:	f7ff fc02 	bl	80009a8 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a8:	f7ff fbfe 	bl	80009a8 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e15a      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ba:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011c6:	2001      	movs	r0, #1
 80011c8:	f000 fad8 	bl	800177c <RCC_Delay>
 80011cc:	e01c      	b.n	8001208 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011ce:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <HAL_RCC_OscConfig+0x274>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fbe8 	bl	80009a8 <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011da:	e00f      	b.n	80011fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011dc:	f7ff fbe4 	bl	80009a8 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d908      	bls.n	80011fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e140      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
 80011ee:	bf00      	nop
 80011f0:	40021000 	.word	0x40021000
 80011f4:	42420000 	.word	0x42420000
 80011f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011fc:	4b9e      	ldr	r3, [pc, #632]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80011fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1e9      	bne.n	80011dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	f000 80a6 	beq.w	8001362 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121a:	4b97      	ldr	r3, [pc, #604]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10d      	bne.n	8001242 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b94      	ldr	r3, [pc, #592]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a93      	ldr	r2, [pc, #588]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b91      	ldr	r3, [pc, #580]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800123e:	2301      	movs	r3, #1
 8001240:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001242:	4b8e      	ldr	r3, [pc, #568]	; (800147c <HAL_RCC_OscConfig+0x4f8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800124a:	2b00      	cmp	r3, #0
 800124c:	d118      	bne.n	8001280 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800124e:	4b8b      	ldr	r3, [pc, #556]	; (800147c <HAL_RCC_OscConfig+0x4f8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a8a      	ldr	r2, [pc, #552]	; (800147c <HAL_RCC_OscConfig+0x4f8>)
 8001254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001258:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800125a:	f7ff fba5 	bl	80009a8 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001262:	f7ff fba1 	bl	80009a8 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b64      	cmp	r3, #100	; 0x64
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e0fd      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001274:	4b81      	ldr	r3, [pc, #516]	; (800147c <HAL_RCC_OscConfig+0x4f8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f0      	beq.n	8001262 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d106      	bne.n	8001296 <HAL_RCC_OscConfig+0x312>
 8001288:	4b7b      	ldr	r3, [pc, #492]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	4a7a      	ldr	r2, [pc, #488]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6213      	str	r3, [r2, #32]
 8001294:	e02d      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x334>
 800129e:	4b76      	ldr	r3, [pc, #472]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	4a75      	ldr	r2, [pc, #468]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012a4:	f023 0301 	bic.w	r3, r3, #1
 80012a8:	6213      	str	r3, [r2, #32]
 80012aa:	4b73      	ldr	r3, [pc, #460]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012ac:	6a1b      	ldr	r3, [r3, #32]
 80012ae:	4a72      	ldr	r2, [pc, #456]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012b0:	f023 0304 	bic.w	r3, r3, #4
 80012b4:	6213      	str	r3, [r2, #32]
 80012b6:	e01c      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d10c      	bne.n	80012da <HAL_RCC_OscConfig+0x356>
 80012c0:	4b6d      	ldr	r3, [pc, #436]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012c2:	6a1b      	ldr	r3, [r3, #32]
 80012c4:	4a6c      	ldr	r2, [pc, #432]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012c6:	f043 0304 	orr.w	r3, r3, #4
 80012ca:	6213      	str	r3, [r2, #32]
 80012cc:	4b6a      	ldr	r3, [pc, #424]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4a69      	ldr	r2, [pc, #420]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	6213      	str	r3, [r2, #32]
 80012d8:	e00b      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 80012da:	4b67      	ldr	r3, [pc, #412]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012dc:	6a1b      	ldr	r3, [r3, #32]
 80012de:	4a66      	ldr	r2, [pc, #408]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	6213      	str	r3, [r2, #32]
 80012e6:	4b64      	ldr	r3, [pc, #400]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012e8:	6a1b      	ldr	r3, [r3, #32]
 80012ea:	4a63      	ldr	r2, [pc, #396]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80012ec:	f023 0304 	bic.w	r3, r3, #4
 80012f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d015      	beq.n	8001326 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fb55 	bl	80009a8 <HAL_GetTick>
 80012fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001300:	e00a      	b.n	8001318 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001302:	f7ff fb51 	bl	80009a8 <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001310:	4293      	cmp	r3, r2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e0ab      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001318:	4b57      	ldr	r3, [pc, #348]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0ee      	beq.n	8001302 <HAL_RCC_OscConfig+0x37e>
 8001324:	e014      	b.n	8001350 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001326:	f7ff fb3f 	bl	80009a8 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fb3b 	bl	80009a8 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	; 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e095      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001344:	4b4c      	ldr	r3, [pc, #304]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d1ee      	bne.n	800132e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d105      	bne.n	8001362 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001356:	4b48      	ldr	r3, [pc, #288]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a47      	ldr	r2, [pc, #284]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800135c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001360:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	2b00      	cmp	r3, #0
 8001368:	f000 8081 	beq.w	800146e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800136c:	4b42      	ldr	r3, [pc, #264]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f003 030c 	and.w	r3, r3, #12
 8001374:	2b08      	cmp	r3, #8
 8001376:	d061      	beq.n	800143c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d146      	bne.n	800140e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001380:	4b3f      	ldr	r3, [pc, #252]	; (8001480 <HAL_RCC_OscConfig+0x4fc>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001386:	f7ff fb0f 	bl	80009a8 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800138e:	f7ff fb0b 	bl	80009a8 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e067      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a0:	4b35      	ldr	r3, [pc, #212]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f0      	bne.n	800138e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013b4:	d108      	bne.n	80013c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013b6:	4b30      	ldr	r3, [pc, #192]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	492d      	ldr	r1, [pc, #180]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c8:	4b2b      	ldr	r3, [pc, #172]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d8:	430b      	orrs	r3, r1
 80013da:	4927      	ldr	r1, [pc, #156]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013e0:	4b27      	ldr	r3, [pc, #156]	; (8001480 <HAL_RCC_OscConfig+0x4fc>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e6:	f7ff fadf 	bl	80009a8 <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ee:	f7ff fadb 	bl	80009a8 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e037      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001400:	4b1d      	ldr	r3, [pc, #116]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0f0      	beq.n	80013ee <HAL_RCC_OscConfig+0x46a>
 800140c:	e02f      	b.n	800146e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800140e:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <HAL_RCC_OscConfig+0x4fc>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff fac8 	bl	80009a8 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800141c:	f7ff fac4 	bl	80009a8 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e020      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800142e:	4b12      	ldr	r3, [pc, #72]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f0      	bne.n	800141c <HAL_RCC_OscConfig+0x498>
 800143a:	e018      	b.n	800146e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e013      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001448:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_RCC_OscConfig+0x4f4>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	429a      	cmp	r2, r3
 800145a:	d106      	bne.n	800146a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001466:	429a      	cmp	r2, r3
 8001468:	d001      	beq.n	800146e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e000      	b.n	8001470 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40021000 	.word	0x40021000
 800147c:	40007000 	.word	0x40007000
 8001480:	42420060 	.word	0x42420060

08001484 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0d0      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001498:	4b6a      	ldr	r3, [pc, #424]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d910      	bls.n	80014c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a6:	4b67      	ldr	r3, [pc, #412]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f023 0207 	bic.w	r2, r3, #7
 80014ae:	4965      	ldr	r1, [pc, #404]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b6:	4b63      	ldr	r3, [pc, #396]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d001      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e0b8      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d020      	beq.n	8001516 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d005      	beq.n	80014ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014e0:	4b59      	ldr	r3, [pc, #356]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	4a58      	ldr	r2, [pc, #352]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80014e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014f8:	4b53      	ldr	r3, [pc, #332]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	4a52      	ldr	r2, [pc, #328]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001502:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001504:	4b50      	ldr	r3, [pc, #320]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	494d      	ldr	r1, [pc, #308]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001512:	4313      	orrs	r3, r2
 8001514:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	2b00      	cmp	r3, #0
 8001520:	d040      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d107      	bne.n	800153a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152a:	4b47      	ldr	r3, [pc, #284]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d115      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e07f      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2b02      	cmp	r3, #2
 8001540:	d107      	bne.n	8001552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001542:	4b41      	ldr	r3, [pc, #260]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d109      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e073      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001552:	4b3d      	ldr	r3, [pc, #244]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e06b      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001562:	4b39      	ldr	r3, [pc, #228]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f023 0203 	bic.w	r2, r3, #3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	4936      	ldr	r1, [pc, #216]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001574:	f7ff fa18 	bl	80009a8 <HAL_GetTick>
 8001578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157a:	e00a      	b.n	8001592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800157c:	f7ff fa14 	bl	80009a8 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	f241 3288 	movw	r2, #5000	; 0x1388
 800158a:	4293      	cmp	r3, r2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e053      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001592:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f003 020c 	and.w	r2, r3, #12
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d1eb      	bne.n	800157c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015a4:	4b27      	ldr	r3, [pc, #156]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0307 	and.w	r3, r3, #7
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d210      	bcs.n	80015d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b2:	4b24      	ldr	r3, [pc, #144]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f023 0207 	bic.w	r2, r3, #7
 80015ba:	4922      	ldr	r1, [pc, #136]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	4313      	orrs	r3, r2
 80015c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015c2:	4b20      	ldr	r3, [pc, #128]	; (8001644 <HAL_RCC_ClockConfig+0x1c0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d001      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e032      	b.n	800163a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d008      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015e0:	4b19      	ldr	r3, [pc, #100]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	4916      	ldr	r1, [pc, #88]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d009      	beq.n	8001612 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015fe:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	00db      	lsls	r3, r3, #3
 800160c:	490e      	ldr	r1, [pc, #56]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 800160e:	4313      	orrs	r3, r2
 8001610:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001612:	f000 f821 	bl	8001658 <HAL_RCC_GetSysClockFreq>
 8001616:	4602      	mov	r2, r0
 8001618:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_RCC_ClockConfig+0x1c4>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	091b      	lsrs	r3, r3, #4
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	490a      	ldr	r1, [pc, #40]	; (800164c <HAL_RCC_ClockConfig+0x1c8>)
 8001624:	5ccb      	ldrb	r3, [r1, r3]
 8001626:	fa22 f303 	lsr.w	r3, r2, r3
 800162a:	4a09      	ldr	r2, [pc, #36]	; (8001650 <HAL_RCC_ClockConfig+0x1cc>)
 800162c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800162e:	4b09      	ldr	r3, [pc, #36]	; (8001654 <HAL_RCC_ClockConfig+0x1d0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff f976 	bl	8000924 <HAL_InitTick>

  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40022000 	.word	0x40022000
 8001648:	40021000 	.word	0x40021000
 800164c:	0800250c 	.word	0x0800250c
 8001650:	20000000 	.word	0x20000000
 8001654:	20000004 	.word	0x20000004

08001658 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001658:	b490      	push	{r4, r7}
 800165a:	b08a      	sub	sp, #40	; 0x28
 800165c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800165e:	4b2a      	ldr	r3, [pc, #168]	; (8001708 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001660:	1d3c      	adds	r4, r7, #4
 8001662:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001664:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001668:	f240 2301 	movw	r3, #513	; 0x201
 800166c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001682:	4b22      	ldr	r3, [pc, #136]	; (800170c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f003 030c 	and.w	r3, r3, #12
 800168e:	2b04      	cmp	r3, #4
 8001690:	d002      	beq.n	8001698 <HAL_RCC_GetSysClockFreq+0x40>
 8001692:	2b08      	cmp	r3, #8
 8001694:	d003      	beq.n	800169e <HAL_RCC_GetSysClockFreq+0x46>
 8001696:	e02d      	b.n	80016f4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001698:	4b1d      	ldr	r3, [pc, #116]	; (8001710 <HAL_RCC_GetSysClockFreq+0xb8>)
 800169a:	623b      	str	r3, [r7, #32]
      break;
 800169c:	e02d      	b.n	80016fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	0c9b      	lsrs	r3, r3, #18
 80016a2:	f003 030f 	and.w	r3, r3, #15
 80016a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016aa:	4413      	add	r3, r2
 80016ac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016b0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d013      	beq.n	80016e4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016bc:	4b13      	ldr	r3, [pc, #76]	; (800170c <HAL_RCC_GetSysClockFreq+0xb4>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	0c5b      	lsrs	r3, r3, #17
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016ca:	4413      	add	r3, r2
 80016cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016d0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	4a0e      	ldr	r2, [pc, #56]	; (8001710 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016d6:	fb02 f203 	mul.w	r2, r2, r3
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
 80016e2:	e004      	b.n	80016ee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016e8:	fb02 f303 	mul.w	r3, r2, r3
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f0:	623b      	str	r3, [r7, #32]
      break;
 80016f2:	e002      	b.n	80016fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016f6:	623b      	str	r3, [r7, #32]
      break;
 80016f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016fa:	6a3b      	ldr	r3, [r7, #32]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3728      	adds	r7, #40	; 0x28
 8001700:	46bd      	mov	sp, r7
 8001702:	bc90      	pop	{r4, r7}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	080024fc 	.word	0x080024fc
 800170c:	40021000 	.word	0x40021000
 8001710:	007a1200 	.word	0x007a1200
 8001714:	003d0900 	.word	0x003d0900

08001718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800171c:	4b02      	ldr	r3, [pc, #8]	; (8001728 <HAL_RCC_GetHCLKFreq+0x10>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	20000000 	.word	0x20000000

0800172c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001730:	f7ff fff2 	bl	8001718 <HAL_RCC_GetHCLKFreq>
 8001734:	4602      	mov	r2, r0
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	0a1b      	lsrs	r3, r3, #8
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	4903      	ldr	r1, [pc, #12]	; (8001750 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001742:	5ccb      	ldrb	r3, [r1, r3]
 8001744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001748:	4618      	mov	r0, r3
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40021000 	.word	0x40021000
 8001750:	0800251c 	.word	0x0800251c

08001754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001758:	f7ff ffde 	bl	8001718 <HAL_RCC_GetHCLKFreq>
 800175c:	4602      	mov	r2, r0
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	0adb      	lsrs	r3, r3, #11
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	4903      	ldr	r1, [pc, #12]	; (8001778 <HAL_RCC_GetPCLK2Freq+0x24>)
 800176a:	5ccb      	ldrb	r3, [r1, r3]
 800176c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001770:	4618      	mov	r0, r3
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40021000 	.word	0x40021000
 8001778:	0800251c 	.word	0x0800251c

0800177c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <RCC_Delay+0x34>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <RCC_Delay+0x38>)
 800178a:	fba2 2303 	umull	r2, r3, r2, r3
 800178e:	0a5b      	lsrs	r3, r3, #9
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	fb02 f303 	mul.w	r3, r2, r3
 8001796:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001798:	bf00      	nop
  }
  while (Delay --);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	1e5a      	subs	r2, r3, #1
 800179e:	60fa      	str	r2, [r7, #12]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f9      	bne.n	8001798 <RCC_Delay+0x1c>
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	20000000 	.word	0x20000000
 80017b4:	10624dd3 	.word	0x10624dd3

080017b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e03f      	b.n	800184a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d106      	bne.n	80017e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7fe ffba 	bl	8000758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2224      	movs	r2, #36	; 0x24
 80017e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68da      	ldr	r2, [r3, #12]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f000 f9a7 	bl	8001b50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	691a      	ldr	r2, [r3, #16]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001810:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	695a      	ldr	r2, [r3, #20]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001820:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001830:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2220      	movs	r2, #32
 800183c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2220      	movs	r2, #32
 8001844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b08a      	sub	sp, #40	; 0x28
 8001856:	af02      	add	r7, sp, #8
 8001858:	60f8      	str	r0, [r7, #12]
 800185a:	60b9      	str	r1, [r7, #8]
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4613      	mov	r3, r2
 8001860:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b20      	cmp	r3, #32
 8001870:	d17c      	bne.n	800196c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <HAL_UART_Transmit+0x2c>
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e075      	b.n	800196e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001888:	2b01      	cmp	r3, #1
 800188a:	d101      	bne.n	8001890 <HAL_UART_Transmit+0x3e>
 800188c:	2302      	movs	r3, #2
 800188e:	e06e      	b.n	800196e <HAL_UART_Transmit+0x11c>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2221      	movs	r2, #33	; 0x21
 80018a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018a6:	f7ff f87f 	bl	80009a8 <HAL_GetTick>
 80018aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	88fa      	ldrh	r2, [r7, #6]
 80018b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	88fa      	ldrh	r2, [r7, #6]
 80018b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018c0:	d108      	bne.n	80018d4 <HAL_UART_Transmit+0x82>
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d104      	bne.n	80018d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	61bb      	str	r3, [r7, #24]
 80018d2:	e003      	b.n	80018dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80018e4:	e02a      	b.n	800193c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	2200      	movs	r2, #0
 80018ee:	2180      	movs	r1, #128	; 0x80
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f000 f8e2 	bl	8001aba <UART_WaitOnFlagUntilTimeout>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e036      	b.n	800196e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10b      	bne.n	800191e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001914:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	3302      	adds	r3, #2
 800191a:	61bb      	str	r3, [r7, #24]
 800191c:	e007      	b.n	800192e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	781a      	ldrb	r2, [r3, #0]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	3301      	adds	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001932:	b29b      	uxth	r3, r3
 8001934:	3b01      	subs	r3, #1
 8001936:	b29a      	uxth	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001940:	b29b      	uxth	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1cf      	bne.n	80018e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2200      	movs	r2, #0
 800194e:	2140      	movs	r1, #64	; 0x40
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f000 f8b2 	bl	8001aba <UART_WaitOnFlagUntilTimeout>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e006      	b.n	800196e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2220      	movs	r2, #32
 8001964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	e000      	b.n	800196e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800196c:	2302      	movs	r3, #2
  }
}
 800196e:	4618      	mov	r0, r3
 8001970:	3720      	adds	r7, #32
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b08a      	sub	sp, #40	; 0x28
 800197a:	af02      	add	r7, sp, #8
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	4613      	mov	r3, r2
 8001984:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b20      	cmp	r3, #32
 8001994:	f040 808c 	bne.w	8001ab0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d002      	beq.n	80019a4 <HAL_UART_Receive+0x2e>
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e084      	b.n	8001ab2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <HAL_UART_Receive+0x40>
 80019b2:	2302      	movs	r3, #2
 80019b4:	e07d      	b.n	8001ab2 <HAL_UART_Receive+0x13c>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	2222      	movs	r2, #34	; 0x22
 80019c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2200      	movs	r2, #0
 80019d0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80019d2:	f7fe ffe9 	bl	80009a8 <HAL_GetTick>
 80019d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	88fa      	ldrh	r2, [r7, #6]
 80019dc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	88fa      	ldrh	r2, [r7, #6]
 80019e2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019ec:	d108      	bne.n	8001a00 <HAL_UART_Receive+0x8a>
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d104      	bne.n	8001a00 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	61bb      	str	r3, [r7, #24]
 80019fe:	e003      	b.n	8001a08 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001a10:	e043      	b.n	8001a9a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2120      	movs	r1, #32
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f000 f84c 	bl	8001aba <UART_WaitOnFlagUntilTimeout>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e042      	b.n	8001ab2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d10c      	bne.n	8001a4c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	3302      	adds	r3, #2
 8001a48:	61bb      	str	r3, [r7, #24]
 8001a4a:	e01f      	b.n	8001a8c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a54:	d007      	beq.n	8001a66 <HAL_UART_Receive+0xf0>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10a      	bne.n	8001a74 <HAL_UART_Receive+0xfe>
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d106      	bne.n	8001a74 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	701a      	strb	r2, [r3, #0]
 8001a72:	e008      	b.n	8001a86 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	3b01      	subs	r3, #1
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1b6      	bne.n	8001a12 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	e000      	b.n	8001ab2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8001ab0:	2302      	movs	r3, #2
  }
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3720      	adds	r7, #32
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001aca:	e02c      	b.n	8001b26 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ad2:	d028      	beq.n	8001b26 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <UART_WaitOnFlagUntilTimeout+0x30>
 8001ada:	f7fe ff65 	bl	80009a8 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d21d      	bcs.n	8001b26 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001af8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	695a      	ldr	r2, [r3, #20]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0201 	bic.w	r2, r2, #1
 8001b08:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2220      	movs	r2, #32
 8001b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2220      	movs	r2, #32
 8001b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e00f      	b.n	8001b46 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	bf0c      	ite	eq
 8001b36:	2301      	moveq	r3, #1
 8001b38:	2300      	movne	r3, #0
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d0c3      	beq.n	8001acc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	431a      	orrs	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001b8a:	f023 030c 	bic.w	r3, r3, #12
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	68b9      	ldr	r1, [r7, #8]
 8001b94:	430b      	orrs	r3, r1
 8001b96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	699a      	ldr	r2, [r3, #24]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a2c      	ldr	r2, [pc, #176]	; (8001c64 <UART_SetConfig+0x114>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d103      	bne.n	8001bc0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001bb8:	f7ff fdcc 	bl	8001754 <HAL_RCC_GetPCLK2Freq>
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	e002      	b.n	8001bc6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001bc0:	f7ff fdb4 	bl	800172c <HAL_RCC_GetPCLK1Freq>
 8001bc4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	009a      	lsls	r2, r3, #2
 8001bd0:	441a      	add	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bdc:	4a22      	ldr	r2, [pc, #136]	; (8001c68 <UART_SetConfig+0x118>)
 8001bde:	fba2 2303 	umull	r2, r3, r2, r3
 8001be2:	095b      	lsrs	r3, r3, #5
 8001be4:	0119      	lsls	r1, r3, #4
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	4613      	mov	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	009a      	lsls	r2, r3, #2
 8001bf0:	441a      	add	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <UART_SetConfig+0x118>)
 8001bfe:	fba3 0302 	umull	r0, r3, r3, r2
 8001c02:	095b      	lsrs	r3, r3, #5
 8001c04:	2064      	movs	r0, #100	; 0x64
 8001c06:	fb00 f303 	mul.w	r3, r0, r3
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	3332      	adds	r3, #50	; 0x32
 8001c10:	4a15      	ldr	r2, [pc, #84]	; (8001c68 <UART_SetConfig+0x118>)
 8001c12:	fba2 2303 	umull	r2, r3, r2, r3
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c1c:	4419      	add	r1, r3
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4613      	mov	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	009a      	lsls	r2, r3, #2
 8001c28:	441a      	add	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <UART_SetConfig+0x118>)
 8001c36:	fba3 0302 	umull	r0, r3, r3, r2
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	2064      	movs	r0, #100	; 0x64
 8001c3e:	fb00 f303 	mul.w	r3, r0, r3
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	3332      	adds	r3, #50	; 0x32
 8001c48:	4a07      	ldr	r2, [pc, #28]	; (8001c68 <UART_SetConfig+0x118>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	f003 020f 	and.w	r2, r3, #15
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	440a      	add	r2, r1
 8001c5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40013800 	.word	0x40013800
 8001c68:	51eb851f 	.word	0x51eb851f

08001c6c <__errno>:
 8001c6c:	4b01      	ldr	r3, [pc, #4]	; (8001c74 <__errno+0x8>)
 8001c6e:	6818      	ldr	r0, [r3, #0]
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	2000000c 	.word	0x2000000c

08001c78 <__libc_init_array>:
 8001c78:	b570      	push	{r4, r5, r6, lr}
 8001c7a:	2600      	movs	r6, #0
 8001c7c:	4d0c      	ldr	r5, [pc, #48]	; (8001cb0 <__libc_init_array+0x38>)
 8001c7e:	4c0d      	ldr	r4, [pc, #52]	; (8001cb4 <__libc_init_array+0x3c>)
 8001c80:	1b64      	subs	r4, r4, r5
 8001c82:	10a4      	asrs	r4, r4, #2
 8001c84:	42a6      	cmp	r6, r4
 8001c86:	d109      	bne.n	8001c9c <__libc_init_array+0x24>
 8001c88:	f000 fc2c 	bl	80024e4 <_init>
 8001c8c:	2600      	movs	r6, #0
 8001c8e:	4d0a      	ldr	r5, [pc, #40]	; (8001cb8 <__libc_init_array+0x40>)
 8001c90:	4c0a      	ldr	r4, [pc, #40]	; (8001cbc <__libc_init_array+0x44>)
 8001c92:	1b64      	subs	r4, r4, r5
 8001c94:	10a4      	asrs	r4, r4, #2
 8001c96:	42a6      	cmp	r6, r4
 8001c98:	d105      	bne.n	8001ca6 <__libc_init_array+0x2e>
 8001c9a:	bd70      	pop	{r4, r5, r6, pc}
 8001c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ca0:	4798      	blx	r3
 8001ca2:	3601      	adds	r6, #1
 8001ca4:	e7ee      	b.n	8001c84 <__libc_init_array+0xc>
 8001ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001caa:	4798      	blx	r3
 8001cac:	3601      	adds	r6, #1
 8001cae:	e7f2      	b.n	8001c96 <__libc_init_array+0x1e>
 8001cb0:	08002588 	.word	0x08002588
 8001cb4:	08002588 	.word	0x08002588
 8001cb8:	08002588 	.word	0x08002588
 8001cbc:	0800258c 	.word	0x0800258c

08001cc0 <memset>:
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4402      	add	r2, r0
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d100      	bne.n	8001cca <memset+0xa>
 8001cc8:	4770      	bx	lr
 8001cca:	f803 1b01 	strb.w	r1, [r3], #1
 8001cce:	e7f9      	b.n	8001cc4 <memset+0x4>

08001cd0 <setvbuf>:
 8001cd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001cd4:	461d      	mov	r5, r3
 8001cd6:	4b5d      	ldr	r3, [pc, #372]	; (8001e4c <setvbuf+0x17c>)
 8001cd8:	4604      	mov	r4, r0
 8001cda:	681f      	ldr	r7, [r3, #0]
 8001cdc:	460e      	mov	r6, r1
 8001cde:	4690      	mov	r8, r2
 8001ce0:	b127      	cbz	r7, 8001cec <setvbuf+0x1c>
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	b913      	cbnz	r3, 8001cec <setvbuf+0x1c>
 8001ce6:	4638      	mov	r0, r7
 8001ce8:	f000 f9d2 	bl	8002090 <__sinit>
 8001cec:	4b58      	ldr	r3, [pc, #352]	; (8001e50 <setvbuf+0x180>)
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d167      	bne.n	8001dc2 <setvbuf+0xf2>
 8001cf2:	687c      	ldr	r4, [r7, #4]
 8001cf4:	f1b8 0f02 	cmp.w	r8, #2
 8001cf8:	d006      	beq.n	8001d08 <setvbuf+0x38>
 8001cfa:	f1b8 0f01 	cmp.w	r8, #1
 8001cfe:	f200 809f 	bhi.w	8001e40 <setvbuf+0x170>
 8001d02:	2d00      	cmp	r5, #0
 8001d04:	f2c0 809c 	blt.w	8001e40 <setvbuf+0x170>
 8001d08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001d0a:	07db      	lsls	r3, r3, #31
 8001d0c:	d405      	bmi.n	8001d1a <setvbuf+0x4a>
 8001d0e:	89a3      	ldrh	r3, [r4, #12]
 8001d10:	0598      	lsls	r0, r3, #22
 8001d12:	d402      	bmi.n	8001d1a <setvbuf+0x4a>
 8001d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001d16:	f000 fa59 	bl	80021cc <__retarget_lock_acquire_recursive>
 8001d1a:	4621      	mov	r1, r4
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	f000 f923 	bl	8001f68 <_fflush_r>
 8001d22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d24:	b141      	cbz	r1, 8001d38 <setvbuf+0x68>
 8001d26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001d2a:	4299      	cmp	r1, r3
 8001d2c:	d002      	beq.n	8001d34 <setvbuf+0x64>
 8001d2e:	4638      	mov	r0, r7
 8001d30:	f000 fa7a 	bl	8002228 <_free_r>
 8001d34:	2300      	movs	r3, #0
 8001d36:	6363      	str	r3, [r4, #52]	; 0x34
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61a3      	str	r3, [r4, #24]
 8001d3c:	6063      	str	r3, [r4, #4]
 8001d3e:	89a3      	ldrh	r3, [r4, #12]
 8001d40:	0619      	lsls	r1, r3, #24
 8001d42:	d503      	bpl.n	8001d4c <setvbuf+0x7c>
 8001d44:	4638      	mov	r0, r7
 8001d46:	6921      	ldr	r1, [r4, #16]
 8001d48:	f000 fa6e 	bl	8002228 <_free_r>
 8001d4c:	89a3      	ldrh	r3, [r4, #12]
 8001d4e:	f1b8 0f02 	cmp.w	r8, #2
 8001d52:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8001d56:	f023 0303 	bic.w	r3, r3, #3
 8001d5a:	81a3      	strh	r3, [r4, #12]
 8001d5c:	d06c      	beq.n	8001e38 <setvbuf+0x168>
 8001d5e:	ab01      	add	r3, sp, #4
 8001d60:	466a      	mov	r2, sp
 8001d62:	4621      	mov	r1, r4
 8001d64:	4638      	mov	r0, r7
 8001d66:	f000 fa33 	bl	80021d0 <__swhatbuf_r>
 8001d6a:	89a3      	ldrh	r3, [r4, #12]
 8001d6c:	4318      	orrs	r0, r3
 8001d6e:	81a0      	strh	r0, [r4, #12]
 8001d70:	2d00      	cmp	r5, #0
 8001d72:	d130      	bne.n	8001dd6 <setvbuf+0x106>
 8001d74:	9d00      	ldr	r5, [sp, #0]
 8001d76:	4628      	mov	r0, r5
 8001d78:	f000 fa4e 	bl	8002218 <malloc>
 8001d7c:	4606      	mov	r6, r0
 8001d7e:	2800      	cmp	r0, #0
 8001d80:	d155      	bne.n	8001e2e <setvbuf+0x15e>
 8001d82:	f8dd 9000 	ldr.w	r9, [sp]
 8001d86:	45a9      	cmp	r9, r5
 8001d88:	d14a      	bne.n	8001e20 <setvbuf+0x150>
 8001d8a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60a2      	str	r2, [r4, #8]
 8001d92:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8001d96:	6022      	str	r2, [r4, #0]
 8001d98:	6122      	str	r2, [r4, #16]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001da0:	6162      	str	r2, [r4, #20]
 8001da2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	07d2      	lsls	r2, r2, #31
 8001daa:	81a3      	strh	r3, [r4, #12]
 8001dac:	d405      	bmi.n	8001dba <setvbuf+0xea>
 8001dae:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001db2:	d102      	bne.n	8001dba <setvbuf+0xea>
 8001db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001db6:	f000 fa0a 	bl	80021ce <__retarget_lock_release_recursive>
 8001dba:	4628      	mov	r0, r5
 8001dbc:	b003      	add	sp, #12
 8001dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dc2:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <setvbuf+0x184>)
 8001dc4:	429c      	cmp	r4, r3
 8001dc6:	d101      	bne.n	8001dcc <setvbuf+0xfc>
 8001dc8:	68bc      	ldr	r4, [r7, #8]
 8001dca:	e793      	b.n	8001cf4 <setvbuf+0x24>
 8001dcc:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <setvbuf+0x188>)
 8001dce:	429c      	cmp	r4, r3
 8001dd0:	bf08      	it	eq
 8001dd2:	68fc      	ldreq	r4, [r7, #12]
 8001dd4:	e78e      	b.n	8001cf4 <setvbuf+0x24>
 8001dd6:	2e00      	cmp	r6, #0
 8001dd8:	d0cd      	beq.n	8001d76 <setvbuf+0xa6>
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	b913      	cbnz	r3, 8001de4 <setvbuf+0x114>
 8001dde:	4638      	mov	r0, r7
 8001de0:	f000 f956 	bl	8002090 <__sinit>
 8001de4:	f1b8 0f01 	cmp.w	r8, #1
 8001de8:	bf08      	it	eq
 8001dea:	89a3      	ldrheq	r3, [r4, #12]
 8001dec:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001df0:	bf04      	itt	eq
 8001df2:	f043 0301 	orreq.w	r3, r3, #1
 8001df6:	81a3      	strheq	r3, [r4, #12]
 8001df8:	89a2      	ldrh	r2, [r4, #12]
 8001dfa:	6026      	str	r6, [r4, #0]
 8001dfc:	f012 0308 	ands.w	r3, r2, #8
 8001e00:	d01c      	beq.n	8001e3c <setvbuf+0x16c>
 8001e02:	07d3      	lsls	r3, r2, #31
 8001e04:	bf41      	itttt	mi
 8001e06:	2300      	movmi	r3, #0
 8001e08:	426d      	negmi	r5, r5
 8001e0a:	60a3      	strmi	r3, [r4, #8]
 8001e0c:	61a5      	strmi	r5, [r4, #24]
 8001e0e:	bf58      	it	pl
 8001e10:	60a5      	strpl	r5, [r4, #8]
 8001e12:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8001e14:	f015 0501 	ands.w	r5, r5, #1
 8001e18:	d115      	bne.n	8001e46 <setvbuf+0x176>
 8001e1a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001e1e:	e7c8      	b.n	8001db2 <setvbuf+0xe2>
 8001e20:	4648      	mov	r0, r9
 8001e22:	f000 f9f9 	bl	8002218 <malloc>
 8001e26:	4606      	mov	r6, r0
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	d0ae      	beq.n	8001d8a <setvbuf+0xba>
 8001e2c:	464d      	mov	r5, r9
 8001e2e:	89a3      	ldrh	r3, [r4, #12]
 8001e30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e34:	81a3      	strh	r3, [r4, #12]
 8001e36:	e7d0      	b.n	8001dda <setvbuf+0x10a>
 8001e38:	2500      	movs	r5, #0
 8001e3a:	e7a8      	b.n	8001d8e <setvbuf+0xbe>
 8001e3c:	60a3      	str	r3, [r4, #8]
 8001e3e:	e7e8      	b.n	8001e12 <setvbuf+0x142>
 8001e40:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001e44:	e7b9      	b.n	8001dba <setvbuf+0xea>
 8001e46:	2500      	movs	r5, #0
 8001e48:	e7b7      	b.n	8001dba <setvbuf+0xea>
 8001e4a:	bf00      	nop
 8001e4c:	2000000c 	.word	0x2000000c
 8001e50:	08002548 	.word	0x08002548
 8001e54:	08002568 	.word	0x08002568
 8001e58:	08002528 	.word	0x08002528

08001e5c <__sflush_r>:
 8001e5c:	898a      	ldrh	r2, [r1, #12]
 8001e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e62:	4605      	mov	r5, r0
 8001e64:	0710      	lsls	r0, r2, #28
 8001e66:	460c      	mov	r4, r1
 8001e68:	d458      	bmi.n	8001f1c <__sflush_r+0xc0>
 8001e6a:	684b      	ldr	r3, [r1, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	dc05      	bgt.n	8001e7c <__sflush_r+0x20>
 8001e70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	dc02      	bgt.n	8001e7c <__sflush_r+0x20>
 8001e76:	2000      	movs	r0, #0
 8001e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001e7e:	2e00      	cmp	r6, #0
 8001e80:	d0f9      	beq.n	8001e76 <__sflush_r+0x1a>
 8001e82:	2300      	movs	r3, #0
 8001e84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001e88:	682f      	ldr	r7, [r5, #0]
 8001e8a:	602b      	str	r3, [r5, #0]
 8001e8c:	d032      	beq.n	8001ef4 <__sflush_r+0x98>
 8001e8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001e90:	89a3      	ldrh	r3, [r4, #12]
 8001e92:	075a      	lsls	r2, r3, #29
 8001e94:	d505      	bpl.n	8001ea2 <__sflush_r+0x46>
 8001e96:	6863      	ldr	r3, [r4, #4]
 8001e98:	1ac0      	subs	r0, r0, r3
 8001e9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e9c:	b10b      	cbz	r3, 8001ea2 <__sflush_r+0x46>
 8001e9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ea0:	1ac0      	subs	r0, r0, r3
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001ea8:	4628      	mov	r0, r5
 8001eaa:	6a21      	ldr	r1, [r4, #32]
 8001eac:	47b0      	blx	r6
 8001eae:	1c43      	adds	r3, r0, #1
 8001eb0:	89a3      	ldrh	r3, [r4, #12]
 8001eb2:	d106      	bne.n	8001ec2 <__sflush_r+0x66>
 8001eb4:	6829      	ldr	r1, [r5, #0]
 8001eb6:	291d      	cmp	r1, #29
 8001eb8:	d82c      	bhi.n	8001f14 <__sflush_r+0xb8>
 8001eba:	4a2a      	ldr	r2, [pc, #168]	; (8001f64 <__sflush_r+0x108>)
 8001ebc:	40ca      	lsrs	r2, r1
 8001ebe:	07d6      	lsls	r6, r2, #31
 8001ec0:	d528      	bpl.n	8001f14 <__sflush_r+0xb8>
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	6062      	str	r2, [r4, #4]
 8001ec6:	6922      	ldr	r2, [r4, #16]
 8001ec8:	04d9      	lsls	r1, r3, #19
 8001eca:	6022      	str	r2, [r4, #0]
 8001ecc:	d504      	bpl.n	8001ed8 <__sflush_r+0x7c>
 8001ece:	1c42      	adds	r2, r0, #1
 8001ed0:	d101      	bne.n	8001ed6 <__sflush_r+0x7a>
 8001ed2:	682b      	ldr	r3, [r5, #0]
 8001ed4:	b903      	cbnz	r3, 8001ed8 <__sflush_r+0x7c>
 8001ed6:	6560      	str	r0, [r4, #84]	; 0x54
 8001ed8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001eda:	602f      	str	r7, [r5, #0]
 8001edc:	2900      	cmp	r1, #0
 8001ede:	d0ca      	beq.n	8001e76 <__sflush_r+0x1a>
 8001ee0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001ee4:	4299      	cmp	r1, r3
 8001ee6:	d002      	beq.n	8001eee <__sflush_r+0x92>
 8001ee8:	4628      	mov	r0, r5
 8001eea:	f000 f99d 	bl	8002228 <_free_r>
 8001eee:	2000      	movs	r0, #0
 8001ef0:	6360      	str	r0, [r4, #52]	; 0x34
 8001ef2:	e7c1      	b.n	8001e78 <__sflush_r+0x1c>
 8001ef4:	6a21      	ldr	r1, [r4, #32]
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	4628      	mov	r0, r5
 8001efa:	47b0      	blx	r6
 8001efc:	1c41      	adds	r1, r0, #1
 8001efe:	d1c7      	bne.n	8001e90 <__sflush_r+0x34>
 8001f00:	682b      	ldr	r3, [r5, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0c4      	beq.n	8001e90 <__sflush_r+0x34>
 8001f06:	2b1d      	cmp	r3, #29
 8001f08:	d001      	beq.n	8001f0e <__sflush_r+0xb2>
 8001f0a:	2b16      	cmp	r3, #22
 8001f0c:	d101      	bne.n	8001f12 <__sflush_r+0xb6>
 8001f0e:	602f      	str	r7, [r5, #0]
 8001f10:	e7b1      	b.n	8001e76 <__sflush_r+0x1a>
 8001f12:	89a3      	ldrh	r3, [r4, #12]
 8001f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f18:	81a3      	strh	r3, [r4, #12]
 8001f1a:	e7ad      	b.n	8001e78 <__sflush_r+0x1c>
 8001f1c:	690f      	ldr	r7, [r1, #16]
 8001f1e:	2f00      	cmp	r7, #0
 8001f20:	d0a9      	beq.n	8001e76 <__sflush_r+0x1a>
 8001f22:	0793      	lsls	r3, r2, #30
 8001f24:	bf18      	it	ne
 8001f26:	2300      	movne	r3, #0
 8001f28:	680e      	ldr	r6, [r1, #0]
 8001f2a:	bf08      	it	eq
 8001f2c:	694b      	ldreq	r3, [r1, #20]
 8001f2e:	eba6 0807 	sub.w	r8, r6, r7
 8001f32:	600f      	str	r7, [r1, #0]
 8001f34:	608b      	str	r3, [r1, #8]
 8001f36:	f1b8 0f00 	cmp.w	r8, #0
 8001f3a:	dd9c      	ble.n	8001e76 <__sflush_r+0x1a>
 8001f3c:	4643      	mov	r3, r8
 8001f3e:	463a      	mov	r2, r7
 8001f40:	4628      	mov	r0, r5
 8001f42:	6a21      	ldr	r1, [r4, #32]
 8001f44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001f46:	47b0      	blx	r6
 8001f48:	2800      	cmp	r0, #0
 8001f4a:	dc06      	bgt.n	8001f5a <__sflush_r+0xfe>
 8001f4c:	89a3      	ldrh	r3, [r4, #12]
 8001f4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f56:	81a3      	strh	r3, [r4, #12]
 8001f58:	e78e      	b.n	8001e78 <__sflush_r+0x1c>
 8001f5a:	4407      	add	r7, r0
 8001f5c:	eba8 0800 	sub.w	r8, r8, r0
 8001f60:	e7e9      	b.n	8001f36 <__sflush_r+0xda>
 8001f62:	bf00      	nop
 8001f64:	20400001 	.word	0x20400001

08001f68 <_fflush_r>:
 8001f68:	b538      	push	{r3, r4, r5, lr}
 8001f6a:	690b      	ldr	r3, [r1, #16]
 8001f6c:	4605      	mov	r5, r0
 8001f6e:	460c      	mov	r4, r1
 8001f70:	b913      	cbnz	r3, 8001f78 <_fflush_r+0x10>
 8001f72:	2500      	movs	r5, #0
 8001f74:	4628      	mov	r0, r5
 8001f76:	bd38      	pop	{r3, r4, r5, pc}
 8001f78:	b118      	cbz	r0, 8001f82 <_fflush_r+0x1a>
 8001f7a:	6983      	ldr	r3, [r0, #24]
 8001f7c:	b90b      	cbnz	r3, 8001f82 <_fflush_r+0x1a>
 8001f7e:	f000 f887 	bl	8002090 <__sinit>
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <_fflush_r+0x6c>)
 8001f84:	429c      	cmp	r4, r3
 8001f86:	d11b      	bne.n	8001fc0 <_fflush_r+0x58>
 8001f88:	686c      	ldr	r4, [r5, #4]
 8001f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0ef      	beq.n	8001f72 <_fflush_r+0xa>
 8001f92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001f94:	07d0      	lsls	r0, r2, #31
 8001f96:	d404      	bmi.n	8001fa2 <_fflush_r+0x3a>
 8001f98:	0599      	lsls	r1, r3, #22
 8001f9a:	d402      	bmi.n	8001fa2 <_fflush_r+0x3a>
 8001f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f9e:	f000 f915 	bl	80021cc <__retarget_lock_acquire_recursive>
 8001fa2:	4628      	mov	r0, r5
 8001fa4:	4621      	mov	r1, r4
 8001fa6:	f7ff ff59 	bl	8001e5c <__sflush_r>
 8001faa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001fac:	4605      	mov	r5, r0
 8001fae:	07da      	lsls	r2, r3, #31
 8001fb0:	d4e0      	bmi.n	8001f74 <_fflush_r+0xc>
 8001fb2:	89a3      	ldrh	r3, [r4, #12]
 8001fb4:	059b      	lsls	r3, r3, #22
 8001fb6:	d4dd      	bmi.n	8001f74 <_fflush_r+0xc>
 8001fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001fba:	f000 f908 	bl	80021ce <__retarget_lock_release_recursive>
 8001fbe:	e7d9      	b.n	8001f74 <_fflush_r+0xc>
 8001fc0:	4b05      	ldr	r3, [pc, #20]	; (8001fd8 <_fflush_r+0x70>)
 8001fc2:	429c      	cmp	r4, r3
 8001fc4:	d101      	bne.n	8001fca <_fflush_r+0x62>
 8001fc6:	68ac      	ldr	r4, [r5, #8]
 8001fc8:	e7df      	b.n	8001f8a <_fflush_r+0x22>
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <_fflush_r+0x74>)
 8001fcc:	429c      	cmp	r4, r3
 8001fce:	bf08      	it	eq
 8001fd0:	68ec      	ldreq	r4, [r5, #12]
 8001fd2:	e7da      	b.n	8001f8a <_fflush_r+0x22>
 8001fd4:	08002548 	.word	0x08002548
 8001fd8:	08002568 	.word	0x08002568
 8001fdc:	08002528 	.word	0x08002528

08001fe0 <std>:
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	b510      	push	{r4, lr}
 8001fe4:	4604      	mov	r4, r0
 8001fe6:	e9c0 3300 	strd	r3, r3, [r0]
 8001fea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001fee:	6083      	str	r3, [r0, #8]
 8001ff0:	8181      	strh	r1, [r0, #12]
 8001ff2:	6643      	str	r3, [r0, #100]	; 0x64
 8001ff4:	81c2      	strh	r2, [r0, #14]
 8001ff6:	6183      	str	r3, [r0, #24]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	2208      	movs	r2, #8
 8001ffc:	305c      	adds	r0, #92	; 0x5c
 8001ffe:	f7ff fe5f 	bl	8001cc0 <memset>
 8002002:	4b05      	ldr	r3, [pc, #20]	; (8002018 <std+0x38>)
 8002004:	6224      	str	r4, [r4, #32]
 8002006:	6263      	str	r3, [r4, #36]	; 0x24
 8002008:	4b04      	ldr	r3, [pc, #16]	; (800201c <std+0x3c>)
 800200a:	62a3      	str	r3, [r4, #40]	; 0x28
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <std+0x40>)
 800200e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <std+0x44>)
 8002012:	6323      	str	r3, [r4, #48]	; 0x30
 8002014:	bd10      	pop	{r4, pc}
 8002016:	bf00      	nop
 8002018:	08002395 	.word	0x08002395
 800201c:	080023b7 	.word	0x080023b7
 8002020:	080023ef 	.word	0x080023ef
 8002024:	08002413 	.word	0x08002413

08002028 <_cleanup_r>:
 8002028:	4901      	ldr	r1, [pc, #4]	; (8002030 <_cleanup_r+0x8>)
 800202a:	f000 b8af 	b.w	800218c <_fwalk_reent>
 800202e:	bf00      	nop
 8002030:	08001f69 	.word	0x08001f69

08002034 <__sfmoreglue>:
 8002034:	b570      	push	{r4, r5, r6, lr}
 8002036:	2568      	movs	r5, #104	; 0x68
 8002038:	1e4a      	subs	r2, r1, #1
 800203a:	4355      	muls	r5, r2
 800203c:	460e      	mov	r6, r1
 800203e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002042:	f000 f93d 	bl	80022c0 <_malloc_r>
 8002046:	4604      	mov	r4, r0
 8002048:	b140      	cbz	r0, 800205c <__sfmoreglue+0x28>
 800204a:	2100      	movs	r1, #0
 800204c:	e9c0 1600 	strd	r1, r6, [r0]
 8002050:	300c      	adds	r0, #12
 8002052:	60a0      	str	r0, [r4, #8]
 8002054:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002058:	f7ff fe32 	bl	8001cc0 <memset>
 800205c:	4620      	mov	r0, r4
 800205e:	bd70      	pop	{r4, r5, r6, pc}

08002060 <__sfp_lock_acquire>:
 8002060:	4801      	ldr	r0, [pc, #4]	; (8002068 <__sfp_lock_acquire+0x8>)
 8002062:	f000 b8b3 	b.w	80021cc <__retarget_lock_acquire_recursive>
 8002066:	bf00      	nop
 8002068:	200000ec 	.word	0x200000ec

0800206c <__sfp_lock_release>:
 800206c:	4801      	ldr	r0, [pc, #4]	; (8002074 <__sfp_lock_release+0x8>)
 800206e:	f000 b8ae 	b.w	80021ce <__retarget_lock_release_recursive>
 8002072:	bf00      	nop
 8002074:	200000ec 	.word	0x200000ec

08002078 <__sinit_lock_acquire>:
 8002078:	4801      	ldr	r0, [pc, #4]	; (8002080 <__sinit_lock_acquire+0x8>)
 800207a:	f000 b8a7 	b.w	80021cc <__retarget_lock_acquire_recursive>
 800207e:	bf00      	nop
 8002080:	200000e7 	.word	0x200000e7

08002084 <__sinit_lock_release>:
 8002084:	4801      	ldr	r0, [pc, #4]	; (800208c <__sinit_lock_release+0x8>)
 8002086:	f000 b8a2 	b.w	80021ce <__retarget_lock_release_recursive>
 800208a:	bf00      	nop
 800208c:	200000e7 	.word	0x200000e7

08002090 <__sinit>:
 8002090:	b510      	push	{r4, lr}
 8002092:	4604      	mov	r4, r0
 8002094:	f7ff fff0 	bl	8002078 <__sinit_lock_acquire>
 8002098:	69a3      	ldr	r3, [r4, #24]
 800209a:	b11b      	cbz	r3, 80020a4 <__sinit+0x14>
 800209c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020a0:	f7ff bff0 	b.w	8002084 <__sinit_lock_release>
 80020a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80020a8:	6523      	str	r3, [r4, #80]	; 0x50
 80020aa:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <__sinit+0x68>)
 80020ac:	4a13      	ldr	r2, [pc, #76]	; (80020fc <__sinit+0x6c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80020b2:	42a3      	cmp	r3, r4
 80020b4:	bf08      	it	eq
 80020b6:	2301      	moveq	r3, #1
 80020b8:	4620      	mov	r0, r4
 80020ba:	bf08      	it	eq
 80020bc:	61a3      	streq	r3, [r4, #24]
 80020be:	f000 f81f 	bl	8002100 <__sfp>
 80020c2:	6060      	str	r0, [r4, #4]
 80020c4:	4620      	mov	r0, r4
 80020c6:	f000 f81b 	bl	8002100 <__sfp>
 80020ca:	60a0      	str	r0, [r4, #8]
 80020cc:	4620      	mov	r0, r4
 80020ce:	f000 f817 	bl	8002100 <__sfp>
 80020d2:	2200      	movs	r2, #0
 80020d4:	2104      	movs	r1, #4
 80020d6:	60e0      	str	r0, [r4, #12]
 80020d8:	6860      	ldr	r0, [r4, #4]
 80020da:	f7ff ff81 	bl	8001fe0 <std>
 80020de:	2201      	movs	r2, #1
 80020e0:	2109      	movs	r1, #9
 80020e2:	68a0      	ldr	r0, [r4, #8]
 80020e4:	f7ff ff7c 	bl	8001fe0 <std>
 80020e8:	2202      	movs	r2, #2
 80020ea:	2112      	movs	r1, #18
 80020ec:	68e0      	ldr	r0, [r4, #12]
 80020ee:	f7ff ff77 	bl	8001fe0 <std>
 80020f2:	2301      	movs	r3, #1
 80020f4:	61a3      	str	r3, [r4, #24]
 80020f6:	e7d1      	b.n	800209c <__sinit+0xc>
 80020f8:	08002524 	.word	0x08002524
 80020fc:	08002029 	.word	0x08002029

08002100 <__sfp>:
 8002100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002102:	4607      	mov	r7, r0
 8002104:	f7ff ffac 	bl	8002060 <__sfp_lock_acquire>
 8002108:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <__sfp+0x84>)
 800210a:	681e      	ldr	r6, [r3, #0]
 800210c:	69b3      	ldr	r3, [r6, #24]
 800210e:	b913      	cbnz	r3, 8002116 <__sfp+0x16>
 8002110:	4630      	mov	r0, r6
 8002112:	f7ff ffbd 	bl	8002090 <__sinit>
 8002116:	3648      	adds	r6, #72	; 0x48
 8002118:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800211c:	3b01      	subs	r3, #1
 800211e:	d503      	bpl.n	8002128 <__sfp+0x28>
 8002120:	6833      	ldr	r3, [r6, #0]
 8002122:	b30b      	cbz	r3, 8002168 <__sfp+0x68>
 8002124:	6836      	ldr	r6, [r6, #0]
 8002126:	e7f7      	b.n	8002118 <__sfp+0x18>
 8002128:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800212c:	b9d5      	cbnz	r5, 8002164 <__sfp+0x64>
 800212e:	4b16      	ldr	r3, [pc, #88]	; (8002188 <__sfp+0x88>)
 8002130:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002134:	60e3      	str	r3, [r4, #12]
 8002136:	6665      	str	r5, [r4, #100]	; 0x64
 8002138:	f000 f847 	bl	80021ca <__retarget_lock_init_recursive>
 800213c:	f7ff ff96 	bl	800206c <__sfp_lock_release>
 8002140:	2208      	movs	r2, #8
 8002142:	4629      	mov	r1, r5
 8002144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800214c:	6025      	str	r5, [r4, #0]
 800214e:	61a5      	str	r5, [r4, #24]
 8002150:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002154:	f7ff fdb4 	bl	8001cc0 <memset>
 8002158:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800215c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002160:	4620      	mov	r0, r4
 8002162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002164:	3468      	adds	r4, #104	; 0x68
 8002166:	e7d9      	b.n	800211c <__sfp+0x1c>
 8002168:	2104      	movs	r1, #4
 800216a:	4638      	mov	r0, r7
 800216c:	f7ff ff62 	bl	8002034 <__sfmoreglue>
 8002170:	4604      	mov	r4, r0
 8002172:	6030      	str	r0, [r6, #0]
 8002174:	2800      	cmp	r0, #0
 8002176:	d1d5      	bne.n	8002124 <__sfp+0x24>
 8002178:	f7ff ff78 	bl	800206c <__sfp_lock_release>
 800217c:	230c      	movs	r3, #12
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	e7ee      	b.n	8002160 <__sfp+0x60>
 8002182:	bf00      	nop
 8002184:	08002524 	.word	0x08002524
 8002188:	ffff0001 	.word	0xffff0001

0800218c <_fwalk_reent>:
 800218c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002190:	4606      	mov	r6, r0
 8002192:	4688      	mov	r8, r1
 8002194:	2700      	movs	r7, #0
 8002196:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800219a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800219e:	f1b9 0901 	subs.w	r9, r9, #1
 80021a2:	d505      	bpl.n	80021b0 <_fwalk_reent+0x24>
 80021a4:	6824      	ldr	r4, [r4, #0]
 80021a6:	2c00      	cmp	r4, #0
 80021a8:	d1f7      	bne.n	800219a <_fwalk_reent+0xe>
 80021aa:	4638      	mov	r0, r7
 80021ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021b0:	89ab      	ldrh	r3, [r5, #12]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d907      	bls.n	80021c6 <_fwalk_reent+0x3a>
 80021b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80021ba:	3301      	adds	r3, #1
 80021bc:	d003      	beq.n	80021c6 <_fwalk_reent+0x3a>
 80021be:	4629      	mov	r1, r5
 80021c0:	4630      	mov	r0, r6
 80021c2:	47c0      	blx	r8
 80021c4:	4307      	orrs	r7, r0
 80021c6:	3568      	adds	r5, #104	; 0x68
 80021c8:	e7e9      	b.n	800219e <_fwalk_reent+0x12>

080021ca <__retarget_lock_init_recursive>:
 80021ca:	4770      	bx	lr

080021cc <__retarget_lock_acquire_recursive>:
 80021cc:	4770      	bx	lr

080021ce <__retarget_lock_release_recursive>:
 80021ce:	4770      	bx	lr

080021d0 <__swhatbuf_r>:
 80021d0:	b570      	push	{r4, r5, r6, lr}
 80021d2:	460e      	mov	r6, r1
 80021d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021d8:	4614      	mov	r4, r2
 80021da:	2900      	cmp	r1, #0
 80021dc:	461d      	mov	r5, r3
 80021de:	b096      	sub	sp, #88	; 0x58
 80021e0:	da07      	bge.n	80021f2 <__swhatbuf_r+0x22>
 80021e2:	2300      	movs	r3, #0
 80021e4:	602b      	str	r3, [r5, #0]
 80021e6:	89b3      	ldrh	r3, [r6, #12]
 80021e8:	061a      	lsls	r2, r3, #24
 80021ea:	d410      	bmi.n	800220e <__swhatbuf_r+0x3e>
 80021ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f0:	e00e      	b.n	8002210 <__swhatbuf_r+0x40>
 80021f2:	466a      	mov	r2, sp
 80021f4:	f000 f934 	bl	8002460 <_fstat_r>
 80021f8:	2800      	cmp	r0, #0
 80021fa:	dbf2      	blt.n	80021e2 <__swhatbuf_r+0x12>
 80021fc:	9a01      	ldr	r2, [sp, #4]
 80021fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002202:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002206:	425a      	negs	r2, r3
 8002208:	415a      	adcs	r2, r3
 800220a:	602a      	str	r2, [r5, #0]
 800220c:	e7ee      	b.n	80021ec <__swhatbuf_r+0x1c>
 800220e:	2340      	movs	r3, #64	; 0x40
 8002210:	2000      	movs	r0, #0
 8002212:	6023      	str	r3, [r4, #0]
 8002214:	b016      	add	sp, #88	; 0x58
 8002216:	bd70      	pop	{r4, r5, r6, pc}

08002218 <malloc>:
 8002218:	4b02      	ldr	r3, [pc, #8]	; (8002224 <malloc+0xc>)
 800221a:	4601      	mov	r1, r0
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	f000 b84f 	b.w	80022c0 <_malloc_r>
 8002222:	bf00      	nop
 8002224:	2000000c 	.word	0x2000000c

08002228 <_free_r>:
 8002228:	b538      	push	{r3, r4, r5, lr}
 800222a:	4605      	mov	r5, r0
 800222c:	2900      	cmp	r1, #0
 800222e:	d043      	beq.n	80022b8 <_free_r+0x90>
 8002230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002234:	1f0c      	subs	r4, r1, #4
 8002236:	2b00      	cmp	r3, #0
 8002238:	bfb8      	it	lt
 800223a:	18e4      	addlt	r4, r4, r3
 800223c:	f000 f934 	bl	80024a8 <__malloc_lock>
 8002240:	4a1e      	ldr	r2, [pc, #120]	; (80022bc <_free_r+0x94>)
 8002242:	6813      	ldr	r3, [r2, #0]
 8002244:	4610      	mov	r0, r2
 8002246:	b933      	cbnz	r3, 8002256 <_free_r+0x2e>
 8002248:	6063      	str	r3, [r4, #4]
 800224a:	6014      	str	r4, [r2, #0]
 800224c:	4628      	mov	r0, r5
 800224e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002252:	f000 b92f 	b.w	80024b4 <__malloc_unlock>
 8002256:	42a3      	cmp	r3, r4
 8002258:	d90a      	bls.n	8002270 <_free_r+0x48>
 800225a:	6821      	ldr	r1, [r4, #0]
 800225c:	1862      	adds	r2, r4, r1
 800225e:	4293      	cmp	r3, r2
 8002260:	bf01      	itttt	eq
 8002262:	681a      	ldreq	r2, [r3, #0]
 8002264:	685b      	ldreq	r3, [r3, #4]
 8002266:	1852      	addeq	r2, r2, r1
 8002268:	6022      	streq	r2, [r4, #0]
 800226a:	6063      	str	r3, [r4, #4]
 800226c:	6004      	str	r4, [r0, #0]
 800226e:	e7ed      	b.n	800224c <_free_r+0x24>
 8002270:	461a      	mov	r2, r3
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	b10b      	cbz	r3, 800227a <_free_r+0x52>
 8002276:	42a3      	cmp	r3, r4
 8002278:	d9fa      	bls.n	8002270 <_free_r+0x48>
 800227a:	6811      	ldr	r1, [r2, #0]
 800227c:	1850      	adds	r0, r2, r1
 800227e:	42a0      	cmp	r0, r4
 8002280:	d10b      	bne.n	800229a <_free_r+0x72>
 8002282:	6820      	ldr	r0, [r4, #0]
 8002284:	4401      	add	r1, r0
 8002286:	1850      	adds	r0, r2, r1
 8002288:	4283      	cmp	r3, r0
 800228a:	6011      	str	r1, [r2, #0]
 800228c:	d1de      	bne.n	800224c <_free_r+0x24>
 800228e:	6818      	ldr	r0, [r3, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4401      	add	r1, r0
 8002294:	6011      	str	r1, [r2, #0]
 8002296:	6053      	str	r3, [r2, #4]
 8002298:	e7d8      	b.n	800224c <_free_r+0x24>
 800229a:	d902      	bls.n	80022a2 <_free_r+0x7a>
 800229c:	230c      	movs	r3, #12
 800229e:	602b      	str	r3, [r5, #0]
 80022a0:	e7d4      	b.n	800224c <_free_r+0x24>
 80022a2:	6820      	ldr	r0, [r4, #0]
 80022a4:	1821      	adds	r1, r4, r0
 80022a6:	428b      	cmp	r3, r1
 80022a8:	bf01      	itttt	eq
 80022aa:	6819      	ldreq	r1, [r3, #0]
 80022ac:	685b      	ldreq	r3, [r3, #4]
 80022ae:	1809      	addeq	r1, r1, r0
 80022b0:	6021      	streq	r1, [r4, #0]
 80022b2:	6063      	str	r3, [r4, #4]
 80022b4:	6054      	str	r4, [r2, #4]
 80022b6:	e7c9      	b.n	800224c <_free_r+0x24>
 80022b8:	bd38      	pop	{r3, r4, r5, pc}
 80022ba:	bf00      	nop
 80022bc:	20000090 	.word	0x20000090

080022c0 <_malloc_r>:
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c2:	1ccd      	adds	r5, r1, #3
 80022c4:	f025 0503 	bic.w	r5, r5, #3
 80022c8:	3508      	adds	r5, #8
 80022ca:	2d0c      	cmp	r5, #12
 80022cc:	bf38      	it	cc
 80022ce:	250c      	movcc	r5, #12
 80022d0:	2d00      	cmp	r5, #0
 80022d2:	4606      	mov	r6, r0
 80022d4:	db01      	blt.n	80022da <_malloc_r+0x1a>
 80022d6:	42a9      	cmp	r1, r5
 80022d8:	d903      	bls.n	80022e2 <_malloc_r+0x22>
 80022da:	230c      	movs	r3, #12
 80022dc:	6033      	str	r3, [r6, #0]
 80022de:	2000      	movs	r0, #0
 80022e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022e2:	f000 f8e1 	bl	80024a8 <__malloc_lock>
 80022e6:	4921      	ldr	r1, [pc, #132]	; (800236c <_malloc_r+0xac>)
 80022e8:	680a      	ldr	r2, [r1, #0]
 80022ea:	4614      	mov	r4, r2
 80022ec:	b99c      	cbnz	r4, 8002316 <_malloc_r+0x56>
 80022ee:	4f20      	ldr	r7, [pc, #128]	; (8002370 <_malloc_r+0xb0>)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b923      	cbnz	r3, 80022fe <_malloc_r+0x3e>
 80022f4:	4621      	mov	r1, r4
 80022f6:	4630      	mov	r0, r6
 80022f8:	f000 f83c 	bl	8002374 <_sbrk_r>
 80022fc:	6038      	str	r0, [r7, #0]
 80022fe:	4629      	mov	r1, r5
 8002300:	4630      	mov	r0, r6
 8002302:	f000 f837 	bl	8002374 <_sbrk_r>
 8002306:	1c43      	adds	r3, r0, #1
 8002308:	d123      	bne.n	8002352 <_malloc_r+0x92>
 800230a:	230c      	movs	r3, #12
 800230c:	4630      	mov	r0, r6
 800230e:	6033      	str	r3, [r6, #0]
 8002310:	f000 f8d0 	bl	80024b4 <__malloc_unlock>
 8002314:	e7e3      	b.n	80022de <_malloc_r+0x1e>
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	1b5b      	subs	r3, r3, r5
 800231a:	d417      	bmi.n	800234c <_malloc_r+0x8c>
 800231c:	2b0b      	cmp	r3, #11
 800231e:	d903      	bls.n	8002328 <_malloc_r+0x68>
 8002320:	6023      	str	r3, [r4, #0]
 8002322:	441c      	add	r4, r3
 8002324:	6025      	str	r5, [r4, #0]
 8002326:	e004      	b.n	8002332 <_malloc_r+0x72>
 8002328:	6863      	ldr	r3, [r4, #4]
 800232a:	42a2      	cmp	r2, r4
 800232c:	bf0c      	ite	eq
 800232e:	600b      	streq	r3, [r1, #0]
 8002330:	6053      	strne	r3, [r2, #4]
 8002332:	4630      	mov	r0, r6
 8002334:	f000 f8be 	bl	80024b4 <__malloc_unlock>
 8002338:	f104 000b 	add.w	r0, r4, #11
 800233c:	1d23      	adds	r3, r4, #4
 800233e:	f020 0007 	bic.w	r0, r0, #7
 8002342:	1ac2      	subs	r2, r0, r3
 8002344:	d0cc      	beq.n	80022e0 <_malloc_r+0x20>
 8002346:	1a1b      	subs	r3, r3, r0
 8002348:	50a3      	str	r3, [r4, r2]
 800234a:	e7c9      	b.n	80022e0 <_malloc_r+0x20>
 800234c:	4622      	mov	r2, r4
 800234e:	6864      	ldr	r4, [r4, #4]
 8002350:	e7cc      	b.n	80022ec <_malloc_r+0x2c>
 8002352:	1cc4      	adds	r4, r0, #3
 8002354:	f024 0403 	bic.w	r4, r4, #3
 8002358:	42a0      	cmp	r0, r4
 800235a:	d0e3      	beq.n	8002324 <_malloc_r+0x64>
 800235c:	1a21      	subs	r1, r4, r0
 800235e:	4630      	mov	r0, r6
 8002360:	f000 f808 	bl	8002374 <_sbrk_r>
 8002364:	3001      	adds	r0, #1
 8002366:	d1dd      	bne.n	8002324 <_malloc_r+0x64>
 8002368:	e7cf      	b.n	800230a <_malloc_r+0x4a>
 800236a:	bf00      	nop
 800236c:	20000090 	.word	0x20000090
 8002370:	20000094 	.word	0x20000094

08002374 <_sbrk_r>:
 8002374:	b538      	push	{r3, r4, r5, lr}
 8002376:	2300      	movs	r3, #0
 8002378:	4d05      	ldr	r5, [pc, #20]	; (8002390 <_sbrk_r+0x1c>)
 800237a:	4604      	mov	r4, r0
 800237c:	4608      	mov	r0, r1
 800237e:	602b      	str	r3, [r5, #0]
 8002380:	f7fe fa58 	bl	8000834 <_sbrk>
 8002384:	1c43      	adds	r3, r0, #1
 8002386:	d102      	bne.n	800238e <_sbrk_r+0x1a>
 8002388:	682b      	ldr	r3, [r5, #0]
 800238a:	b103      	cbz	r3, 800238e <_sbrk_r+0x1a>
 800238c:	6023      	str	r3, [r4, #0]
 800238e:	bd38      	pop	{r3, r4, r5, pc}
 8002390:	200000f0 	.word	0x200000f0

08002394 <__sread>:
 8002394:	b510      	push	{r4, lr}
 8002396:	460c      	mov	r4, r1
 8002398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800239c:	f000 f890 	bl	80024c0 <_read_r>
 80023a0:	2800      	cmp	r0, #0
 80023a2:	bfab      	itete	ge
 80023a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80023a6:	89a3      	ldrhlt	r3, [r4, #12]
 80023a8:	181b      	addge	r3, r3, r0
 80023aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80023ae:	bfac      	ite	ge
 80023b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80023b2:	81a3      	strhlt	r3, [r4, #12]
 80023b4:	bd10      	pop	{r4, pc}

080023b6 <__swrite>:
 80023b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023ba:	461f      	mov	r7, r3
 80023bc:	898b      	ldrh	r3, [r1, #12]
 80023be:	4605      	mov	r5, r0
 80023c0:	05db      	lsls	r3, r3, #23
 80023c2:	460c      	mov	r4, r1
 80023c4:	4616      	mov	r6, r2
 80023c6:	d505      	bpl.n	80023d4 <__swrite+0x1e>
 80023c8:	2302      	movs	r3, #2
 80023ca:	2200      	movs	r2, #0
 80023cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023d0:	f000 f858 	bl	8002484 <_lseek_r>
 80023d4:	89a3      	ldrh	r3, [r4, #12]
 80023d6:	4632      	mov	r2, r6
 80023d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023dc:	81a3      	strh	r3, [r4, #12]
 80023de:	4628      	mov	r0, r5
 80023e0:	463b      	mov	r3, r7
 80023e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023ea:	f000 b817 	b.w	800241c <_write_r>

080023ee <__sseek>:
 80023ee:	b510      	push	{r4, lr}
 80023f0:	460c      	mov	r4, r1
 80023f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023f6:	f000 f845 	bl	8002484 <_lseek_r>
 80023fa:	1c43      	adds	r3, r0, #1
 80023fc:	89a3      	ldrh	r3, [r4, #12]
 80023fe:	bf15      	itete	ne
 8002400:	6560      	strne	r0, [r4, #84]	; 0x54
 8002402:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002406:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800240a:	81a3      	strheq	r3, [r4, #12]
 800240c:	bf18      	it	ne
 800240e:	81a3      	strhne	r3, [r4, #12]
 8002410:	bd10      	pop	{r4, pc}

08002412 <__sclose>:
 8002412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002416:	f000 b813 	b.w	8002440 <_close_r>
	...

0800241c <_write_r>:
 800241c:	b538      	push	{r3, r4, r5, lr}
 800241e:	4604      	mov	r4, r0
 8002420:	4608      	mov	r0, r1
 8002422:	4611      	mov	r1, r2
 8002424:	2200      	movs	r2, #0
 8002426:	4d05      	ldr	r5, [pc, #20]	; (800243c <_write_r+0x20>)
 8002428:	602a      	str	r2, [r5, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	f7fe f8ca 	bl	80005c4 <_write>
 8002430:	1c43      	adds	r3, r0, #1
 8002432:	d102      	bne.n	800243a <_write_r+0x1e>
 8002434:	682b      	ldr	r3, [r5, #0]
 8002436:	b103      	cbz	r3, 800243a <_write_r+0x1e>
 8002438:	6023      	str	r3, [r4, #0]
 800243a:	bd38      	pop	{r3, r4, r5, pc}
 800243c:	200000f0 	.word	0x200000f0

08002440 <_close_r>:
 8002440:	b538      	push	{r3, r4, r5, lr}
 8002442:	2300      	movs	r3, #0
 8002444:	4d05      	ldr	r5, [pc, #20]	; (800245c <_close_r+0x1c>)
 8002446:	4604      	mov	r4, r0
 8002448:	4608      	mov	r0, r1
 800244a:	602b      	str	r3, [r5, #0]
 800244c:	f7fe f8e6 	bl	800061c <_close>
 8002450:	1c43      	adds	r3, r0, #1
 8002452:	d102      	bne.n	800245a <_close_r+0x1a>
 8002454:	682b      	ldr	r3, [r5, #0]
 8002456:	b103      	cbz	r3, 800245a <_close_r+0x1a>
 8002458:	6023      	str	r3, [r4, #0]
 800245a:	bd38      	pop	{r3, r4, r5, pc}
 800245c:	200000f0 	.word	0x200000f0

08002460 <_fstat_r>:
 8002460:	b538      	push	{r3, r4, r5, lr}
 8002462:	2300      	movs	r3, #0
 8002464:	4d06      	ldr	r5, [pc, #24]	; (8002480 <_fstat_r+0x20>)
 8002466:	4604      	mov	r4, r0
 8002468:	4608      	mov	r0, r1
 800246a:	4611      	mov	r1, r2
 800246c:	602b      	str	r3, [r5, #0]
 800246e:	f7fe f925 	bl	80006bc <_fstat>
 8002472:	1c43      	adds	r3, r0, #1
 8002474:	d102      	bne.n	800247c <_fstat_r+0x1c>
 8002476:	682b      	ldr	r3, [r5, #0]
 8002478:	b103      	cbz	r3, 800247c <_fstat_r+0x1c>
 800247a:	6023      	str	r3, [r4, #0]
 800247c:	bd38      	pop	{r3, r4, r5, pc}
 800247e:	bf00      	nop
 8002480:	200000f0 	.word	0x200000f0

08002484 <_lseek_r>:
 8002484:	b538      	push	{r3, r4, r5, lr}
 8002486:	4604      	mov	r4, r0
 8002488:	4608      	mov	r0, r1
 800248a:	4611      	mov	r1, r2
 800248c:	2200      	movs	r2, #0
 800248e:	4d05      	ldr	r5, [pc, #20]	; (80024a4 <_lseek_r+0x20>)
 8002490:	602a      	str	r2, [r5, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	f7fe f8d9 	bl	800064a <_lseek>
 8002498:	1c43      	adds	r3, r0, #1
 800249a:	d102      	bne.n	80024a2 <_lseek_r+0x1e>
 800249c:	682b      	ldr	r3, [r5, #0]
 800249e:	b103      	cbz	r3, 80024a2 <_lseek_r+0x1e>
 80024a0:	6023      	str	r3, [r4, #0]
 80024a2:	bd38      	pop	{r3, r4, r5, pc}
 80024a4:	200000f0 	.word	0x200000f0

080024a8 <__malloc_lock>:
 80024a8:	4801      	ldr	r0, [pc, #4]	; (80024b0 <__malloc_lock+0x8>)
 80024aa:	f7ff be8f 	b.w	80021cc <__retarget_lock_acquire_recursive>
 80024ae:	bf00      	nop
 80024b0:	200000e8 	.word	0x200000e8

080024b4 <__malloc_unlock>:
 80024b4:	4801      	ldr	r0, [pc, #4]	; (80024bc <__malloc_unlock+0x8>)
 80024b6:	f7ff be8a 	b.w	80021ce <__retarget_lock_release_recursive>
 80024ba:	bf00      	nop
 80024bc:	200000e8 	.word	0x200000e8

080024c0 <_read_r>:
 80024c0:	b538      	push	{r3, r4, r5, lr}
 80024c2:	4604      	mov	r4, r0
 80024c4:	4608      	mov	r0, r1
 80024c6:	4611      	mov	r1, r2
 80024c8:	2200      	movs	r2, #0
 80024ca:	4d05      	ldr	r5, [pc, #20]	; (80024e0 <_read_r+0x20>)
 80024cc:	602a      	str	r2, [r5, #0]
 80024ce:	461a      	mov	r2, r3
 80024d0:	f7fe f8cc 	bl	800066c <_read>
 80024d4:	1c43      	adds	r3, r0, #1
 80024d6:	d102      	bne.n	80024de <_read_r+0x1e>
 80024d8:	682b      	ldr	r3, [r5, #0]
 80024da:	b103      	cbz	r3, 80024de <_read_r+0x1e>
 80024dc:	6023      	str	r3, [r4, #0]
 80024de:	bd38      	pop	{r3, r4, r5, pc}
 80024e0:	200000f0 	.word	0x200000f0

080024e4 <_init>:
 80024e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024e6:	bf00      	nop
 80024e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ea:	bc08      	pop	{r3}
 80024ec:	469e      	mov	lr, r3
 80024ee:	4770      	bx	lr

080024f0 <_fini>:
 80024f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024f2:	bf00      	nop
 80024f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024f6:	bc08      	pop	{r3}
 80024f8:	469e      	mov	lr, r3
 80024fa:	4770      	bx	lr
