<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `iomuxc` mod in crate `imxrt_ral`."><title>imxrt_ral::iomuxc - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0 (f8297e351 2025-10-28)" data-channel="1.91.0" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module iomuxc</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module iomuxc</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate imxrt_<wbr>ral</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">imxrt_ral</a></div><h1>Module <span>iomuxc</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/imxrt_ral/imxrt1062.rs.html#1847">Source</a> </span></div><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="ANATOP_USB_OTG1_ID_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ANATOP_USB_OTG1_ID_SELECT_INPUT">ANATOP_<wbr>USB_<wbr>OTG1_<wbr>ID_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ANATOP_USB_OTG2_ID_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ANATOP_USB_OTG2_ID_SELECT_INPUT">ANATOP_<wbr>USB_<wbr>OTG2_<wbr>ID_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CANFD_IPP_IND_CANRX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CANFD_IPP_IND_CANRX_SELECT_INPUT">CANFD_<wbr>IPP_<wbr>IND_<wbr>CANRX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CCM_PMIC_READY_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CCM_PMIC_READY_SELECT_INPUT">CCM_<wbr>PMIC_<wbr>READY_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CCM_PMIC_READY_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA02_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA02_SELECT_INPUT">CSI_<wbr>DATA02_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA02_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA03_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA03_SELECT_INPUT">CSI_<wbr>DATA03_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA03_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA04_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA04_SELECT_INPUT">CSI_<wbr>DATA04_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA04_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA05_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA05_SELECT_INPUT">CSI_<wbr>DATA05_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA05_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA06_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA06_SELECT_INPUT">CSI_<wbr>DATA06_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA06_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA07_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA07_SELECT_INPUT">CSI_<wbr>DATA07_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA07_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA08_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA08_SELECT_INPUT">CSI_<wbr>DATA08_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA08_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_DATA09_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA09_SELECT_INPUT">CSI_<wbr>DATA09_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_DATA09_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_HSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_HSYNC_SELECT_INPUT">CSI_<wbr>HSYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_HSYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_PIXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_PIXCLK_SELECT_INPUT">CSI_<wbr>PIXCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_PIXCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="CSI_VSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_VSYNC_SELECT_INPUT">CSI_<wbr>VSYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>CSI_VSYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET0_RXDATA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET0_RXDATA_SELECT_INPUT">ENET0_<wbr>RXDATA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET0_RXDATA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET0_TIMER_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET0_TIMER_SELECT_INPUT">ENET0_<wbr>TIMER_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET0_TIMER_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET1_RXDATA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET1_RXDATA_SELECT_INPUT">ENET1_<wbr>RXDATA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET1_RXDATA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET2_IPG_CLK_RMII_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPG_CLK_RMII_SELECT_INPUT">ENET2_<wbr>IPG_<wbr>CLK_<wbr>RMII_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>MDIO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>RXDATA_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>RXDATA_<wbr>SELECT_<wbr>INPUT_<wbr>1</a></dt><dd>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>RXEN_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>RXERR_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>TIMER_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT">ENET2_<wbr>IPP_<wbr>IND_<wbr>MAC0_<wbr>TXCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET_IPG_CLK_RMII_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_IPG_CLK_RMII_SELECT_INPUT">ENET_<wbr>IPG_<wbr>CLK_<wbr>RMII_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET_MDIO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_MDIO_SELECT_INPUT">ENET_<wbr>MDIO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET_MDIO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET_RXEN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_RXEN_SELECT_INPUT">ENET_<wbr>RXEN_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET_RXEN_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET_RXERR_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_RXERR_SELECT_INPUT">ENET_<wbr>RXERR_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET_RXERR_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="ENET_TXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_TXCLK_SELECT_INPUT">ENET_<wbr>TXCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>ENET_TXCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXCAN1_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXCAN1_RX_SELECT_INPUT">FLEXCA<wbr>N1_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXCAN1_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXCAN2_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXCAN2_RX_SELECT_INPUT">FLEXCA<wbr>N2_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXCAN2_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA0_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA1_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA2_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA3_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB0_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMB0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB1_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMB1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB2_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMB2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB3_SELECT_INPUT">FLEXPW<wbr>M1_<wbr>PWMB3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA0_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA1_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA2_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA3_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMB0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB0_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMB0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMB1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB1_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMB1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMB2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB2_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMB2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM2_PWMB3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB3_SELECT_INPUT">FLEXPW<wbr>M2_<wbr>PWMB3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM4_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA0_SELECT_INPUT">FLEXPW<wbr>M4_<wbr>PWMA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM4_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA1_SELECT_INPUT">FLEXPW<wbr>M4_<wbr>PWMA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM4_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA2_SELECT_INPUT">FLEXPW<wbr>M4_<wbr>PWMA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXPWM4_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA3_SELECT_INPUT">FLEXPW<wbr>M4_<wbr>PWMA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>DQS_<wbr>FA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FA_<wbr>BIT0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FA_<wbr>BIT1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FA_<wbr>BIT2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FA_<wbr>BIT3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FB_<wbr>BIT0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FB_<wbr>BIT1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FB_<wbr>BIT2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>IO_<wbr>FB_<wbr>BIT3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>SCK_<wbr>FA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT">FLEXSP<wbr>I2_<wbr>IPP_<wbr>IND_<wbr>SCK_<wbr>FB_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA0_SELECT_INPUT">FLEXSPIA_<wbr>DATA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_DATA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA1_SELECT_INPUT">FLEXSPIA_<wbr>DATA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_DATA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA2_SELECT_INPUT">FLEXSPIA_<wbr>DATA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_DATA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA3_SELECT_INPUT">FLEXSPIA_<wbr>DATA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_DATA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_DQS_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DQS_SELECT_INPUT">FLEXSPIA_<wbr>DQS_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_DQS_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIA_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_SCK_SELECT_INPUT">FLEXSPIA_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIA_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIB_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA0_SELECT_INPUT">FLEXSPIB_<wbr>DATA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIB_DATA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIB_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA1_SELECT_INPUT">FLEXSPIB_<wbr>DATA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIB_DATA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIB_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA2_SELECT_INPUT">FLEXSPIB_<wbr>DATA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIB_DATA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPIB_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA3_SELECT_INPUT">FLEXSPIB_<wbr>DATA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPIB_DATA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT1_IPP_IND_CAPIN1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN1_SELECT_INPUT">GPT1_<wbr>IPP_<wbr>IND_<wbr>CAPI<wbr>N1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT1_IPP_IND_CAPIN2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN2_SELECT_INPUT">GPT1_<wbr>IPP_<wbr>IND_<wbr>CAPI<wbr>N2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT1_IPP_IND_CLKIN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CLKIN_SELECT_INPUT">GPT1_<wbr>IPP_<wbr>IND_<wbr>CLKIN_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT2_IPP_IND_CAPIN1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN1_SELECT_INPUT">GPT2_<wbr>IPP_<wbr>IND_<wbr>CAPI<wbr>N1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT2_IPP_IND_CAPIN2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN2_SELECT_INPUT">GPT2_<wbr>IPP_<wbr>IND_<wbr>CAPI<wbr>N2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="GPT2_IPP_IND_CLKIN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CLKIN_SELECT_INPUT">GPT2_<wbr>IPP_<wbr>IND_<wbr>CLKIN_<wbr>SELECT_<wbr>INPUT</a></dt><dd>GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C1_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT">LPI2<wbr>C1_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C1_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C1_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT">LPI2<wbr>C1_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C1_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C2_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT">LPI2<wbr>C2_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C2_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C2_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT">LPI2<wbr>C2_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C2_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C3_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C3_SCL_SELECT_INPUT">LPI2<wbr>C3_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C3_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C3_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C3_SDA_SELECT_INPUT">LPI2<wbr>C3_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C3_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C4_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C4_SCL_SELECT_INPUT">LPI2<wbr>C4_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C4_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C4_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C4_SDA_SELECT_INPUT">LPI2<wbr>C4_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C4_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_PCS0_SELECT_INPUT">LPSP<wbr>I1_<wbr>PCS0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_PCS0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT">LPSP<wbr>I1_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT">LPSP<wbr>I1_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT">LPSP<wbr>I1_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_PCS0_SELECT_INPUT">LPSP<wbr>I2_<wbr>PCS0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_PCS0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT">LPSP<wbr>I2_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT">LPSP<wbr>I2_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT">LPSP<wbr>I2_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI3_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_PCS0_SELECT_INPUT">LPSP<wbr>I3_<wbr>PCS0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI3_PCS0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI3_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SCK_SELECT_INPUT">LPSP<wbr>I3_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI3_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI3_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SDI_SELECT_INPUT">LPSP<wbr>I3_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI3_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI3_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SDO_SELECT_INPUT">LPSP<wbr>I3_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI3_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI4_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_PCS0_SELECT_INPUT">LPSP<wbr>I4_<wbr>PCS0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI4_PCS0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI4_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SCK_SELECT_INPUT">LPSP<wbr>I4_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI4_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI4_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SDI_SELECT_INPUT">LPSP<wbr>I4_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI4_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI4_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SDO_SELECT_INPUT">LPSP<wbr>I4_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI4_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART2_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_RX_SELECT_INPUT">LPUAR<wbr>T2_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART2_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART2_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_TX_SELECT_INPUT">LPUAR<wbr>T2_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART2_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART3_CTS_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_CTS_B_SELECT_INPUT">LPUAR<wbr>T3_<wbr>CTS_<wbr>B_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART3_CTS_B_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART3_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_RX_SELECT_INPUT">LPUAR<wbr>T3_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART3_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART3_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_TX_SELECT_INPUT">LPUAR<wbr>T3_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART3_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART4_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_RX_SELECT_INPUT">LPUAR<wbr>T4_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART4_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART4_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_TX_SELECT_INPUT">LPUAR<wbr>T4_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART4_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART5_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART5_RX_SELECT_INPUT">LPUAR<wbr>T5_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART5_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART5_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART5_TX_SELECT_INPUT">LPUAR<wbr>T5_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART5_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART6_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART6_RX_SELECT_INPUT">LPUAR<wbr>T6_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART6_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART6_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART6_TX_SELECT_INPUT">LPUAR<wbr>T6_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART6_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART7_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART7_RX_SELECT_INPUT">LPUAR<wbr>T7_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART7_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART7_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART7_TX_SELECT_INPUT">LPUAR<wbr>T7_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART7_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART8_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART8_RX_SELECT_INPUT">LPUAR<wbr>T8_<wbr>RX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART8_RX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART8_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART8_TX_SELECT_INPUT">LPUAR<wbr>T8_<wbr>TX_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART8_TX_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="NMI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::NMI_SELECT_INPUT">NMI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>NMI_GLUE_NMI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER2_TIMER0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER0_SELECT_INPUT">QTIME<wbr>R2_<wbr>TIME<wbr>R0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER2_TIMER0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER2_TIMER1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER1_SELECT_INPUT">QTIME<wbr>R2_<wbr>TIME<wbr>R1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER2_TIMER1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER2_TIMER2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER2_SELECT_INPUT">QTIME<wbr>R2_<wbr>TIME<wbr>R2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER2_TIMER2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER2_TIMER3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER3_SELECT_INPUT">QTIME<wbr>R2_<wbr>TIME<wbr>R3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER2_TIMER3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER3_TIMER0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER0_SELECT_INPUT">QTIME<wbr>R3_<wbr>TIME<wbr>R0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER3_TIMER0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER3_TIMER1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER1_SELECT_INPUT">QTIME<wbr>R3_<wbr>TIME<wbr>R1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER3_TIMER1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER3_TIMER2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER2_SELECT_INPUT">QTIME<wbr>R3_<wbr>TIME<wbr>R2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER3_TIMER2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="QTIMER3_TIMER3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER3_SELECT_INPUT">QTIME<wbr>R3_<wbr>TIME<wbr>R3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>QTIMER3_TIMER3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_MCLK2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_MCLK2_SELECT_INPUT">SAI1_<wbr>MCLK2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_MCLK2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_BCLK_SELECT_INPUT">SAI1_<wbr>RX_<wbr>BCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_BCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA0_SELECT_INPUT">SAI1_<wbr>RX_<wbr>DATA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_DATA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA1_SELECT_INPUT">SAI1_<wbr>RX_<wbr>DATA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_DATA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA2_SELECT_INPUT">SAI1_<wbr>RX_<wbr>DATA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_DATA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA3_SELECT_INPUT">SAI1_<wbr>RX_<wbr>DATA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_DATA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_RX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_SYNC_SELECT_INPUT">SAI1_<wbr>RX_<wbr>SYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_RX_SYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_TX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_TX_BCLK_SELECT_INPUT">SAI1_<wbr>TX_<wbr>BCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_TX_BCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI1_TX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_TX_SYNC_SELECT_INPUT">SAI1_<wbr>TX_<wbr>SYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI1_TX_SYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_MCLK2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_MCLK2_SELECT_INPUT">SAI2_<wbr>MCLK2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_MCLK2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_RX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_BCLK_SELECT_INPUT">SAI2_<wbr>RX_<wbr>BCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_RX_BCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_RX_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_DATA0_SELECT_INPUT">SAI2_<wbr>RX_<wbr>DATA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_RX_DATA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_RX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_SYNC_SELECT_INPUT">SAI2_<wbr>RX_<wbr>SYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_RX_SYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_TX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_TX_BCLK_SELECT_INPUT">SAI2_<wbr>TX_<wbr>BCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_TX_BCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI2_TX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_TX_SYNC_SELECT_INPUT">SAI2_<wbr>TX_<wbr>SYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI2_TX_SYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI3_<wbr>IPG_<wbr>CLK_<wbr>SAI_<wbr>MCLK_<wbr>SELECT_<wbr>INPUT_<wbr>2</a></dt><dd>SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register</dd><dt><a class="mod" href="SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI3_<wbr>IPP_<wbr>IND_<wbr>SAI_<wbr>RXBCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI3_<wbr>IPP_<wbr>IND_<wbr>SAI_<wbr>RXDATA_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI3_<wbr>IPP_<wbr>IND_<wbr>SAI_<wbr>RXSYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI3_<wbr>IPP_<wbr>IND_<wbr>SAI_<wbr>TXBCLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI3_<wbr>IPP_<wbr>IND_<wbr>SAI_<wbr>TXSYNC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SEMC_I_IPP_IND_DQS4_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SEMC_I_IPP_IND_DQS4_SELECT_INPUT">SEMC_<wbr>I_<wbr>IPP_<wbr>IND_<wbr>DQS4_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SPDIF_IN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SPDIF_IN_SELECT_INPUT">SPDIF_<wbr>IN_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SPDIF_IN_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>15</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>15</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>15</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>15</a></dt><dd>SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>15</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_16/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>16</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_17/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>17</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_18/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>18</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_19/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>19</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_20/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>20</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_21/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>21</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_22/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>22</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_23/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>23</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_24/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>24</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_25/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>25</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_26/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>26</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_27/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>27</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_28/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>28</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_29/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>29</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_30/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>30</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_31/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>31</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_32/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>32</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_33/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>33</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_34/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>34</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_35/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>35</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_36/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>36</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_37/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>37</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_38/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>38</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_39/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>39</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_40/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>40</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_41/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>41</a></dt><dd>SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B0_<wbr>15</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>B1_<wbr>15</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B0_<wbr>15</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>B1_<wbr>15</a></dt><dd>SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>15</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_16/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>16</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_17/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>17</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_18/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>18</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_19/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>19</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_20/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>20</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_21/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>21</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_22/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>22</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_23/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>23</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_24/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>24</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_25/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>25</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_26/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>26</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_27/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>27</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_28/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>28</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_29/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>29</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_30/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>30</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_31/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>31</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_32/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>32</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_33/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>33</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_34/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>34</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_35/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>35</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_36/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>36</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_37/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>37</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_38/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>38</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_39/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>39</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_40/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>40</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_41/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>EMC_<wbr>41</a></dt><dd>SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B0_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>B1_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B0_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SPI_<wbr>B1_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register</dd><dt><a class="mod" href="USB_OTG1_OC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG1_OC_SELECT_INPUT">USB_<wbr>OTG1_<wbr>OC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USB_OTG1_OC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USB_OTG2_OC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG2_OC_SELECT_INPUT">USB_<wbr>OTG2_<wbr>OC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USB_OTG2_OC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC1_CD_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC1_CD_B_SELECT_INPUT">USDH<wbr>C1_<wbr>CD_<wbr>B_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC1_CD_B_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC1_WP_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC1_WP_SELECT_INPUT">USDH<wbr>C1_<wbr>WP_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC1_WP_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_CD_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CD_B_SELECT_INPUT">USDH<wbr>C2_<wbr>CD_<wbr>B_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_CD_B_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_CLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CLK_SELECT_INPUT">USDH<wbr>C2_<wbr>CLK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_CLK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_CMD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CMD_SELECT_INPUT">USDH<wbr>C2_<wbr>CMD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_CMD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA0_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA0_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA0_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA1_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA2_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA3_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA3_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA3_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA4_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA4_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA4_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA4_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA5_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA5_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA5_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA5_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA6_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA6_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA6_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA6_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_DATA7_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA7_SELECT_INPUT">USDH<wbr>C2_<wbr>DATA7_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_DATA7_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USDHC2_WP_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_WP_SELECT_INPUT">USDH<wbr>C2_<wbr>WP_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USDHC2_WP_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN02_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN02_SELECT_INPUT">XBAR1_<wbr>IN02_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN02_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN03_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN03_SELECT_INPUT">XBAR1_<wbr>IN03_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN03_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN04_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN04_SELECT_INPUT">XBAR1_<wbr>IN04_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN04_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN05_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN05_SELECT_INPUT">XBAR1_<wbr>IN05_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN05_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN06_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN06_SELECT_INPUT">XBAR1_<wbr>IN06_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN06_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN07_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN07_SELECT_INPUT">XBAR1_<wbr>IN07_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN07_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN08_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN08_SELECT_INPUT">XBAR1_<wbr>IN08_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN08_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN09_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN09_SELECT_INPUT">XBAR1_<wbr>IN09_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN09_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN14_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN14_SELECT_INPUT">XBAR1_<wbr>IN14_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN14_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN15_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN15_SELECT_INPUT">XBAR1_<wbr>IN15_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN15_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN16_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN16_SELECT_INPUT">XBAR1_<wbr>IN16_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN16_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN17_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN17_SELECT_INPUT">XBAR1_<wbr>IN17_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN17_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN18_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN18_SELECT_INPUT">XBAR1_<wbr>IN18_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN18_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN19_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN19_SELECT_INPUT">XBAR1_<wbr>IN19_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN19_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN20_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN20_SELECT_INPUT">XBAR1_<wbr>IN20_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN20_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN21_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN21_SELECT_INPUT">XBAR1_<wbr>IN21_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN23_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN22_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN22_SELECT_INPUT">XBAR1_<wbr>IN22_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN22_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN23_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN23_SELECT_INPUT">XBAR1_<wbr>IN23_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN23_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN24_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN24_SELECT_INPUT">XBAR1_<wbr>IN24_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN24_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XBAR1_IN25_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN25_SELECT_INPUT">XBAR1_<wbr>IN25_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XBAR1_IN25_SELECT_INPUT DAISY Register</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">Register<wbr>Block</a></dt><dd>IOMUXC</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="constant" href="constant.IOMUXC.html" title="constant imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></dt><dd>IOMUXC</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="fn" href="fn.number.html" title="fn imxrt_ral::iomuxc::number">number</a></dt><dd>Returns the instance number <code>N</code> for a peripheral instance.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.IOMUXC.html" title="type imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></dt><dt><a class="type" href="type.Instance.html" title="type imxrt_ral::iomuxc::Instance">Instance</a></dt></dl></section></div></main></body></html>