@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling adder.cpp_pre.cpp.tb.cpp
   Compiling adder_tc.cpp_pre.cpp.tb.cpp
   Compiling apatb_TopAdder.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...




 input2(-1,1)

 input1(1,-1)
output(0,0)

 input1(1.5,-1.5)
output(0,0)

 input1(2,-2.5)
output(0.5,-0.5)

 input1(2.5,-3)
output(1,-1.5)

 input1(-3,-3.5)
output(1.5,-2)
outside the loop (-4,-2.5)

 input2(-2,2)

 input1(2,-2)
output(0,0)

 input1(2.5,-2.5)
output(0,0)

 input1(3,-3.5)
output(0.5,-0.5)

 input1(-3.5,-4)
output(1,-1.5)

 input1(-3.5,-4.5)
output(-5.5,-2)
outside the loop (-5.5,-2.5)

 input2(-3,3)

 input1(3,-3)
output(0,0)

 input1(3.5,-3.5)
output(0,0)

 input1(4,-4.5)
output(0.5,-0.5)

 input1(-4.5,-5)
output(1,-1.5)

 input1(-4.5,-5.5)
output(-7.5,-2)
outside the loop (-7.5,-2.5)

 output Calculated by software are following 
(-4,-2.5)
(-5.5,-2.5)
(-7.5,-2.5)

 output calculated by HW
outputA[0](-4,-2.5)
outputA[1](-5.5,-2.5)
outputA[2](-7.5,-2.5)

C:\Users\engrm_000\OneDrive\vivado_HLS\complexAdder\Optimized\sim\verilog>call xelab xil_defaultlib.apatb_TopAdder_top -prj TopAdder.prj --lib "ieee_proposed=./ieee_proposed" -s TopAdder  
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_TopAdder_top -prj TopAdder.prj --lib ieee_proposed=./ieee_proposed -s TopAdder 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_TopAdder_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.autotb.v:163]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.autotb.v:164]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.autotb.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder_addoperator_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopAdder_addoperator_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopAdder_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module TopAdder_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder_fadd_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopAdder_fadd_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_utils_v3_0_5/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/axi_utils_v2_0_1/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_dsp48_wrapper_v3_0_4/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/mult_gen_v12_0_10/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd" into library floating_point_v7_1_1
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity flt_mant_lookup_hp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift_hp
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_sp
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xil_defaultlib/TopAdder_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopAdder_ap_fadd_3_full_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2317]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2302]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:90424]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [VRFC 10-982] library name floating_point_v7_1_1 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/TopAdder_ap_fadd_3_full_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_exp_table_...
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_pkg
Compiling package floating_point_v7_1_1.flt_utils
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.TopAdder_AXILiteS_s_axi_ram(DEPT...
Compiling module xil_defaultlib.TopAdder_AXILiteS_s_axi_ram(DEPT...
Compiling module xil_defaultlib.TopAdder_AXILiteS_s_axi(C_S_AXI_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(7,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",7,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",14,(others...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",1,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(24,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(16,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(48,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(24,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,24,40,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(13,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(27,0,false,false)\]
Compiling architecture synth of entity floating_point_v7_1_1.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl("zynq",24...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000001...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(5,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.lead_zero_encode_shift [\lead_zero_encode_shift(24,8,(fa...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,false)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111001010100101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0001000101011111000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1110111010100000111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(25,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,0,1,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,25,35,...]
Compiling architecture rtl of entity floating_point_v7_1_1.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(24,8...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001100110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111100000000111100001...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",9,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(10,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,true)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",4,0,1,false,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",23,(others...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.special_detect [\special_detect("zynq",false,32,...]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",16,0,1,false...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_gt [\compare_gt("zynq",32,false,1)(1...]
Compiling architecture synth of entity floating_point_v7_1_1.compare [\compare("zynq",32,true,1)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_exp_sp [\flt_add_exp_sp("zynq",32,8,24,(...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(23,1,false,false)\]
Compiling architecture synth of entity floating_point_v7_1_1.flt_dec_op [\flt_dec_op("zynq",32,24,false,1...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_dsp [\flt_add_dsp("zynq",2,32,24,32,2...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add [\flt_add("zynq",1,0,0,0,32,24,32...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(3,1,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(32,0,false,false)\]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",1,...]
Compiling architecture topadder_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.TopAdder_ap_fadd_3_full_dsp_32 [topadder_ap_fadd_3_full_dsp_32_d...]
Compiling module xil_defaultlib.TopAdder_fadd_32ns_32ns_32_5_ful...
Compiling module xil_defaultlib.TopAdder_addoperator_float
Compiling module xil_defaultlib.TopAdder_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_TopAdder_top
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot TopAdder

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/xsim.dir/TopAdder/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 21 15:32:51 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/TopAdder/xsim_script.tcl
# xsim {TopAdder} -maxdeltaid 10000 -autoloadwcfg -tclbatch {TopAdder.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source TopAdder.tcl
## run all
$finish called at time : 5805 ns : File "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/Optimized/sim/verilog/TopAdder.autotb.v" Line 351
## quit
INFO: [Common 17-206] Exiting xsim at Sat May 21 15:33:00 2016...




 input2(-1,1)

 input1(1,-1)
output(0,0)

 input1(1.5,-1.5)
output(0,0)

 input1(2,-2.5)
output(0.5,-0.5)

 input1(2.5,-3)
output(1,-1.5)

 input1(-3,-3.5)
output(1.5,-2)
outside the loop (-4,-2.5)

 input2(-2,2)

 input1(2,-2)
output(0,0)

 input1(2.5,-2.5)
output(0,0)

 input1(3,-3.5)
output(0.5,-0.5)

 input1(-3.5,-4)
output(1,-1.5)

 input1(-3.5,-4.5)
output(-5.5,-2)
outside the loop (-5.5,-2.5)

 input2(-3,3)

 input1(3,-3)
output(0,0)

 input1(3.5,-3.5)
output(0,0)

 input1(4,-4.5)
output(0.5,-0.5)

 input1(-4.5,-5)
output(1,-1.5)

 input1(-4.5,-5.5)
output(-7.5,-2)
outside the loop (-7.5,-2.5)

 output Calculated by software are following 
(-4,-2.5)
(-5.5,-2.5)
(-7.5,-2.5)

 output calculated by HW
outputA[0](-4,-2.5)
outputA[1](-5.5,-2.5)
outputA[2](-7.5,-2.5)
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
