# Noridel Herron

I enjoy building systems from scratch and working close to the hardware to understand how things function at a low level. My public repositories focus on FPGA projects, CPU architectures, and HDL testbenches, where I build and verify designs from the ground up. Through these projects, Iâ€™ve developed the foundation and confidence to begin translating high-level ideas into low-level hardware implementations, which is a direction I plan to explore next. Iâ€™m not actively looking for opportunities right now â€” my focus is on continuing to build, refactor, and learn over time.

## ğŸ§  Skills & Tools

**Languages**:
VHDL (primary), Verilog, SystemVerilog, C, C++, and Python

**Tools**:
Vivado, ModelSim, GitHub, VS code

**Strengths**:
- RTL Design & Simulation
- Pipeline & Superscalar CPU Architectures
- Hazard Detection & Forwarding
- Verification: Testbenches (20Kâ€“1M), Waveform Debugging
- HDL Refactoring & Educational Open-Source Development
- 
---

## ğŸ™ Special Thanks

To the engineers who offered mentorship and valuable technical feedback:
- **Chris Stratford** â€” For sharing insights on modular HDL and early code reviews
- **Charles Manning** â€” For deep architectural feedback and responsiveness
- **Mazen Ahmed** â€” For introducing record types in VHDL
- **William â€œStripesâ€ Murray** â€” For amplifying the educational value of my work
- **Frank Bruno** â€” For synthesis-focused RTL advice on arithmetic design

---

ğŸ“« Contact

ğŸ“§ Email  : myGithub@noridel.com
ğŸ”— GitHub : [@NoridelHerron](https://github.com/NoridelHerron)
ğŸ”— Linkedn: (https://www.linkedin.com/in/noridel-h-5a5534156/)

---

## ğŸ“ Final Note

These projects started as personal challenges but evolved into something more â€” tools to help others learn digital design through real, reusable HDL examples.

