Analysis & Synthesis report for DUT
Fri Apr 29 10:53:58 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|Datapath:add_instance|present_state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Datapath:add_instance|ALU:alu_unit
 14. Port Connectivity Checks: "Datapath:add_instance|Multiplexer16bit4to1:rf_d3_mux"
 15. Port Connectivity Checks: "Datapath:add_instance|Multiplexer3bit4to1:rf_a3_mux"
 16. Port Connectivity Checks: "Datapath:add_instance|Multiplexer3bit4to1:rf_a1_mux"
 17. Port Connectivity Checks: "Datapath:add_instance|Multiplexer16bit2to1:alu_b_mux"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 29 10:53:58 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,519                                       ;
;     Total combinational functions  ; 2,355                                       ;
;     Dedicated logic registers      ; 2,259                                       ;
; Total registers                    ; 2259                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; Multiplexer16bit4to1.vhd         ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd ;         ;
; Multiplexer3bit4to1.vhd          ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd  ;         ;
; Multiplexer16bit2to1.vhd         ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd ;         ;
; RAM.vhd                          ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd                  ;         ;
; BitShifter.vhd                   ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd           ;         ;
; Demultiplexer1to8.vhd            ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd    ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd         ;         ;
; DUT.vhd                          ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd                  ;         ;
; SignExtender9.vhd                ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd        ;         ;
; SignExtender6.vhd                ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd        ;         ;
; Register2Byte.vhd                ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd        ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd                  ;         ;
; FlagRegister.vhd                 ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd         ;         ;
; ZeroAppender.vhd                 ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd         ;         ;
; Datapath.vhd                     ; yes             ; User VHDL File  ; /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd             ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 4,519                 ;
;                                             ;                       ;
; Total combinational functions               ; 2355                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 2054                  ;
;     -- 3 input functions                    ; 140                   ;
;     -- <=2 input functions                  ; 161                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 2355                  ;
;     -- arithmetic mode                      ; 0                     ;
;                                             ;                       ;
; Total registers                             ; 2259                  ;
;     -- Dedicated logic registers            ; 2259                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 18                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; input_vector[1]~input ;
; Maximum fan-out                             ; 2259                  ;
; Total fan-out                               ; 15813                 ;
; Average fan-out                             ; 3.40                  ;
+---------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name          ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+----------------------+--------------+
; |DUT                                       ; 2355 (0)            ; 2259 (0)                  ; 0           ; 0            ; 0       ; 0         ; 18   ; 0            ; |DUT                                                                       ; DUT                  ; work         ;
;    |Datapath:add_instance|                 ; 2355 (99)           ; 2259 (17)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance                                                 ; Datapath             ; work         ;
;       |ALU:alu_unit|                       ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|ALU:alu_unit                                    ; ALU                  ; work         ;
;       |FlagRegister:CC|                    ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|FlagRegister:CC                                 ; FlagRegister         ; work         ;
;       |Multiplexer16bit2to1:alu_b_mux|     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer16bit2to1:alu_b_mux                  ; Multiplexer16bit2to1 ; work         ;
;       |Multiplexer16bit2to1:ram_a_mux|     ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer16bit2to1:ram_a_mux                  ; Multiplexer16bit2to1 ; work         ;
;       |Multiplexer16bit2to1:t3_mux|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer16bit2to1:t3_mux                     ; Multiplexer16bit2to1 ; work         ;
;       |Multiplexer16bit4to1:rf_d3_mux|     ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer16bit4to1:rf_d3_mux                  ; Multiplexer16bit4to1 ; work         ;
;       |Multiplexer16bit4to1:t2_mux|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer16bit4to1:t2_mux                     ; Multiplexer16bit4to1 ; work         ;
;       |Multiplexer3bit4to1:rf_a1_mux|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer3bit4to1:rf_a1_mux                   ; Multiplexer3bit4to1  ; work         ;
;       |Multiplexer3bit4to1:rf_a3_mux|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Multiplexer3bit4to1:rf_a3_mux                   ; Multiplexer3bit4to1  ; work         ;
;       |RAM:ram_unit|                       ; 1848 (1848)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RAM:ram_unit                                    ; RAM                  ; work         ;
;       |Register2Byte:IR|                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Register2Byte:IR                                ; Register2Byte        ; work         ;
;       |Register2Byte:T1|                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Register2Byte:T1                                ; Register2Byte        ; work         ;
;       |Register2Byte:T2|                   ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Register2Byte:T2                                ; Register2Byte        ; work         ;
;       |Register2Byte:T3|                   ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|Register2Byte:T3                                ; Register2Byte        ; work         ;
;       |RegisterBank:RF|                    ; 196 (186)           ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF                                 ; RegisterBank         ; work         ;
;          |Demultiplexer1to8:demultiplexer| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Demultiplexer1to8:demultiplexer ; Demultiplexer1to8    ; work         ;
;          |Register2Byte:r0|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r0                ; Register2Byte        ; work         ;
;          |Register2Byte:r1|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r1                ; Register2Byte        ; work         ;
;          |Register2Byte:r2|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r2                ; Register2Byte        ; work         ;
;          |Register2Byte:r3|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r3                ; Register2Byte        ; work         ;
;          |Register2Byte:r4|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r4                ; Register2Byte        ; work         ;
;          |Register2Byte:r5|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r5                ; Register2Byte        ; work         ;
;          |Register2Byte:r6|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r6                ; Register2Byte        ; work         ;
;          |Register2Byte:r7|                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|Datapath:add_instance|RegisterBank:RF|Register2Byte:r7                ; Register2Byte        ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|Datapath:add_instance|present_state                                                                                                                                                                                                                                                                                                            ;
+-----------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+
; Name                  ; present_state.s0 ; present_state.s15 ; present_state.s14 ; present_state.s13 ; present_state.s12 ; present_state.s11 ; present_state.s10 ; present_state.s9 ; present_state.s8 ; present_state.s7 ; present_state.s6 ; present_state.s5 ; present_state.s4 ; present_state.s3 ; present_state.s2 ; present_state.s1 ; present_state.startup ;
+-----------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+
; present_state.startup ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ;
; present_state.s1      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                     ;
; present_state.s2      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                     ;
; present_state.s3      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                     ;
; present_state.s4      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s5      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s6      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s7      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s8      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s9      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s10     ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s11     ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s12     ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s13     ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s14     ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s15     ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
; present_state.s0      ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ;
+-----------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Datapath:add_instance|next_state.s8_1296            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s10_1270           ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s12_1244           ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s14_1218           ; GND                              ; yes                    ;
; Datapath:add_instance|next_state.startup_1195       ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s4_1348            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s0_1400            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s3_1361            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s6_1322            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s7_1309            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s15_1208           ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s1_1387            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s9_1283            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s11_1257           ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s13_1231           ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s2_1374            ; Datapath:add_instance|Selector17 ; yes                    ;
; Datapath:add_instance|next_state.s5_1335            ; Datapath:add_instance|Selector17 ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2259  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2240  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; Datapath:add_instance|RAM:ram_unit|RAM128[3][1] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[4][6] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[2][0] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[0][0] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[4][4] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[2][1] ; 1       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[3][5] ; 2       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[1][5] ; 2       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[3][4] ; 2       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[5][4] ; 2       ;
; Datapath:add_instance|RAM:ram_unit|RAM128[1][4] ; 2       ;
; Total number of inverted registers = 11         ;         ;
+-------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DUT|Datapath:add_instance|Register2Byte:T2|output[14]                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DUT|Datapath:add_instance|Register2Byte:T3|output[10]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DUT|Datapath:add_instance|Register2Byte:T2|output[7]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DUT|Datapath:add_instance|Register2Byte:T2|output[2]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Multiplexer3bit4to1:rf_a1_mux|sel_out[2]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Multiplexer16bit4to1:rf_d3_mux|sel_out[14] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Multiplexer3bit4to1:rf_a3_mux|sel_out[2]   ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|RegisterBank:RF|Mux17                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|RegisterBank:RF|Mux7                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DUT|Datapath:add_instance|next_state                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Multiplexer16bit4to1:rf_d3_mux|sel_out[0]  ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|RAM:ram_unit|Mux6                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:add_instance|ALU:alu_unit ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                         ;
; control_bits   ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Multiplexer16bit4to1:rf_d3_mux" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Multiplexer3bit4to1:rf_a3_mux" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Multiplexer3bit4to1:rf_a1_mux" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at VCC                                          ;
; in3  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Multiplexer16bit2to1:alu_b_mux" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; in1[15..1] ; Input ; Info     ; Stuck at GND                                     ;
; in1[0]     ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 2259                        ;
;     CLR               ; 17                          ;
;     ENA               ; 2211                        ;
;     ENA SLD           ; 29                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 2355                        ;
;     normal            ; 2355                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 2054                        ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 9.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 29 10:53:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd
    Info (12022): Found design unit 1: Multiplexer16bit4to1-mux4to1_select File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd Line: 14
    Info (12023): Found entity 1: Multiplexer16bit4to1 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd
    Info (12022): Found design unit 1: Multiplexer3bit4to1-mux4to1_select File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd Line: 14
    Info (12023): Found entity 1: Multiplexer3bit4to1 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd
    Info (12022): Found design unit 1: Multiplexer3bit2to1-mux2to1_select File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit2to1.vhd Line: 12
    Info (12023): Found entity 1: Multiplexer3bit2to1 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd
    Info (12022): Found design unit 1: Multiplexer16bit2to1-mux2to1_select File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd Line: 12
    Info (12023): Found entity 1: Multiplexer16bit2to1 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: RAM-behaviour File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd Line: 14
    Info (12023): Found entity 1: RAM File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file BitShifter.vhd
    Info (12022): Found design unit 1: BitShifter-shift File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd Line: 10
    Info (12023): Found entity 1: BitShifter File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Demultiplexer1to8.vhd
    Info (12022): Found design unit 1: Demultiplexer1to8-selection File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd Line: 11
    Info (12023): Found entity 1: Demultiplexer1to8 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterBank.vhd
    Info (12022): Found design unit 1: RegisterBank-behaviour File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd Line: 16
    Info (12023): Found entity 1: RegisterBank File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd Line: 10
    Info (12023): Found entity 1: DUT File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file SignExtender9.vhd
    Info (12022): Found design unit 1: SignExtender9Bit-extend6Bits File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd Line: 10
    Info (12023): Found entity 1: SignExtender9Bit File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Testbench.vhd
    Info (12022): Found design unit 1: Testbench-Behave File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd Line: 9
    Info (12023): Found entity 1: Testbench File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file SignExtender6.vhd
    Info (12022): Found design unit 1: SignExtender6Bit-extend9Bits File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd Line: 10
    Info (12023): Found entity 1: SignExtender6Bit File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Register2Byte.vhd
    Info (12022): Found design unit 1: Register2Byte-behaviour File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 12
    Info (12023): Found entity 1: Register2Byte File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-behavioural File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file FlagRegister.vhd
    Info (12022): Found design unit 1: FlagRegister-behaviour File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd Line: 13
    Info (12023): Found entity 1: FlagRegister File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ZeroAppender.vhd
    Info (12022): Found design unit 1: ZeroAppender-append File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd Line: 10
    Info (12023): Found entity 1: ZeroAppender File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Datapath.vhd
    Info (12022): Found design unit 1: Datapath-behavioural File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 13
    Info (12023): Found entity 1: Datapath File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 6
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:add_instance" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd Line: 19
Warning (10631): VHDL Process Statement warning at Datapath.vhd(203): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.startup" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s15" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s14" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s13" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s12" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s11" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s10" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s9" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s8" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s7" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s6" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s5" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s4" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s3" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s2" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s1" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (10041): Inferred latch for "next_state.s0" at Datapath.vhd(203) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
Info (12128): Elaborating entity "Multiplexer16bit2to1" for hierarchy "Datapath:add_instance|Multiplexer16bit2to1:alu_b_mux" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 793
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:add_instance|ALU:alu_unit" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 799
Warning (10631): VHDL Process Statement warning at ALU.vhd(73): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (10631): VHDL Process Statement warning at ALU.vhd(73): inferring latch(es) for signal or variable "control_out", which holds its previous value in one or more paths through the process File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "control_out[0]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "control_out[1]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[0]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[1]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[2]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[3]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[4]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[5]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[6]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[7]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[8]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[9]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[10]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[11]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[12]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[13]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[14]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (10041): Inferred latch for "C[15]" at ALU.vhd(73) File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Info (12128): Elaborating entity "FlagRegister" for hierarchy "Datapath:add_instance|FlagRegister:CC" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 806
Info (12128): Elaborating entity "RAM" for hierarchy "Datapath:add_instance|RAM:ram_unit" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 821
Info (12128): Elaborating entity "Register2Byte" for hierarchy "Datapath:add_instance|Register2Byte:T1" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 830
Info (12128): Elaborating entity "Multiplexer16bit4to1" for hierarchy "Datapath:add_instance|Multiplexer16bit4to1:t2_mux" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 836
Info (12128): Elaborating entity "Multiplexer3bit4to1" for hierarchy "Datapath:add_instance|Multiplexer3bit4to1:rf_a1_mux" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 870
Info (12128): Elaborating entity "RegisterBank" for hierarchy "Datapath:add_instance|RegisterBank:RF" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 896
Info (12128): Elaborating entity "Demultiplexer1to8" for hierarchy "Datapath:add_instance|RegisterBank:RF|Demultiplexer1to8:demultiplexer" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd Line: 37
Info (12128): Elaborating entity "SignExtender6Bit" for hierarchy "Datapath:add_instance|SignExtender6Bit:SE6" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 908
Info (12128): Elaborating entity "SignExtender9Bit" for hierarchy "Datapath:add_instance|SignExtender9Bit:SE9" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 914
Info (12128): Elaborating entity "ZeroAppender" for hierarchy "Datapath:add_instance|ZeroAppender:ZA" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 920
Info (12128): Elaborating entity "BitShifter" for hierarchy "Datapath:add_instance|BitShifter:Shifter" File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 926
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[12]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[11]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[10]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[9]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[8]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[7]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[6]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[5]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[4]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[3]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[2]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[1]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[0]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|control_out[1]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|control_out[0]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[14]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[13]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (14026): LATCH primitive "Datapath:add_instance|ALU:alu_unit|C[15]" is permanently enabled File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd Line: 73
Warning (13012): Latch Datapath:add_instance|next_state.s8_1296 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s10_1270 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s12_1244 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.startup_1195 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s4_1348 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|present_state.s12 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 188
Warning (13012): Latch Datapath:add_instance|next_state.s0_1400 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|present_state.s12 File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 188
Warning (13012): Latch Datapath:add_instance|next_state.s3_1361 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[14] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s6_1322 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s7_1309 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s9_1283 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s11_1257 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s13_1231 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s2_1374 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|next_state.s5_1335 has unsafe behavior File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd Line: 203
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|Register2Byte:IR|output[12] File: /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 4583 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Apr 29 10:53:58 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:16


