<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Streamer
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 21:52:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2447 items scored, 0 timing errors detected.
Report:  163.827MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2447 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/BitsReceived[2]

   Delay:               5.542ns  (15.0% logic, 85.0% route), 3 logic levels.

 Constraint Details:

      5.542ns physical path delay ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_117 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.896ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.497  IOL_T28A.INFF to     R15C18B.C1 UART_Packets_Inst.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C18B.C1 to     R15C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         2     1.167     R15C18B.F1 to     R12C18B.B1 UART_Packets_Inst/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C18B.B1 to     R12C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         2     1.045     R12C18B.F1 to    R16C18B.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.542   (15.0% logic, 85.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/BitsReceived[0]

   Delay:               5.542ns  (15.0% logic, 85.0% route), 3 logic levels.

 Constraint Details:

      5.542ns physical path delay ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_116 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.896ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.497  IOL_T28A.INFF to     R15C18B.C1 UART_Packets_Inst.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C18B.C1 to     R15C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_144
ROUTE         2     1.167     R15C18B.F1 to     R12C18B.B1 UART_Packets_Inst/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C18B.B1 to     R12C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         2     1.045     R12C18B.F1 to    R16C18C.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.542   (15.0% logic, 85.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               5.765ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

      5.765ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_119 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 14.168ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_119 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C14A.CLK to     R11C14A.Q0 UART_Packets_Inst/UART_Inst/SLICE_119 (from ipClk_c)
ROUTE         3     0.746     R11C14A.Q0 to     R11C14B.B0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238     R11C14B.B0 to     R11C14B.F0 UART_Packets_Inst/UART_Inst/SLICE_212
ROUTE         1     0.448     R11C14B.F0 to     R11C14D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238     R11C14D.C1 to     R11C14D.F1 UART_Packets_Inst/UART_Inst/SLICE_198
ROUTE         2     0.709     R11C14D.F1 to     R11C15B.A1 UART_Packets_Inst/UART_Inst/N_686
CTOF_DEL    ---     0.238     R11C15B.A1 to     R11C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_139
ROUTE         3     0.803     R11C15B.F1 to     R10C15A.B0 UART_Packets_Inst/UART_Inst/N_394
CTOF_DEL    ---     0.238     R10C15A.B0 to     R10C15A.F0 UART_Packets_Inst/UART_Inst/SLICE_197
ROUTE         1     1.744     R10C15A.F0 to   IOL_T28B.LSR N_157_i (to ipClk_c)
                  --------
                    5.765   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R11C14A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.719ns  (27.2% logic, 72.8% route), 6 logic levels.

 Constraint Details:

      5.719ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_117 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.204ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q1 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     0.944     R12C21A.Q1 to     R12C20D.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C20D.A0 to     R12C20D.F0 UART_Packets_Inst/UART_Inst/SLICE_238
ROUTE         1     0.673     R12C20D.F0 to     R12C18D.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C18D.C1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     1.061     R15C18A.F1 to     R16C17C.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 SLICE_219
ROUTE         1     0.673     R16C17C.F0 to     R16C18B.C1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C18B.C1 to     R16C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_117
ROUTE         1     0.000     R16C18B.F1 to    R16C18B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    5.719   (27.2% logic, 72.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[5]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[4]

   Delay:               5.560ns  (23.7% logic, 76.3% route), 5 logic levels.

 Constraint Details:

      5.560ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_127 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 14.214ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q1 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     0.944     R12C21A.Q1 to     R12C20D.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C20D.A0 to     R12C20D.F0 UART_Packets_Inst/UART_Inst/SLICE_238
ROUTE         1     0.673     R12C20D.F0 to     R12C18D.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C18D.C1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C18A.F1 to     R15C18A.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C18A.B0 to     R15C18A.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4     1.244     R15C18A.F0 to     R16C10B.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.560   (23.7% logic, 76.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[2]

   Delay:               5.560ns  (23.7% logic, 76.3% route), 5 logic levels.

 Constraint Details:

      5.560ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_126 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 14.214ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q1 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     0.944     R12C21A.Q1 to     R12C20D.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C20D.A0 to     R12C20D.F0 UART_Packets_Inst/UART_Inst/SLICE_238
ROUTE         1     0.673     R12C20D.F0 to     R12C18D.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C18D.C1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C18A.F1 to     R15C18A.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C18A.B0 to     R15C18A.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4     1.244     R15C18A.F0 to     R16C10C.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.560   (23.7% logic, 76.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[0]

   Delay:               5.551ns  (23.7% logic, 76.3% route), 5 logic levels.

 Constraint Details:

      5.551ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_125 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 14.223ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q1 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     0.944     R12C21A.Q1 to     R12C20D.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C20D.A0 to     R12C20D.F0 UART_Packets_Inst/UART_Inst/SLICE_238
ROUTE         1     0.673     R12C20D.F0 to     R12C18D.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C18D.C1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C18A.F1 to     R15C18A.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C18A.B0 to     R15C18A.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4     1.235     R15C18A.F0 to     R16C11C.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.551   (23.7% logic, 76.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               5.645ns  (23.3% logic, 76.7% route), 5 logic levels.

 Constraint Details:

      5.645ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_118 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 14.288ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_118 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C14C.CLK to     R11C14C.Q1 UART_Packets_Inst/UART_Inst/SLICE_118 (from ipClk_c)
ROUTE         4     0.626     R11C14C.Q1 to     R11C14B.C0 UART_Packets_Inst/UART_Inst/BitsSent[1]
CTOF_DEL    ---     0.238     R11C14B.C0 to     R11C14B.F0 UART_Packets_Inst/UART_Inst/SLICE_212
ROUTE         1     0.448     R11C14B.F0 to     R11C14D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238     R11C14D.C1 to     R11C14D.F1 UART_Packets_Inst/UART_Inst/SLICE_198
ROUTE         2     0.709     R11C14D.F1 to     R11C15B.A1 UART_Packets_Inst/UART_Inst/N_686
CTOF_DEL    ---     0.238     R11C15B.A1 to     R11C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_139
ROUTE         3     0.803     R11C15B.F1 to     R10C15A.B0 UART_Packets_Inst/UART_Inst/N_394
CTOF_DEL    ---     0.238     R10C15A.B0 to     R10C15A.F0 UART_Packets_Inst/UART_Inst/SLICE_197
ROUTE         1     1.744     R10C15A.F0 to   IOL_T28B.LSR N_157_i (to ipClk_c)
                  --------
                    5.645   (23.3% logic, 76.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R11C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               5.592ns  (27.8% logic, 72.2% route), 6 logic levels.

 Constraint Details:

      5.592ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_117 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 14.331ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q0 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     1.096     R12C21A.Q0 to     R12C18B.B0 UART_Packets_Inst/UART_Inst/rxClkCount[6]
CTOF_DEL    ---     0.238     R12C18B.B0 to     R12C18B.F0 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         1     0.394     R12C18B.F0 to     R12C18D.D1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C18D.D1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     1.061     R15C18A.F1 to     R16C17C.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 SLICE_219
ROUTE         1     0.673     R16C17C.F0 to     R16C18B.C1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C18B.C1 to     R16C18B.F1 UART_Packets_Inst/UART_Inst/SLICE_117
ROUTE         1     0.000     R16C18B.F1 to    R16C18B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    5.592   (27.8% logic, 72.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[2]

   Delay:               5.433ns  (24.2% logic, 75.8% route), 5 logic levels.

 Constraint Details:

      5.433ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_126 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 14.341ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_123 to UART_Packets_Inst/UART_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C21A.CLK to     R12C21A.Q0 UART_Packets_Inst/UART_Inst/SLICE_123 (from ipClk_c)
ROUTE         2     1.096     R12C21A.Q0 to     R12C18B.B0 UART_Packets_Inst/UART_Inst/rxClkCount[6]
CTOF_DEL    ---     0.238     R12C18B.B0 to     R12C18B.F0 UART_Packets_Inst/UART_Inst/SLICE_215
ROUTE         1     0.394     R12C18B.F0 to     R12C18D.D1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C18D.D1 to     R12C18D.F1 UART_Packets_Inst/UART_Inst/SLICE_199
ROUTE        15     0.815     R12C18D.F1 to     R15C18A.D1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C18A.D1 to     R15C18A.F1 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C18A.F1 to     R15C18A.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C18A.B0 to     R15C18A.F0 UART_Packets_Inst/UART_Inst/SLICE_196
ROUTE         4     1.244     R15C18A.F0 to     R16C10C.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.433   (24.2% logic, 75.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C21A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  163.827MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  163.827 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2447 paths, 1 nets, and 1470 connections (88.50% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 21:52:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2447 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2447 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opWrData[16]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opWrData[8]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay RegistersControl_Inst/SLICE_62 to RegistersControl_Inst/SLICE_58 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_62 to RegistersControl_Inst/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C13B.CLK to     R21C13B.Q0 RegistersControl_Inst/SLICE_62 (from ipClk_c)
ROUTE         1     0.041     R21C13B.Q0 to     R21C13C.M0 RegistersControl_Inst/opWrData[16] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opTxStream.Destination[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/txBuffer.Destination[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay RegistersControl_Inst/SLICE_172 to UART_Packets_Inst/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_172 to UART_Packets_Inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C12B.CLK to     R15C12B.Q0 RegistersControl_Inst/SLICE_172 (from ipClk_c)
ROUTE         1     0.041     R15C12B.Q0 to     R15C12A.M0 opTxStream.Destination_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxData[4]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/opRxData[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_127 to UART_Packets_Inst/UART_Inst/SLICE_142 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_127 to UART_Packets_Inst/UART_Inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C10B.CLK to     R16C10B.Q0 UART_Packets_Inst/UART_Inst/SLICE_127 (from ipClk_c)
ROUTE         2     0.041     R16C10B.Q0 to     R16C10A.M0 UART_Packets_Inst/UART_Inst/rxData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R16C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R16C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opWrData[14]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opWrData[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay RegistersControl_Inst/SLICE_61 to RegistersControl_Inst/SLICE_99 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_61 to RegistersControl_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14C.CLK to     R21C14C.Q0 RegistersControl_Inst/SLICE_61 (from ipClk_c)
ROUTE         1     0.041     R21C14C.Q0 to     R21C14B.M0 RegistersControl_Inst/opWrData[14] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opWrData[17]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opWrData[9]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay RegistersControl_Inst/SLICE_62 to RegistersControl_Inst/SLICE_58 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_62 to RegistersControl_Inst/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C13B.CLK to     R21C13B.Q1 RegistersControl_Inst/SLICE_62 (from ipClk_c)
ROUTE         1     0.041     R21C13B.Q1 to     R21C13C.M1 RegistersControl_Inst/opWrData[17] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[0]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_164 to RegistersControl_Inst/SLICE_169 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_164 to RegistersControl_Inst/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C11C.CLK to     R15C11C.Q0 UART_Packets_Inst/SLICE_164 (from ipClk_c)
ROUTE         1     0.041     R15C11C.Q0 to     R15C11B.M0 opRxStream.Source_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opTxStream.Data[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/txBuffer.Data[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay RegistersControl_Inst/SLICE_182 to UART_Packets_Inst/SLICE_106 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_182 to UART_Packets_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C15C.CLK to     R18C15C.Q0 RegistersControl_Inst/SLICE_182 (from ipClk_c)
ROUTE         1     0.041     R18C15C.Q0 to     R18C15B.M0 un1_RegistersControl_Inst[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opTxStream.EoP  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.EoP  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay RegistersControl_Inst/SLICE_173 to RegistersControl_Inst/SLICE_173 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_173 to RegistersControl_Inst/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C15C.CLK to     R17C15C.Q0 RegistersControl_Inst/SLICE_173 (from ipClk_c)
ROUTE         3     0.057     R17C15C.Q0 to     R17C15C.D0 opTxStream.EoP_Q
CTOF_DEL    ---     0.059     R17C15C.D0 to     R17C15C.F0 RegistersControl_Inst/SLICE_173
ROUTE         1     0.000     R17C15C.F0 to    R17C15C.DI0 RegistersControl_Inst/EoP_6 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R17C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R17C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opWrEnable  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opWrEnable  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay RegistersControl_Inst/SLICE_100 to RegistersControl_Inst/SLICE_100 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_100 to RegistersControl_Inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C16A.CLK to     R17C16A.Q0 RegistersControl_Inst/SLICE_100 (from ipClk_c)
ROUTE         2     0.057     R17C16A.Q0 to     R17C16A.D0 Registers_WrEnable
CTOF_DEL    ---     0.059     R17C16A.D0 to     R17C16A.F0 RegistersControl_Inst/SLICE_100
ROUTE         1     0.000     R17C16A.F0 to    R17C16A.DI0 RegistersControl_Inst/opWrEnable_4 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R17C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R17C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/rxState[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/rxState[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/SLICE_151 to UART_Packets_Inst/SLICE_151 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_151 to UART_Packets_Inst/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C10C.CLK to     R18C10C.Q0 UART_Packets_Inst/SLICE_151 (from ipClk_c)
ROUTE         3     0.057     R18C10C.Q0 to     R18C10C.D0 UART_Packets_Inst/rxState[0]
CTOF_DEL    ---     0.059     R18C10C.D0 to     R18C10C.F0 UART_Packets_Inst/SLICE_151
ROUTE         1     0.000     R18C10C.F0 to    R18C10C.DI0 UART_Packets_Inst/N_83_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2447 paths, 1 nets, and 1470 connections (88.50% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
