//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	fractalRenderMainFloat
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.global .align 4 .f32 PI_F = 0f40490FDB;
.global .align 4 .u32 MAX_SS_LEVEL = 256;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[28] = {109, 0, 97, 0, 110, 0, 100, 0, 101, 0, 108, 0, 98, 0, 114, 0, 111, 0, 116, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[56] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 83, 0, 95, 0, 76, 0, 69, 0, 86, 0, 69, 0, 76, 0, 0, 0};
.global .align 16 .b8 $str8[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str11[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str12[66] = {114, 0, 101, 0, 117, 0, 115, 0, 105, 0, 110, 0, 103, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 32, 0, 124, 0, 124, 0, 32, 0, 115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};

.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .u32 fractalRenderMainFloat_param_2,
	.param .u32 fractalRenderMainFloat_param_3,
	.param .f32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .f32 fractalRenderMainFloat_param_6,
	.param .f32 fractalRenderMainFloat_param_7,
	.param .u32 fractalRenderMainFloat_param_8,
	.param .u32 fractalRenderMainFloat_param_9,
	.param .u8 fractalRenderMainFloat_param_10,
	.param .u8 fractalRenderMainFloat_param_11,
	.param .u64 fractalRenderMainFloat_param_12,
	.param .u32 fractalRenderMainFloat_param_13,
	.param .u32 fractalRenderMainFloat_param_14,
	.param .u32 fractalRenderMainFloat_param_15
)
{
	.local .align 8 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<44>;


	mov.u64 	%rd43, __local_depot0;
	cvta.local.u64 	%SP, %rd43;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r25, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r26, [fractalRenderMainFloat_param_2];
	ld.param.u32 	%r27, [fractalRenderMainFloat_param_3];
	ld.param.f32 	%f23, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f24, [fractalRenderMainFloat_param_5];
	ld.param.f32 	%f25, [fractalRenderMainFloat_param_6];
	ld.param.f32 	%f26, [fractalRenderMainFloat_param_7];
	ld.param.u32 	%r28, [fractalRenderMainFloat_param_8];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_9];
	ld.param.u32 	%r30, [fractalRenderMainFloat_param_13];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_14];
	ld.param.u32 	%r32, [fractalRenderMainFloat_param_15];
	ld.param.s8 	%rs1, [fractalRenderMainFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB0_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r33, 107;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r33;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB0_2:
	mov.u32 	%r34, %tid.x;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r36, %r1, %r35, %r34;
	shl.b32 	%r37, %r1, 2;
	and.b32  	%r38, %r36, 15;
	rem.u32 	%r39, %r36, %r37;
	sub.s32 	%r40, %r39, %r38;
	shr.u32 	%r41, %r40, 2;
	and.b32  	%r42, %r36, 3;
	add.s32 	%r43, %r41, %r42;
	div.u32 	%r44, %r36, %r37;
	shl.b32 	%r45, %r44, 2;
	bfe.u32 	%r46, %r36, 2, 2;
	add.s32 	%r47, %r45, %r46;
	mov.u32 	%r48, %ctaid.x;
	mad.lo.s32 	%r2, %r48, %r1, %r43;
	mov.u32 	%r49, %ctaid.y;
	mov.u32 	%r50, %ntid.y;
	mad.lo.s32 	%r3, %r49, %r50, %r47;
	setp.ge.u32	%p2, %r3, %r27;
	setp.ge.u32	%p3, %r2, %r26;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_27;

	mov.u32 	%r94, 0;
	sad.s32 	%r52, %r2, %r31, %r94;
	shr.u32 	%r4, %r30, 1;
	setp.gt.u32	%p5, %r52, %r4;
	@%p5 bra 	BB0_27;

	sad.s32 	%r54, %r3, %r32, %r94;
	setp.gt.u32	%p6, %r54, %r4;
	@%p6 bra 	BB0_27;

	setp.lt.u32	%p7, %r29, 257;
	@%p7 bra 	BB0_7;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r55, 137;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r55;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB0_7:
	setp.eq.s32	%p8, %r29, 0;
	mov.u32 	%r86, %r94;
	@%p8 bra 	BB0_26;

	cvt.rn.f32.u32	%f1, %r2;
	cvt.rn.f32.u32	%f2, %r3;
	cvt.rn.f32.u32	%f27, %r26;
	sub.f32 	%f28, %f25, %f23;
	div.rn.f32 	%f3, %f28, %f27;
	cvt.rn.f32.u32	%f29, %r27;
	sub.f32 	%f30, %f26, %f24;
	div.rn.f32 	%f4, %f30, %f29;
	mov.u32 	%r59, 0;
	and.b16  	%rs2, %rs1, 255;
	mov.u32 	%r84, %r59;
	mov.u32 	%r94, %r59;
	mov.u32 	%r86, %r29;

BB0_9:
	cvt.rn.f32.u32	%f33, %r86;
	cvt.rn.f32.u32	%f34, %r84;
	div.rn.f32 	%f35, %f34, %f33;
	add.f32 	%f36, %f1, %f35;
	add.f32 	%f37, %f2, %f35;
	neg.f32 	%f38, %f37;
	fma.rn.f32 	%f5, %f3, %f36, %f23;
	fma.rn.f32 	%f6, %f4, %f38, %f26;
	setp.eq.s32	%p9, %r28, 0;
	mov.f32 	%f67, 0f00000000;
	mov.u32 	%r88, %r59;
	mov.f32 	%f68, %f67;
	@%p9 bra 	BB0_12;

BB0_10:
	mul.f32 	%f9, %f67, %f67;
	mul.f32 	%f10, %f68, %f68;
	add.f32 	%f39, %f10, %f9;
	setp.geu.f32	%p10, %f39, 0f40800000;
	@%p10 bra 	BB0_12;

	sub.f32 	%f40, %f10, %f9;
	add.f32 	%f11, %f5, %f40;
	add.f32 	%f41, %f68, %f68;
	fma.rn.f32 	%f67, %f41, %f67, %f6;
	add.s32 	%r88, %r88, 1;
	setp.lt.u32	%p11, %r88, %r28;
	mov.f32 	%f68, %f11;
	@%p11 bra 	BB0_10;

BB0_12:
	add.s32 	%r94, %r88, %r94;
	setp.gt.u32	%p12, %r84, 9;
	@%p12 bra 	BB0_14;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r84, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r88;

BB0_14:
	setp.eq.s16	%p13, %rs2, 0;
	and.b32  	%r62, %r84, -9;
	setp.ne.s32	%p14, %r62, 2;
	add.s32 	%r12, %r84, 1;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB0_25;

	div.u32 	%r63, %r94, %r12;
	cvt.rn.f32.u32	%f13, %r63;
	setp.eq.s32	%p16, %r84, 0;
	mov.f32 	%f73, 0f00000000;
	@%p16 bra 	BB0_24;

	and.b32  	%r13, %r84, 3;
	setp.eq.s32	%p17, %r13, 0;
	mov.f32 	%f73, 0f00000000;
	mov.u32 	%r92, 0;
	@%p17 bra 	BB0_22;

	setp.eq.s32	%p18, %r13, 1;
	mov.f32 	%f70, 0f00000000;
	mov.u32 	%r90, 0;
	@%p18 bra 	BB0_21;

	setp.eq.s32	%p19, %r13, 2;
	mov.f32 	%f69, 0f00000000;
	mov.u32 	%r89, 0;
	@%p19 bra 	BB0_20;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r68, [%rd20];
	cvt.rn.f32.u32	%f46, %r68;
	sub.f32 	%f47, %f46, %f13;
	fma.rn.f32 	%f69, %f47, %f47, 0f00000000;
	mov.u32 	%r89, 1;

BB0_20:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r89, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r69, [%rd24];
	cvt.rn.f32.u32	%f48, %r69;
	sub.f32 	%f49, %f48, %f13;
	fma.rn.f32 	%f70, %f49, %f49, %f69;
	add.s32 	%r90, %r89, 1;

BB0_21:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r90, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r70, [%rd28];
	cvt.rn.f32.u32	%f50, %r70;
	sub.f32 	%f51, %f50, %f13;
	fma.rn.f32 	%f73, %f51, %f51, %f70;
	add.s32 	%r92, %r90, 1;

BB0_22:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p20, %r84, 4;
	@%p20 bra 	BB0_24;

BB0_23:
	mul.wide.u32 	%rd30, %r92, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r71, [%rd31];
	cvt.rn.f32.u32	%f52, %r71;
	sub.f32 	%f53, %f52, %f13;
	fma.rn.f32 	%f54, %f53, %f53, %f73;
	add.s32 	%r72, %r92, 1;
	mul.wide.u32 	%rd32, %r72, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r73, [%rd33];
	cvt.rn.f32.u32	%f55, %r73;
	sub.f32 	%f56, %f55, %f13;
	fma.rn.f32 	%f57, %f56, %f56, %f54;
	add.s32 	%r74, %r92, 2;
	mul.wide.u32 	%rd34, %r74, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r75, [%rd35];
	cvt.rn.f32.u32	%f58, %r75;
	sub.f32 	%f59, %f58, %f13;
	fma.rn.f32 	%f60, %f59, %f59, %f57;
	add.s32 	%r76, %r92, 3;
	mul.wide.u32 	%rd36, %r76, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r77, [%rd37];
	cvt.rn.f32.u32	%f61, %r77;
	sub.f32 	%f62, %f61, %f13;
	fma.rn.f32 	%f73, %f62, %f62, %f60;
	add.s32 	%r92, %r92, 4;
	setp.lt.u32	%p21, %r92, %r84;
	@%p21 bra 	BB0_23;

BB0_24:
	add.s32 	%r80, %r84, -1;
	cvt.rn.f32.u32	%f63, %r80;
	div.rn.f32 	%f64, %f73, %f63;
	div.rn.f32 	%f65, %f64, %f13;
	setp.eq.s32	%p22, %r84, 2;
	selp.f32	%f66, 0f3C23D70A, 0f3DCCCCCD, %p22;
	mov.u32 	%r79, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r79, 0; vote.ballot.b32 %r78, p; } 
	// inline asm
	setp.le.f32	%p23, %f65, %f66;
	vote.sync.all.pred 	%p24, %p23, %r78;
	selp.b32	%r86, %r12, %r86, %p24;

BB0_25:
	setp.lt.u32	%p25, %r12, %r86;
	mov.u32 	%r84, %r12;
	@%p25 bra 	BB0_9;

BB0_26:
	mul.lo.s32 	%r82, %r3, %r25;
	cvt.u64.u32	%rd38, %r82;
	cvta.to.global.u64 	%rd39, %rd2;
	add.s64 	%rd40, %rd39, %rd38;
	mul.wide.u32 	%rd41, %r2, 4;
	add.s64 	%rd42, %rd40, %rd41;
	div.u32 	%r83, %r94, %r86;
	st.global.u32 	[%rd42], %r83;

BB0_27:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .u32 fractalRenderMainDouble_param_2,
	.param .u32 fractalRenderMainDouble_param_3,
	.param .f64 fractalRenderMainDouble_param_4,
	.param .f64 fractalRenderMainDouble_param_5,
	.param .f64 fractalRenderMainDouble_param_6,
	.param .f64 fractalRenderMainDouble_param_7,
	.param .u32 fractalRenderMainDouble_param_8,
	.param .u32 fractalRenderMainDouble_param_9,
	.param .u8 fractalRenderMainDouble_param_10,
	.param .u8 fractalRenderMainDouble_param_11,
	.param .u64 fractalRenderMainDouble_param_12,
	.param .u32 fractalRenderMainDouble_param_13,
	.param .u32 fractalRenderMainDouble_param_14,
	.param .u32 fractalRenderMainDouble_param_15
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<96>;
	.reg .f64 	%fd<74>;
	.reg .b64 	%rd<44>;


	mov.u64 	%rd43, __local_depot1;
	cvta.local.u64 	%SP, %rd43;
	ld.param.u64 	%rd2, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r25, [fractalRenderMainDouble_param_1];
	ld.param.u32 	%r26, [fractalRenderMainDouble_param_2];
	ld.param.u32 	%r27, [fractalRenderMainDouble_param_3];
	ld.param.f64 	%fd23, [fractalRenderMainDouble_param_4];
	ld.param.f64 	%fd24, [fractalRenderMainDouble_param_5];
	ld.param.f64 	%fd25, [fractalRenderMainDouble_param_6];
	ld.param.f64 	%fd26, [fractalRenderMainDouble_param_7];
	ld.param.u32 	%r28, [fractalRenderMainDouble_param_8];
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_9];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_13];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_14];
	ld.param.u32 	%r32, [fractalRenderMainDouble_param_15];
	ld.param.s8 	%rs1, [fractalRenderMainDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r33, 107;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r33;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_2:
	mov.u32 	%r34, %tid.x;
	mov.u32 	%r35, %tid.y;
	mad.lo.s32 	%r36, %r1, %r35, %r34;
	shl.b32 	%r37, %r1, 2;
	and.b32  	%r38, %r36, 15;
	rem.u32 	%r39, %r36, %r37;
	sub.s32 	%r40, %r39, %r38;
	shr.u32 	%r41, %r40, 2;
	and.b32  	%r42, %r36, 3;
	add.s32 	%r43, %r41, %r42;
	div.u32 	%r44, %r36, %r37;
	shl.b32 	%r45, %r44, 2;
	bfe.u32 	%r46, %r36, 2, 2;
	add.s32 	%r47, %r45, %r46;
	mov.u32 	%r48, %ctaid.x;
	mad.lo.s32 	%r2, %r48, %r1, %r43;
	mov.u32 	%r49, %ctaid.y;
	mov.u32 	%r50, %ntid.y;
	mad.lo.s32 	%r3, %r49, %r50, %r47;
	setp.ge.u32	%p2, %r3, %r27;
	setp.ge.u32	%p3, %r2, %r26;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB1_27;

	mov.u32 	%r94, 0;
	sad.s32 	%r52, %r2, %r31, %r94;
	shr.u32 	%r4, %r30, 1;
	setp.gt.u32	%p5, %r52, %r4;
	@%p5 bra 	BB1_27;

	sad.s32 	%r54, %r3, %r32, %r94;
	setp.gt.u32	%p6, %r54, %r4;
	@%p6 bra 	BB1_27;

	setp.lt.u32	%p7, %r29, 257;
	@%p7 bra 	BB1_7;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r55, 137;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r55;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB1_7:
	setp.eq.s32	%p8, %r29, 0;
	mov.u32 	%r86, %r94;
	@%p8 bra 	BB1_26;

	cvt.rn.f64.u32	%fd1, %r2;
	cvt.rn.f64.u32	%fd2, %r3;
	cvt.rn.f64.u32	%fd27, %r26;
	sub.f64 	%fd28, %fd25, %fd23;
	div.rn.f64 	%fd3, %fd28, %fd27;
	cvt.rn.f64.u32	%fd29, %r27;
	sub.f64 	%fd30, %fd26, %fd24;
	div.rn.f64 	%fd4, %fd30, %fd29;
	mov.u32 	%r59, 0;
	and.b16  	%rs2, %rs1, 255;
	mov.u32 	%r84, %r59;
	mov.u32 	%r94, %r59;
	mov.u32 	%r86, %r29;

BB1_9:
	cvt.rn.f64.u32	%fd33, %r86;
	cvt.rn.f64.u32	%fd34, %r84;
	div.rn.f64 	%fd35, %fd34, %fd33;
	add.f64 	%fd36, %fd1, %fd35;
	add.f64 	%fd37, %fd2, %fd35;
	neg.f64 	%fd38, %fd37;
	fma.rn.f64 	%fd5, %fd3, %fd36, %fd23;
	fma.rn.f64 	%fd6, %fd4, %fd38, %fd26;
	setp.eq.s32	%p9, %r28, 0;
	mov.f64 	%fd67, 0d0000000000000000;
	mov.u32 	%r88, %r59;
	mov.f64 	%fd68, %fd67;
	@%p9 bra 	BB1_12;

BB1_10:
	mul.f64 	%fd9, %fd67, %fd67;
	mul.f64 	%fd10, %fd68, %fd68;
	add.f64 	%fd39, %fd10, %fd9;
	setp.geu.f64	%p10, %fd39, 0d4010000000000000;
	@%p10 bra 	BB1_12;

	sub.f64 	%fd40, %fd10, %fd9;
	add.f64 	%fd11, %fd5, %fd40;
	add.f64 	%fd41, %fd68, %fd68;
	fma.rn.f64 	%fd67, %fd41, %fd67, %fd6;
	add.s32 	%r88, %r88, 1;
	setp.lt.u32	%p11, %r88, %r28;
	mov.f64 	%fd68, %fd11;
	@%p11 bra 	BB1_10;

BB1_12:
	add.s32 	%r94, %r88, %r94;
	setp.gt.u32	%p12, %r84, 9;
	@%p12 bra 	BB1_14;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r84, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r88;

BB1_14:
	setp.eq.s16	%p13, %rs2, 0;
	and.b32  	%r62, %r84, -9;
	setp.ne.s32	%p14, %r62, 2;
	add.s32 	%r12, %r84, 1;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB1_25;

	div.u32 	%r63, %r94, %r12;
	cvt.rn.f64.u32	%fd13, %r63;
	setp.eq.s32	%p16, %r84, 0;
	mov.f64 	%fd73, 0d0000000000000000;
	@%p16 bra 	BB1_24;

	and.b32  	%r13, %r84, 3;
	setp.eq.s32	%p17, %r13, 0;
	mov.f64 	%fd73, 0d0000000000000000;
	mov.u32 	%r92, 0;
	@%p17 bra 	BB1_22;

	setp.eq.s32	%p18, %r13, 1;
	mov.f64 	%fd70, 0d0000000000000000;
	mov.u32 	%r90, 0;
	@%p18 bra 	BB1_21;

	setp.eq.s32	%p19, %r13, 2;
	mov.f64 	%fd69, 0d0000000000000000;
	mov.u32 	%r89, 0;
	@%p19 bra 	BB1_20;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r68, [%rd20];
	cvt.rn.f64.u32	%fd46, %r68;
	sub.f64 	%fd47, %fd46, %fd13;
	fma.rn.f64 	%fd69, %fd47, %fd47, 0d0000000000000000;
	mov.u32 	%r89, 1;

BB1_20:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r89, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r69, [%rd24];
	cvt.rn.f64.u32	%fd48, %r69;
	sub.f64 	%fd49, %fd48, %fd13;
	fma.rn.f64 	%fd70, %fd49, %fd49, %fd69;
	add.s32 	%r90, %r89, 1;

BB1_21:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r90, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r70, [%rd28];
	cvt.rn.f64.u32	%fd50, %r70;
	sub.f64 	%fd51, %fd50, %fd13;
	fma.rn.f64 	%fd73, %fd51, %fd51, %fd70;
	add.s32 	%r92, %r90, 1;

BB1_22:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p20, %r84, 4;
	@%p20 bra 	BB1_24;

BB1_23:
	mul.wide.u32 	%rd30, %r92, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r71, [%rd31];
	cvt.rn.f64.u32	%fd52, %r71;
	sub.f64 	%fd53, %fd52, %fd13;
	fma.rn.f64 	%fd54, %fd53, %fd53, %fd73;
	add.s32 	%r72, %r92, 1;
	mul.wide.u32 	%rd32, %r72, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r73, [%rd33];
	cvt.rn.f64.u32	%fd55, %r73;
	sub.f64 	%fd56, %fd55, %fd13;
	fma.rn.f64 	%fd57, %fd56, %fd56, %fd54;
	add.s32 	%r74, %r92, 2;
	mul.wide.u32 	%rd34, %r74, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r75, [%rd35];
	cvt.rn.f64.u32	%fd58, %r75;
	sub.f64 	%fd59, %fd58, %fd13;
	fma.rn.f64 	%fd60, %fd59, %fd59, %fd57;
	add.s32 	%r76, %r92, 3;
	mul.wide.u32 	%rd36, %r76, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r77, [%rd37];
	cvt.rn.f64.u32	%fd61, %r77;
	sub.f64 	%fd62, %fd61, %fd13;
	fma.rn.f64 	%fd73, %fd62, %fd62, %fd60;
	add.s32 	%r92, %r92, 4;
	setp.lt.u32	%p21, %r92, %r84;
	@%p21 bra 	BB1_23;

BB1_24:
	add.s32 	%r80, %r84, -1;
	cvt.rn.f64.u32	%fd63, %r80;
	div.rn.f64 	%fd64, %fd73, %fd63;
	div.rn.f64 	%fd65, %fd64, %fd13;
	setp.eq.s32	%p22, %r84, 2;
	selp.f64	%fd66, 0d3F847AE140000000, 0d3FB99999A0000000, %p22;
	mov.u32 	%r79, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r79, 0; vote.ballot.b32 %r78, p; } 
	// inline asm
	setp.le.f64	%p23, %fd65, %fd66;
	vote.sync.all.pred 	%p24, %p23, %r78;
	selp.b32	%r86, %r12, %r86, %p24;

BB1_25:
	setp.lt.u32	%p25, %r12, %r86;
	mov.u32 	%r84, %r12;
	@%p25 bra 	BB1_9;

BB1_26:
	mul.lo.s32 	%r82, %r3, %r25;
	cvt.u64.u32	%rd38, %r82;
	cvta.to.global.u64 	%rd39, %rd2;
	add.s64 	%rd40, %rd39, %rd38;
	mul.wide.u32 	%rd41, %r2, 4;
	add.s64 	%rd42, %rd40, %rd41;
	div.u32 	%r83, %r94, %r86;
	st.global.u32 	[%rd42], %r83;

BB1_27:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .u32 compose_param_9,
	.param .u32 compose_param_10,
	.param .u32 compose_param_11,
	.param .u32 compose_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd4, [compose_param_0];
	ld.param.u32 	%r5, [compose_param_1];
	ld.param.u64 	%rd5, [compose_param_2];
	ld.param.u32 	%r6, [compose_param_3];
	ld.param.u64 	%rd6, [compose_param_4];
	ld.param.u32 	%r11, [compose_param_5];
	ld.param.u32 	%r12, [compose_param_6];
	ld.param.u64 	%rd7, [compose_param_7];
	ld.param.u32 	%r7, [compose_param_8];
	ld.param.u32 	%r8, [compose_param_10];
	ld.param.u32 	%r9, [compose_param_11];
	ld.param.u32 	%r10, [compose_param_12];
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %ntid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r16, %r17, %r18;
	setp.ge.u32	%p3, %r2, %r12;
	setp.ge.u32	%p4, %r1, %r11;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB2_9;

	mov.u32 	%r19, 0;
	sad.s32 	%r20, %r1, %r9, %r19;
	shr.u32 	%r3, %r8, 1;
	setp.gt.u32	%p7, %r20, %r3;
	mov.pred 	%p9, -1;
	@%p7 bra 	BB2_3;

	sad.s32 	%r22, %r2, %r10, %r19;
	setp.gt.u32	%p9, %r22, %r3;

BB2_3:
	@%p9 bra 	BB2_5;
	bra.uni 	BB2_4;

BB2_5:
	cvta.to.global.u64 	%rd10, %rd5;
	mul.lo.s32 	%r24, %r2, %r6;
	cvt.u64.u32	%rd11, %r24;
	add.s64 	%rd20, %rd10, %rd11;
	bra.uni 	BB2_6;

BB2_4:
	cvta.to.global.u64 	%rd8, %rd4;
	mul.lo.s32 	%r23, %r2, %r5;
	cvt.u64.u32	%rd9, %r23;
	add.s64 	%rd20, %rd8, %rd9;

BB2_6:
	mul.wide.u32 	%rd12, %r1, 4;
	add.s64 	%rd13, %rd20, %rd12;
	ld.global.u32 	%r25, [%rd13];
	rem.u32 	%r26, %r25, %r7;
	sub.s32 	%r27, %r7, %r26;
	add.s32 	%r4, %r27, -1;
	setp.lt.u32	%p8, %r4, %r7;
	@%p8 bra 	BB2_8;

	mov.u64 	%rd14, $str8;
	cvta.global.u64 	%rd15, %rd14;
	mov.u64 	%rd16, $str1;
	cvta.global.u64 	%rd17, %rd16;
	mov.u32 	%r28, 251;
	mov.u64 	%rd18, 0;
	mov.u64 	%rd19, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd15;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b32 param2;
	st.param.b32	[param2+0], %r28;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd18;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd19;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_8:
	shl.b32 	%r29, %r4, 2;
	suld.b.2d.b32.trap {%r31}, [%rd7, {%r29, %r19}];
	shl.b32 	%r32, %r1, 2;
	sust.b.2d.b32.trap 	[%rd6, {%r32, %r2}], {%r31};

BB2_9:
	ret;
}

	// .globl	blur
.visible .entry blur(

)
{



	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<80>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd4, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r30, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r31, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r32, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f9, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f10, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f11, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f12, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r33, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r34, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %ctaid.x;
	mov.u32 	%r37, %tid.x;
	mad.lo.s32 	%r38, %r36, %r35, %r37;
	mul.lo.s32 	%r1, %r38, %r34;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r41, %r39, %r40, %r2;
	mul.lo.s32 	%r3, %r41, %r34;
	sub.s32 	%r42, %r32, %r34;
	setp.ge.u32	%p1, %r3, %r42;
	sub.s32 	%r43, %r31, %r34;
	setp.ge.u32	%p2, %r1, %r43;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB4_17;

	sub.f32 	%f15, %f11, %f9;
	cvt.rn.f32.u32	%f16, %r31;
	div.rn.f32 	%f17, %f15, %f16;
	cvt.rn.f32.u32	%f18, %r32;
	sub.f32 	%f19, %f12, %f10;
	div.rn.f32 	%f20, %f19, %f18;
	cvt.rn.f32.u32	%f21, %r1;
	fma.rn.f32 	%f1, %f21, %f17, %f9;
	cvt.rn.f32.u32	%f22, %r3;
	mul.f32 	%f23, %f22, %f20;
	sub.f32 	%f2, %f12, %f23;
	setp.eq.s32	%p4, %r33, 0;
	mov.f32 	%f27, 0f00000000;
	mov.u32 	%r70, 0;
	@%p4 bra 	BB4_5;

	mov.f32 	%f28, %f27;

BB4_3:
	mul.f32 	%f5, %f28, %f28;
	mul.f32 	%f6, %f27, %f27;
	add.f32 	%f24, %f5, %f6;
	setp.geu.f32	%p5, %f24, 0f40800000;
	@%p5 bra 	BB4_5;

	sub.f32 	%f25, %f6, %f5;
	add.f32 	%f7, %f1, %f25;
	add.f32 	%f26, %f27, %f27;
	fma.rn.f32 	%f28, %f28, %f26, %f2;
	add.s32 	%r70, %r70, 1;
	setp.lt.u32	%p6, %r70, %r33;
	mov.f32 	%f27, %f7;
	@%p6 bra 	BB4_3;

BB4_5:
	setp.eq.s32	%p7, %r34, 0;
	@%p7 bra 	BB4_17;

	cvta.to.global.u64 	%rd1, %rd4;
	mul.lo.s32 	%r47, %r3, %r30;
	cvt.u64.u32	%rd5, %r47;
	add.s64 	%rd2, %rd1, %rd5;
	mad.lo.s32 	%r7, %r34, %r41, 3;
	shl.b32 	%r8, %r30, 2;
	mov.u32 	%r46, 0;
	mov.u32 	%r71, %r46;

BB4_7:
	add.s32 	%r55, %r71, %r1;
	cvt.u64.u32	%rd3, %r55;
	and.b32  	%r54, %r34, 3;
	setp.eq.s32	%p8, %r54, 0;
	mov.u32 	%r79, %r46;
	@%p8 bra 	BB4_13;

	setp.eq.s32	%p9, %r54, 1;
	mov.u32 	%r73, %r46;
	@%p9 bra 	BB4_12;

	setp.eq.s32	%p10, %r54, 2;
	mov.u32 	%r72, %r46;
	@%p10 bra 	BB4_11;

	shl.b64 	%rd6, %rd3, 2;
	add.s64 	%rd7, %rd2, %rd6;
	st.global.u32 	[%rd7], %r70;
	mov.u32 	%r72, 1;

BB4_11:
	add.s32 	%r57, %r72, %r3;
	mul.lo.s32 	%r58, %r57, %r30;
	cvt.u64.u32	%rd8, %r58;
	add.s64 	%rd9, %rd1, %rd8;
	shl.b64 	%rd10, %rd3, 2;
	add.s64 	%rd11, %rd9, %rd10;
	st.global.u32 	[%rd11], %r70;
	add.s32 	%r73, %r72, 1;

BB4_12:
	add.s32 	%r59, %r73, %r3;
	mul.lo.s32 	%r60, %r59, %r30;
	cvt.u64.u32	%rd12, %r60;
	add.s64 	%rd13, %rd1, %rd12;
	shl.b64 	%rd14, %rd3, 2;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u32 	[%rd15], %r70;
	add.s32 	%r79, %r73, 1;

BB4_13:
	setp.lt.u32	%p11, %r34, 4;
	@%p11 bra 	BB4_16;

	add.s32 	%r61, %r7, %r79;
	mul.lo.s32 	%r78, %r30, %r61;
	mad.lo.s32 	%r66, %r34, %r41, %r79;
	add.s32 	%r67, %r66, 2;
	mul.lo.s32 	%r77, %r30, %r67;
	add.s32 	%r68, %r66, 1;
	mul.lo.s32 	%r76, %r30, %r68;
	mul.lo.s32 	%r75, %r30, %r66;

BB4_15:
	cvt.u64.u32	%rd16, %r75;
	add.s64 	%rd17, %rd1, %rd16;
	shl.b64 	%rd18, %rd3, 2;
	add.s64 	%rd19, %rd17, %rd18;
	st.global.u32 	[%rd19], %r70;
	cvt.u64.u32	%rd20, %r76;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	st.global.u32 	[%rd22], %r70;
	cvt.u64.u32	%rd23, %r77;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd18;
	st.global.u32 	[%rd25], %r70;
	cvt.u64.u32	%rd26, %r78;
	add.s64 	%rd27, %rd1, %rd26;
	add.s64 	%rd28, %rd27, %rd18;
	st.global.u32 	[%rd28], %r70;
	add.s32 	%r78, %r78, %r8;
	add.s32 	%r77, %r77, %r8;
	add.s32 	%r76, %r76, %r8;
	add.s32 	%r75, %r75, %r8;
	add.s32 	%r79, %r79, 4;
	setp.lt.u32	%p12, %r79, %r34;
	@%p12 bra 	BB4_15;

BB4_16:
	add.s32 	%r71, %r71, 1;
	setp.lt.u32	%p13, %r71, %r34;
	@%p13 bra 	BB4_7;

BB4_17:
	ret;
}

	// .globl	debug
.visible .entry debug(
	.param .align 4 .b8 debug_param_0[24],
	.param .u32 debug_param_1
)
{



	ret;
}

	// .globl	init
.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderReuseSamples
.visible .entry fractalRenderReuseSamples(
	.param .u64 fractalRenderReuseSamples_param_0,
	.param .u32 fractalRenderReuseSamples_param_1,
	.param .u32 fractalRenderReuseSamples_param_2,
	.param .u32 fractalRenderReuseSamples_param_3,
	.param .f32 fractalRenderReuseSamples_param_4,
	.param .f32 fractalRenderReuseSamples_param_5,
	.param .f32 fractalRenderReuseSamples_param_6,
	.param .f32 fractalRenderReuseSamples_param_7,
	.param .u32 fractalRenderReuseSamples_param_8,
	.param .u32 fractalRenderReuseSamples_param_9,
	.param .u8 fractalRenderReuseSamples_param_10,
	.param .u8 fractalRenderReuseSamples_param_11,
	.param .u64 fractalRenderReuseSamples_param_12,
	.param .u32 fractalRenderReuseSamples_param_13,
	.param .u32 fractalRenderReuseSamples_param_14,
	.param .u32 fractalRenderReuseSamples_param_15,
	.param .f32 fractalRenderReuseSamples_param_16,
	.param .f32 fractalRenderReuseSamples_param_17,
	.param .f32 fractalRenderReuseSamples_param_18,
	.param .f32 fractalRenderReuseSamples_param_19,
	.param .u64 fractalRenderReuseSamples_param_20,
	.param .u32 fractalRenderReuseSamples_param_21
)
{
	.local .align 8 .b8 	__local_depot7[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<49>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<152>;
	.reg .b32 	%r<128>;
	.reg .b64 	%rd<62>;


	mov.u64 	%rd61, __local_depot7;
	cvta.local.u64 	%SP, %rd61;
	ld.param.u64 	%rd3, [fractalRenderReuseSamples_param_0];
	ld.param.u32 	%r36, [fractalRenderReuseSamples_param_1];
	ld.param.s8 	%rs3, [fractalRenderReuseSamples_param_11];
	ld.param.s8 	%rs2, [fractalRenderReuseSamples_param_10];
	ld.param.u32 	%r37, [fractalRenderReuseSamples_param_2];
	ld.param.u32 	%r38, [fractalRenderReuseSamples_param_3];
	ld.param.f32 	%f41, [fractalRenderReuseSamples_param_4];
	ld.param.f32 	%f42, [fractalRenderReuseSamples_param_5];
	ld.param.f32 	%f43, [fractalRenderReuseSamples_param_6];
	ld.param.f32 	%f44, [fractalRenderReuseSamples_param_7];
	ld.param.u32 	%r39, [fractalRenderReuseSamples_param_8];
	ld.param.u32 	%r40, [fractalRenderReuseSamples_param_9];
	ld.param.u32 	%r41, [fractalRenderReuseSamples_param_14];
	ld.param.u32 	%r42, [fractalRenderReuseSamples_param_15];
	ld.param.f32 	%f45, [fractalRenderReuseSamples_param_16];
	ld.param.f32 	%f46, [fractalRenderReuseSamples_param_17];
	ld.param.f32 	%f47, [fractalRenderReuseSamples_param_18];
	ld.param.f32 	%f48, [fractalRenderReuseSamples_param_19];
	ld.param.u64 	%rd4, [fractalRenderReuseSamples_param_20];
	ld.param.u32 	%r43, [fractalRenderReuseSamples_param_21];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB7_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r44, 107;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r44;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB7_2:
	mov.u32 	%r45, %tid.x;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r1, %r46, %r45;
	shl.b32 	%r48, %r1, 2;
	and.b32  	%r49, %r47, 15;
	rem.u32 	%r50, %r47, %r48;
	sub.s32 	%r51, %r50, %r49;
	shr.u32 	%r52, %r51, 2;
	and.b32  	%r53, %r47, 3;
	add.s32 	%r54, %r52, %r53;
	div.u32 	%r55, %r47, %r48;
	shl.b32 	%r56, %r55, 2;
	bfe.u32 	%r57, %r47, 2, 2;
	add.s32 	%r58, %r56, %r57;
	mov.u32 	%r59, %ctaid.x;
	mad.lo.s32 	%r2, %r59, %r1, %r54;
	mov.u32 	%r60, %ctaid.y;
	mov.u32 	%r61, %ntid.y;
	mad.lo.s32 	%r3, %r60, %r61, %r58;
	setp.lt.u32	%p2, %r2, %r37;
	setp.lt.u32	%p3, %r3, %r38;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB7_43;
	bra.uni 	BB7_3;

BB7_3:
	cvt.rn.f32.u32	%f1, %r2;
	sub.f32 	%f49, %f47, %f45;
	sub.f32 	%f2, %f43, %f41;
	div.rn.f32 	%f50, %f2, %f49;
	sub.f32 	%f51, %f48, %f46;
	sub.f32 	%f3, %f44, %f42;
	div.rn.f32 	%f52, %f3, %f51;
	sub.f32 	%f53, %f41, %f45;
	div.rn.f32 	%f54, %f53, %f2;
	sub.f32 	%f55, %f48, %f44;
	div.rn.f32 	%f56, %f55, %f3;
	cvt.rn.f32.u32	%f4, %r37;
	mul.f32 	%f57, %f4, %f54;
	cvt.rn.f32.u32	%f5, %r38;
	mul.f32 	%f58, %f5, %f56;
	cvt.rn.f32.u32	%f6, %r3;
	fma.rn.f32 	%f7, %f1, %f50, %f57;
	fma.rn.f32 	%f8, %f6, %f52, %f58;
	abs.f32 	%f59, %f7;
	mov.b32 	 %r62, %f7;
	and.b32  	%r63, %r62, -2147483648;
	or.b32  	%r64, %r63, 1056964608;
	mov.b32 	 %f60, %r64;
	add.f32 	%f61, %f7, %f60;
	cvt.rzi.f32.f32	%f62, %f61;
	setp.gt.f32	%p5, %f59, 0f4B000000;
	selp.f32	%f142, %f7, %f62, %p5;
	setp.geu.f32	%p6, %f59, 0f3F000000;
	@%p6 bra 	BB7_5;

	cvt.rzi.f32.f32	%f142, %f7;

BB7_5:
	cvt.rzi.s32.f32	%r4, %f142;
	mov.b32 	 %r65, %f8;
	and.b32  	%r66, %r65, -2147483648;
	or.b32  	%r67, %r66, 1056964608;
	mov.b32 	 %f63, %r67;
	add.f32 	%f64, %f8, %f63;
	cvt.rzi.f32.f32	%f65, %f64;
	abs.f32 	%f66, %f8;
	setp.gt.f32	%p7, %f66, 0f4B000000;
	selp.f32	%f143, %f8, %f65, %p7;
	setp.geu.f32	%p8, %f66, 0f3F000000;
	@%p8 bra 	BB7_7;

	cvt.rzi.f32.f32	%f143, %f8;

BB7_7:
	cvt.rzi.s32.f32	%r69, %f143;
	mul.lo.s32 	%r70, %r69, %r43;
	cvt.u64.u32	%rd11, %r70;
	cvta.to.global.u64 	%rd12, %rd4;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd1, %rd13, %rd14;
	setp.lt.u32	%p9, %r4, %r37;
	setp.gt.s32	%p10, %r4, -1;
	and.pred  	%p11, %p9, %p10;
	setp.gt.s32	%p12, %r69, -1;
	and.pred  	%p13, %p11, %p12;
	setp.lt.u32	%p14, %r69, %r38;
	and.pred  	%p15, %p14, %p13;
	mov.u32 	%r112, 404;
	mov.u16 	%rs8, 0;
	@!%p15 bra 	BB7_9;
	bra.uni 	BB7_8;

BB7_8:
	ld.global.u32 	%r112, [%rd1];
	mov.u16 	%rs8, 1;

BB7_9:
	and.b32  	%r71, %r2, -8;
	cvt.rn.f32.u32	%f67, %r71;
	and.b32  	%r72, %r3, -4;
	cvt.rn.f32.u32	%f68, %r72;
	cvt.rn.f32.u32	%f69, %r41;
	sub.f32 	%f70, %f69, %f67;
	cvt.rn.f32.u32	%f71, %r42;
	sub.f32 	%f72, %f71, %f68;
	mul.f32 	%f73, %f72, %f72;
	fma.rn.f32 	%f74, %f70, %f70, %f73;
	sqrt.rn.f32 	%f75, %f74;
	mul.f32 	%f76, %f75, 0f3CD94079;
	ld.global.f32 	%f77, [screenDistance];
	div.rn.f32 	%f15, %f76, %f77;
	abs.f32 	%f16, %f15;
	setp.leu.f32	%p16, %f16, 0f3F800000;
	mov.f32 	%f144, %f16;
	@%p16 bra 	BB7_11;

	rcp.rn.f32 	%f144, %f16;

BB7_11:
	mul.rn.f32 	%f78, %f144, %f144;
	mov.f32 	%f79, 0fC0B59883;
	mov.f32 	%f80, 0fBF52C7EA;
	fma.rn.f32 	%f81, %f78, %f80, %f79;
	mov.f32 	%f82, 0fC0D21907;
	fma.rn.f32 	%f83, %f81, %f78, %f82;
	mul.f32 	%f84, %f78, %f83;
	mul.f32 	%f85, %f144, %f84;
	add.f32 	%f86, %f78, 0f41355DC0;
	mov.f32 	%f87, 0f41E6BD60;
	fma.rn.f32 	%f88, %f86, %f78, %f87;
	mov.f32 	%f89, 0f419D92C8;
	fma.rn.f32 	%f90, %f88, %f78, %f89;
	rcp.rn.f32 	%f91, %f90;
	fma.rn.f32 	%f92, %f85, %f91, %f144;
	mov.f32 	%f93, 0f3FC90FDB;
	sub.f32 	%f94, %f93, %f92;
	setp.gt.f32	%p17, %f16, 0f3F800000;
	selp.f32	%f95, %f94, %f92, %p17;
	mov.b32 	 %r73, %f95;
	mov.b32 	 %r74, %f15;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r73, %r75;
	mov.b32 	 %f96, %r76;
	setp.gtu.f32	%p18, %f16, 0f7F800000;
	selp.f32	%f97, %f95, %f96, %p18;
	add.f32 	%f98, %f97, %f97;
	mul.f32 	%f99, %f98, 0f43340000;
	div.rn.f32 	%f19, %f99, 0f40490FDB;
	setp.ge.f32	%p19, %f19, 0f00000000;
	@%p19 bra 	BB7_13;

	mov.u64 	%rd15, $str11;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r77, 356;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r77;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB7_13:
	fma.rn.f32 	%f100, %f19, 0fBCCF6475, 0f3F91D2A2;
	setp.gtu.f32	%p20, %f19, 0f40B00000;
	selp.f32	%f101, %f100, 0f3F800000, %p20;
	cvt.rn.f32.u32	%f20, %r40;
	mul.f32 	%f102, %f20, %f101;
	cvt.rzi.u32.f32	%r113, %f102;
	setp.gtu.f32	%p21, %f19, 0f42340000;
	@%p21 bra 	BB7_15;

	mov.u32 	%r78, 1;
	max.u32 	%r113, %r78, %r113;

BB7_15:
	setp.eq.s32	%p22, %r113, 0;
	setp.eq.s16	%p23, %rs8, 0;
	and.pred  	%p24, %p23, %p22;
	selp.b32	%r10, 1, %r113, %p24;
	div.rn.f32 	%f21, %f2, %f4;
	div.rn.f32 	%f22, %f3, %f5;
	setp.lt.u32	%p25, %r10, 257;
	@%p25 bra 	BB7_17;

	mov.u64 	%rd21, $str2;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str1;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r79, 137;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r79;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB7_17:
	setp.eq.s32	%p26, %r10, 0;
	mov.u32 	%r124, 0;
	mov.u32 	%r116, %r124;
	@%p26 bra 	BB7_36;

	mov.u32 	%r83, 0;
	and.b16  	%rs6, %rs2, 255;
	mov.u32 	%r114, %r83;
	mov.u32 	%r124, %r83;
	mov.u32 	%r116, %r10;

BB7_19:
	cvt.rn.f32.u32	%f105, %r116;
	cvt.rn.f32.u32	%f106, %r114;
	div.rn.f32 	%f107, %f106, %f105;
	add.f32 	%f108, %f1, %f107;
	add.f32 	%f109, %f6, %f107;
	neg.f32 	%f110, %f109;
	fma.rn.f32 	%f23, %f21, %f108, %f41;
	fma.rn.f32 	%f24, %f22, %f110, %f44;
	setp.eq.s32	%p27, %r39, 0;
	mov.f32 	%f145, 0f00000000;
	mov.u32 	%r118, %r83;
	mov.f32 	%f146, %f145;
	@%p27 bra 	BB7_22;

BB7_20:
	mul.f32 	%f27, %f145, %f145;
	mul.f32 	%f28, %f146, %f146;
	add.f32 	%f111, %f28, %f27;
	setp.geu.f32	%p28, %f111, 0f40800000;
	@%p28 bra 	BB7_22;

	sub.f32 	%f112, %f28, %f27;
	add.f32 	%f29, %f23, %f112;
	add.f32 	%f113, %f146, %f146;
	fma.rn.f32 	%f145, %f113, %f145, %f24;
	add.s32 	%r118, %r118, 1;
	setp.lt.u32	%p29, %r118, %r39;
	mov.f32 	%f146, %f29;
	@%p29 bra 	BB7_20;

BB7_22:
	add.s32 	%r124, %r118, %r124;
	setp.gt.u32	%p30, %r114, 9;
	@%p30 bra 	BB7_24;

	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r114, 4;
	add.s64 	%rd30, %rd28, %rd29;
	st.local.u32 	[%rd30], %r118;

BB7_24:
	setp.eq.s16	%p31, %rs6, 0;
	and.b32  	%r86, %r114, -9;
	setp.ne.s32	%p32, %r86, 2;
	add.s32 	%r18, %r114, 1;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	BB7_35;

	div.u32 	%r87, %r124, %r18;
	cvt.rn.f32.u32	%f31, %r87;
	setp.eq.s32	%p34, %r114, 0;
	mov.f32 	%f151, 0f00000000;
	@%p34 bra 	BB7_34;

	and.b32  	%r19, %r114, 3;
	setp.eq.s32	%p35, %r19, 0;
	mov.f32 	%f151, 0f00000000;
	mov.u32 	%r122, 0;
	@%p35 bra 	BB7_32;

	setp.eq.s32	%p36, %r19, 1;
	mov.f32 	%f148, 0f00000000;
	mov.u32 	%r120, 0;
	@%p36 bra 	BB7_31;

	setp.eq.s32	%p37, %r19, 2;
	mov.f32 	%f147, 0f00000000;
	mov.u32 	%r119, 0;
	@%p37 bra 	BB7_30;

	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd32, %rd31;
	ld.local.u32 	%r92, [%rd32];
	cvt.rn.f32.u32	%f118, %r92;
	sub.f32 	%f119, %f118, %f31;
	fma.rn.f32 	%f147, %f119, %f119, 0f00000000;
	mov.u32 	%r119, 1;

BB7_30:
	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r119, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.local.u32 	%r93, [%rd36];
	cvt.rn.f32.u32	%f120, %r93;
	sub.f32 	%f121, %f120, %f31;
	fma.rn.f32 	%f148, %f121, %f121, %f147;
	add.s32 	%r120, %r119, 1;

BB7_31:
	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd38, %rd37;
	mul.wide.u32 	%rd39, %r120, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.local.u32 	%r94, [%rd40];
	cvt.rn.f32.u32	%f122, %r94;
	sub.f32 	%f123, %f122, %f31;
	fma.rn.f32 	%f151, %f123, %f123, %f148;
	add.s32 	%r122, %r120, 1;

BB7_32:
	add.u64 	%rd41, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd41;
	setp.lt.u32	%p38, %r114, 4;
	@%p38 bra 	BB7_34;

BB7_33:
	mul.wide.u32 	%rd42, %r122, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.local.u32 	%r95, [%rd43];
	cvt.rn.f32.u32	%f124, %r95;
	sub.f32 	%f125, %f124, %f31;
	fma.rn.f32 	%f126, %f125, %f125, %f151;
	add.s32 	%r96, %r122, 1;
	mul.wide.u32 	%rd44, %r96, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.local.u32 	%r97, [%rd45];
	cvt.rn.f32.u32	%f127, %r97;
	sub.f32 	%f128, %f127, %f31;
	fma.rn.f32 	%f129, %f128, %f128, %f126;
	add.s32 	%r98, %r122, 2;
	mul.wide.u32 	%rd46, %r98, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.local.u32 	%r99, [%rd47];
	cvt.rn.f32.u32	%f130, %r99;
	sub.f32 	%f131, %f130, %f31;
	fma.rn.f32 	%f132, %f131, %f131, %f129;
	add.s32 	%r100, %r122, 3;
	mul.wide.u32 	%rd48, %r100, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.local.u32 	%r101, [%rd49];
	cvt.rn.f32.u32	%f133, %r101;
	sub.f32 	%f134, %f133, %f31;
	fma.rn.f32 	%f151, %f134, %f134, %f132;
	add.s32 	%r122, %r122, 4;
	setp.lt.u32	%p39, %r122, %r114;
	@%p39 bra 	BB7_33;

BB7_34:
	add.s32 	%r104, %r114, -1;
	cvt.rn.f32.u32	%f135, %r104;
	div.rn.f32 	%f136, %f151, %f135;
	div.rn.f32 	%f137, %f136, %f31;
	setp.eq.s32	%p40, %r114, 2;
	selp.f32	%f138, 0f3C23D70A, 0f3DCCCCCD, %p40;
	mov.u32 	%r103, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r103, 0; vote.ballot.b32 %r102, p; } 
	// inline asm
	setp.le.f32	%p41, %f137, %f138;
	vote.sync.all.pred 	%p42, %p41, %r102;
	selp.b32	%r116, %r18, %r116, %p42;

BB7_35:
	setp.lt.u32	%p43, %r18, %r116;
	mov.u32 	%r114, %r18;
	@%p43 bra 	BB7_19;

BB7_36:
	div.u32 	%r127, %r124, %r116;
	setp.ne.s16	%p44, %rs8, 0;
	setp.ne.s32	%p45, %r116, 0;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	BB7_38;

	mov.u64 	%rd50, $str12;
	cvta.global.u64 	%rd51, %rd50;
	mov.u64 	%rd52, $str1;
	cvta.global.u64 	%rd53, %rd52;
	mov.u32 	%r106, 401;
	mov.u64 	%rd54, 0;
	mov.u64 	%rd55, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd51;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd53;
	.param .b32 param2;
	st.param.b32	[param2+0], %r106;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd54;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd55;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB7_38:
	@%p23 bra 	BB7_40;

	mad.lo.s32 	%r107, %r127, %r116, %r112;
	add.s32 	%r108, %r116, 1;
	div.u32 	%r127, %r107, %r108;

BB7_40:
	and.b16  	%rs7, %rs3, 255;
	setp.eq.s16	%p48, %rs7, 0;
	@%p48 bra 	BB7_42;

	cvt.u32.u16	%r109, %rs8;
	add.s32 	%r110, %r116, %r109;
	cvt.rn.f32.u32	%f139, %r110;
	div.rn.f32 	%f140, %f139, %f20;
	mul.f32 	%f141, %f140, 0f437F0000;
	cvt.rzi.u32.f32	%r127, %f141;

BB7_42:
	mul.lo.s32 	%r111, %r3, %r36;
	cvt.u64.u32	%rd56, %r111;
	cvta.to.global.u64 	%rd57, %rd3;
	add.s64 	%rd58, %rd57, %rd56;
	mul.wide.u32 	%rd59, %r2, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.u32 	[%rd60], %r127;

BB7_43:
	ret;
}


