timestamp 1677187172
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "s2" 11 3326 -917 3360 -883 m2
port "x1_bar" 5 -1135 1206 -1074 1266 m1
port "x1" 4 -1249 1267 -1188 1327 m1
port "x0_bar" 3 -1364 1206 -1303 1266 m1
port "x3_bar" 10 -678 1208 -617 1268 m1
port "x3" 8 -793 1268 -732 1328 m1
port "x2_bar" 7 -908 1207 -847 1267 m1
port "x0" 2 -1477 1267 -1416 1327 m1
port "x2" 6 -1021 1268 -960 1328 m1
port "VDD" 9 -443 1267 -409 1301 m1
port "GND" 1 -552 -312 -518 -278 m1
node "a_2742_n1689#" 985 15.5752 2742 -1689 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_n1689#" 985 20.3275 2592 -1689 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_3in_OR_0/OR" 1524 552.06 3282 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85680 2660 12160 464 13960 554 0 0 0 0 0 0 0 0
equiv "CMOS_3in_OR_0/OR" "s2"
node "a_1380_n779#" 300 25.8395 1380 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_122_n779#" 300 31.5071 122 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n28_n779#" 300 30.5502 -28 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n178_n779#" 300 29.3525 -178 -779 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2442_n779#" 4391 943.154 2442 -779 ndif 0 0 0 0 0 0 0 0 72000 1680 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 134160 4788 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_4in_AND_0/OUT" 4335 616.535 662 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 174000 7220 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/AND" 3692 580.738 1920 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42100 2700 0 0 106480 3844 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1380_n1689#" 3621 492.016 1380 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n178_n1689#" 5278 511.168 -178 -1689 pdif 0 0 0 0 0 0 0 0 36000 840 144000 2880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 161600 5560 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_n111#" 300 24.5503 2592 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1735_n111#" 300 25.9826 1735 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1435_n111#" 300 24.5778 1435 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177_n111#" 300 22.5681 177 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n123_n111#" 300 20.3505 -123 -111 ndif 0 0 0 0 0 0 0 0 36000 840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/AND" 3850 1970.25 2662 -449 p 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 128544 4348 18560 784 44640 2008 0 0 0 0 0 0 0 0
node "a_1735_499#" 985 11.8293 1735 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1435_499#" 985 11.3004 1435 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_1/A" 3954 1087.58 728 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 124400 4740 0 0 0 0 0 0 0 0 0 0 0 0
node "a_177_499#" 985 11.6829 177 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n123_499#" 985 11.7635 -123 499 pdif 0 0 0 0 0 0 0 0 0 0 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2592_499#" 3621 537.377 2592 499 pdif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 100000 3520 0 0 0 0 0 0 0 0 0 0 0 0
node "CMOS_AND_0/A" 3949 1153.47 1585 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2860 0 0 120360 4618 72000 2280 101640 3602 0 0 0 0 0 0 0 0
node "CMOS_AND_1/B" 4567 1720.54 1270 -1059 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93500 5920 0 0 21800 1010 273360 7314 262720 12432 0 0 0 0 0 0 0 0
equiv "CMOS_AND_1/B" "x1_bar"
node "CMOS_4in_AND_0/B" 5107 2473.21 42 -449 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92080 5860 0 0 107880 4946 273360 7314 65280 3184 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/B" "x1"
node "CMOS_XOR_0/B_bar" 2072 848.463 1325 395 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45080 2698 0 0 32440 1542 266960 6994 153040 7300 0 0 0 0 0 0 0 0
equiv "CMOS_XOR_0/B_bar" "x0_bar"
node "a_27_n111#" 3536 633.771 27 -111 ndif 0 0 0 0 0 0 0 0 36000 840 72000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44500 2760 0 0 85120 2856 72000 2280 100760 3558 0 0 0 0 0 0 0 0
node "CMOS_4in_AND_0/A" 5140 4133.55 147 326 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91100 5860 0 0 117000 5114 260480 6672 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/A" "x3_bar"
node "CMOS_XNOR_0/A" 2413 655.876 -203 204 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47580 3000 0 0 45120 1888 260480 6672 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_XNOR_0/A" "x3"
node "CMOS_AND_0/B" 4416 1638.27 -233 395 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89580 5458 0 0 80920 3598 266960 6994 196360 9466 0 0 0 0 0 0 0 0
equiv "CMOS_AND_0/B" "x2_bar"
node "CMOS_4in_AND_0/C" 4715 2209.76 -108 -1049 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93580 5658 0 0 104480 4776 299229 8536 146360 6966 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/C" "x0"
node "CMOS_4in_AND_0/D" 5008 1260.31 -258 -1799 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95980 5818 0 0 137080 6118 292749 8214 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/D" "x2"
node "CMOS_4in_AND_0/VDD" 57398 24978.3 -389 -1959 nw 0 0 0 0 5683530 23976 0 0 603600 13272 1224000 24480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1244480 34792 1875400 47280 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/VDD" "VDD"
substrate "CMOS_4in_AND_0/GND!" 0 0 -353 -345 ppd 0 0 0 0 0 0 0 0 504000 11760 313800 6876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 571520 17008 1017020 27166 0 0 0 0 0 0 0 0 0 0
equiv "CMOS_4in_AND_0/GND!" "GND"
cap "CMOS_AND_1/B" "CMOS_4in_AND_0/D" 2483.67
cap "CMOS_XNOR_0/A" "CMOS_4in_AND_0/OUT" 0.650459
cap "a_1380_n1689#" "a_2442_n779#" 9.37534
cap "CMOS_4in_AND_0/B" "CMOS_4in_AND_0/D" 51.0846
cap "CMOS_3in_OR_0/OR" "a_2742_n1689#" 1.03721
cap "CMOS_XOR_0/B_bar" "a_n123_n111#" 9.70924
cap "CMOS_3in_OR_0/OR" "CMOS_AND_0/B" 1.84848
cap "CMOS_XOR_0/B_bar" "a_1435_499#" 9.16501
cap "CMOS_AND_1/B" "a_27_n111#" 45.6803
cap "CMOS_XNOR_0/A" "CMOS_4in_AND_0/A" 3011.23
cap "CMOS_4in_AND_0/B" "a_27_n111#" 50.5092
cap "a_122_n779#" "CMOS_AND_0/B" 9.75826
cap "CMOS_AND_1/B" "a_1380_n1689#" 70.8489
cap "CMOS_4in_AND_0/B" "a_1380_n1689#" 5.09564
cap "CMOS_AND_0/B" "a_1435_n111#" 6.92369
cap "CMOS_XNOR_0/A" "a_177_n111#" 0.706352
cap "CMOS_4in_AND_0/C" "CMOS_4in_AND_0/D" 247.782
cap "CMOS_AND_1/A" "CMOS_4in_AND_0/D" 6.08049
cap "CMOS_XOR_0/B_bar" "a_122_n779#" 1.22234
cap "CMOS_AND_1/A" "a_27_n111#" 76.3962
cap "CMOS_4in_AND_0/C" "a_27_n111#" 145.982
cap "CMOS_XOR_0/B_bar" "a_1435_n111#" 5.88059
cap "CMOS_AND_1/B" "a_n123_499#" 2.97888
cap "CMOS_AND_1/A" "a_1380_n1689#" 48.2377
cap "CMOS_4in_AND_0/C" "a_1380_n1689#" 15.6362
cap "CMOS_4in_AND_0/B" "a_n123_499#" 0.56446
cap "CMOS_AND_1/B" "a_n178_n1689#" 138.714
cap "CMOS_4in_AND_0/B" "a_n178_n1689#" 101.649
cap "CMOS_AND_0/A" "a_2592_n1689#" 2.5621
cap "CMOS_AND_0/AND" "a_2592_499#" 79.7235
cap "CMOS_4in_AND_0/VDD" "CMOS_AND_0/AND" 486.69
cap "a_n28_n779#" "CMOS_XNOR_0/A" 0.187413
cap "a_1735_499#" "CMOS_AND_0/AND" 0.290226
cap "a_2442_n779#" "CMOS_4in_AND_0/OUT" 50.24
cap "CMOS_AND_0/A" "CMOS_4in_AND_0/D" 2.95005
cap "CMOS_4in_AND_0/VDD" "CMOS_XNOR_0/A" 108.863
cap "CMOS_4in_AND_0/C" "a_n123_499#" 10.1003
cap "CMOS_AND_1/A" "a_n123_499#" 1.05825
cap "CMOS_AND_1/B" "CMOS_4in_AND_0/OUT" 79.0064
cap "CMOS_AND_0/A" "a_27_n111#" 35.5011
cap "a_1735_n111#" "a_2592_499#" 1.02487
cap "a_1735_n111#" "CMOS_4in_AND_0/VDD" 6.05732
cap "CMOS_4in_AND_0/C" "a_n178_n1689#" 65.7079
cap "CMOS_4in_AND_0/B" "CMOS_4in_AND_0/OUT" 27.8698
cap "CMOS_AND_1/A" "a_n178_n1689#" 0.839546
cap "CMOS_AND_0/A" "a_1380_n1689#" 11.2611
cap "CMOS_AND_1/B" "CMOS_4in_AND_0/A" 143.354
cap "CMOS_4in_AND_0/B" "CMOS_4in_AND_0/A" 209.46
cap "CMOS_AND_0/AND" "a_2742_n1689#" 4.65493
cap "CMOS_AND_1/B" "a_177_n111#" 5.28842
cap "CMOS_3in_OR_0/OR" "CMOS_AND_1/AND" 12.5912
cap "CMOS_4in_AND_0/B" "a_177_n111#" 1.48153
cap "CMOS_AND_0/AND" "CMOS_AND_0/B" 63.1745
cap "CMOS_XNOR_0/A" "CMOS_AND_0/B" 2827.41
cap "CMOS_4in_AND_0/C" "CMOS_4in_AND_0/OUT" 1.26676
cap "CMOS_AND_1/A" "CMOS_4in_AND_0/OUT" 19.7473
cap "a_1735_n111#" "CMOS_AND_0/B" 7.39234
cap "CMOS_AND_1/A" "CMOS_4in_AND_0/A" 7.72084
cap "CMOS_4in_AND_0/C" "CMOS_4in_AND_0/A" 351.699
cap "CMOS_XOR_0/B_bar" "CMOS_AND_0/AND" 0.822641
cap "CMOS_XOR_0/B_bar" "CMOS_XNOR_0/A" 70.189
cap "CMOS_4in_AND_0/C" "a_177_n111#" 2.42878
cap "CMOS_AND_1/A" "a_177_n111#" 1.2642
cap "a_2442_n779#" "a_2592_499#" 5.90688
cap "CMOS_4in_AND_0/VDD" "a_2442_n779#" 540.858
cap "CMOS_XOR_0/B_bar" "a_1735_n111#" 2.85175
cap "CMOS_AND_1/B" "a_n28_n779#" 8.32102
cap "a_2592_n111#" "a_2592_499#" 5.50153
cap "a_2592_n111#" "CMOS_4in_AND_0/VDD" 5.03829
cap "CMOS_4in_AND_0/B" "a_n28_n779#" 3.79351
cap "a_1735_499#" "CMOS_AND_1/B" 8.87374
cap "CMOS_AND_0/A" "CMOS_4in_AND_0/OUT" 0.0761729
cap "CMOS_AND_1/B" "a_2592_499#" 2.29207
cap "CMOS_4in_AND_0/VDD" "CMOS_AND_1/B" 1036.41
cap "CMOS_4in_AND_0/B" "a_2592_499#" 2.11373
cap "CMOS_4in_AND_0/B" "CMOS_4in_AND_0/VDD" 300.262
cap "CMOS_AND_0/A" "CMOS_4in_AND_0/A" 1.41846
cap "a_2442_n779#" "a_2742_n1689#" 15.679
cap "CMOS_AND_0/A" "a_177_n111#" 0.920383
cap "CMOS_AND_0/B" "a_2442_n779#" 23.6628
cap "CMOS_4in_AND_0/C" "a_n28_n779#" 0.0399908
cap "a_2592_n111#" "CMOS_AND_0/B" 5.436
cap "CMOS_4in_AND_0/C" "a_1735_499#" 25.088
cap "CMOS_4in_AND_0/C" "a_2592_499#" 8.61055
cap "CMOS_AND_1/A" "CMOS_4in_AND_0/VDD" 510.421
cap "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/C" 1569.75
cap "CMOS_AND_1/A" "a_1735_499#" 4.13091
cap "CMOS_AND_1/B" "CMOS_AND_0/B" 4086.08
cap "CMOS_4in_AND_0/B" "CMOS_AND_0/B" 77.0009
cap "CMOS_AND_0/AND" "CMOS_AND_1/AND" 37.1048
cap "a_1380_n1689#" "a_2592_n1689#" 0.504701
cap "CMOS_4in_AND_0/D" "a_27_n111#" 344.089
cap "a_1380_n1689#" "CMOS_4in_AND_0/D" 0.00234411
cap "a_2592_n111#" "CMOS_XOR_0/B_bar" 0.00765115
cap "CMOS_XOR_0/B_bar" "CMOS_AND_1/B" 424.969
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/B" 2978.35
cap "CMOS_4in_AND_0/C" "CMOS_AND_0/B" 138.47
cap "a_n178_n779#" "CMOS_XNOR_0/A" 1.0675
cap "CMOS_AND_1/A" "CMOS_AND_0/B" 36.9505
cap "CMOS_AND_0/A" "a_2592_499#" 91.717
cap "CMOS_4in_AND_0/VDD" "CMOS_AND_0/A" 1029.3
cap "a_1735_499#" "CMOS_AND_0/A" 28.0839
cap "a_1380_n779#" "a_2442_n779#" 1.81362
cap "a_177_499#" "CMOS_XNOR_0/A" 0.298676
cap "a_n123_499#" "CMOS_4in_AND_0/D" 19.9459
cap "a_1380_n779#" "CMOS_AND_1/B" 5.2644
cap "CMOS_4in_AND_0/B" "a_1380_n779#" 2.66737
cap "CMOS_AND_0/AND" "a_1435_499#" 3.68306e-05
cap "CMOS_4in_AND_0/D" "a_n178_n1689#" 32.8044
cap "CMOS_XOR_0/B_bar" "CMOS_AND_1/A" 64.6673
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/C" 3238.67
cap "CMOS_XNOR_0/A" "a_n123_n111#" 0.958156
cap "a_n123_499#" "a_27_n111#" 19.5538
cap "a_27_n111#" "a_n178_n1689#" 7.93217
cap "a_1380_n1689#" "a_n178_n1689#" 5.60695
cap "CMOS_AND_0/A" "CMOS_AND_0/B" 236.336
cap "CMOS_4in_AND_0/OUT" "a_2592_n1689#" 11.279
cap "CMOS_3in_OR_0/OR" "CMOS_AND_0/AND" 39.3114
cap "CMOS_AND_1/AND" "a_2442_n779#" 103.731
cap "CMOS_4in_AND_0/D" "CMOS_4in_AND_0/OUT" 3.69905
cap "CMOS_AND_1/A" "a_1380_n779#" 5.92429
cap "a_122_n779#" "CMOS_XNOR_0/A" 0.160214
cap "CMOS_AND_0/AND" "a_1435_n111#" 1.70999e-05
cap "CMOS_AND_1/B" "CMOS_AND_1/AND" 13.3478
cap "CMOS_4in_AND_0/OUT" "a_27_n111#" 5.67429
cap "CMOS_4in_AND_0/D" "CMOS_4in_AND_0/A" 146.137
cap "a_1380_n1689#" "CMOS_4in_AND_0/OUT" 102.815
cap "CMOS_XOR_0/B_bar" "CMOS_AND_0/A" 150.853
cap "CMOS_4in_AND_0/A" "a_27_n111#" 141.53
cap "CMOS_4in_AND_0/D" "a_177_n111#" 6.91443
cap "a_1380_n1689#" "CMOS_4in_AND_0/A" 1.16206
cap "CMOS_AND_1/B" "a_n178_n779#" 8.46425
cap "a_27_n111#" "a_177_n111#" 10.7317
cap "CMOS_4in_AND_0/B" "a_n178_n779#" 4.13225
cap "CMOS_AND_1/B" "a_177_499#" 2.84396
cap "CMOS_AND_1/A" "CMOS_AND_1/AND" 2.27408
cap "CMOS_4in_AND_0/C" "CMOS_AND_1/AND" 2.61785
cap "CMOS_4in_AND_0/B" "a_177_499#" 0.423286
cap "CMOS_4in_AND_0/OUT" "a_n178_n1689#" 52.5297
cap "CMOS_AND_1/B" "a_1435_499#" 2.65165
cap "CMOS_AND_1/B" "a_n123_n111#" 5.35589
cap "a_n123_499#" "CMOS_4in_AND_0/A" 9.47745
cap "CMOS_4in_AND_0/B" "a_n123_n111#" 0.884747
cap "CMOS_4in_AND_0/A" "a_n178_n1689#" 144.572
cap "CMOS_4in_AND_0/C" "a_n178_n779#" 0.807049
cap "CMOS_4in_AND_0/VDD" "a_2592_n1689#" 60.3857
cap "a_2592_n1689#" "a_2592_499#" 0.0538216
cap "a_n28_n779#" "CMOS_4in_AND_0/D" 3.23935
cap "CMOS_3in_OR_0/OR" "a_2442_n779#" 64.2062
cap "CMOS_4in_AND_0/C" "a_177_499#" 9.71843
cap "a_n178_n1689#" "a_177_n111#" 2.21943
cap "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/D" 1392.63
cap "CMOS_AND_1/A" "a_177_499#" 1.33083
cap "a_n28_n779#" "a_27_n111#" 1.2479
cap "CMOS_AND_0/A" "CMOS_AND_1/AND" 24.1279
cap "CMOS_3in_OR_0/OR" "CMOS_AND_1/B" 0.002786
cap "CMOS_4in_AND_0/VDD" "a_27_n111#" 1044.37
cap "a_n28_n779#" "a_1380_n1689#" 0.139819
cap "a_122_n779#" "CMOS_AND_1/B" 8.17054
cap "a_1735_499#" "a_1380_n1689#" 0.0926315
cap "CMOS_4in_AND_0/C" "a_1435_499#" 14.8311
cap "CMOS_4in_AND_0/A" "CMOS_4in_AND_0/OUT" 3.39401
cap "CMOS_4in_AND_0/VDD" "a_1380_n1689#" 748.929
cap "CMOS_4in_AND_0/C" "a_n123_n111#" 2.79942
cap "CMOS_4in_AND_0/B" "a_122_n779#" 4.46927
cap "CMOS_AND_1/A" "a_n123_n111#" 0.976608
cap "CMOS_AND_1/A" "a_1435_499#" 5.81411
cap "CMOS_AND_1/B" "a_1435_n111#" 3.7844
cap "CMOS_4in_AND_0/B" "a_1435_n111#" 1.52547
cap "a_1735_n111#" "CMOS_AND_0/AND" 0.947855
cap "CMOS_AND_0/B" "CMOS_4in_AND_0/D" 3041.64
cap "CMOS_4in_AND_0/A" "a_177_n111#" 9.50479
cap "CMOS_AND_0/A" "a_177_499#" 4.41226
cap "CMOS_AND_0/B" "a_27_n111#" 183.249
cap "a_122_n779#" "CMOS_4in_AND_0/C" 0.0052395
cap "a_1380_n1689#" "a_2742_n1689#" 0.331755
cap "a_n28_n779#" "a_n178_n1689#" 6.37
cap "CMOS_4in_AND_0/VDD" "a_n123_499#" 46.3777
cap "a_1380_n1689#" "CMOS_AND_0/B" 25.5344
cap "CMOS_4in_AND_0/C" "a_1435_n111#" 5.15634
cap "CMOS_4in_AND_0/VDD" "a_n178_n1689#" 1607.14
cap "CMOS_AND_1/A" "a_1435_n111#" 3.34786
cap "CMOS_AND_0/A" "a_1435_499#" 19.465
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/D" 106.108
cap "CMOS_XOR_0/B_bar" "a_27_n111#" 220.001
cap "CMOS_XOR_0/B_bar" "a_1380_n1689#" 3.67202
cap "a_n28_n779#" "CMOS_4in_AND_0/OUT" 0.512767
cap "CMOS_4in_AND_0/OUT" "a_2592_499#" 1.34964
cap "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/OUT" 2108.68
cap "a_n123_499#" "CMOS_AND_0/B" 12.7216
cap "a_n28_n779#" "CMOS_4in_AND_0/A" 4.06107
cap "CMOS_AND_0/B" "a_n178_n1689#" 42.2646
cap "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/A" 379.756
cap "CMOS_AND_0/A" "a_1435_n111#" 5.3804
cap "CMOS_AND_0/AND" "a_2442_n779#" 120.287
cap "a_1380_n779#" "a_1380_n1689#" 5.56296
cap "a_2592_n111#" "CMOS_AND_0/AND" 5.6357
cap "CMOS_4in_AND_0/VDD" "a_177_n111#" 6.4795
cap "CMOS_AND_1/B" "CMOS_AND_0/AND" 4.24158
cap "CMOS_XOR_0/B_bar" "a_n123_499#" 7.94185
cap "CMOS_4in_AND_0/B" "CMOS_AND_0/AND" 0.622395
cap "CMOS_AND_1/B" "CMOS_XNOR_0/A" 105.902
cap "CMOS_4in_AND_0/OUT" "a_2742_n1689#" 10.7221
cap "CMOS_XOR_0/B_bar" "a_n178_n1689#" 9.76816
cap "CMOS_4in_AND_0/B" "CMOS_XNOR_0/A" 32.2031
cap "CMOS_AND_0/B" "CMOS_4in_AND_0/OUT" 23.7039
cap "a_1735_n111#" "CMOS_AND_1/B" 7.40364
cap "CMOS_4in_AND_0/B" "a_1735_n111#" 1.42493
cap "CMOS_AND_1/AND" "a_2592_n1689#" 5.32449
cap "CMOS_AND_0/B" "CMOS_4in_AND_0/A" 204.145
cap "CMOS_AND_0/B" "a_177_n111#" 5.58053
cap "CMOS_4in_AND_0/C" "CMOS_AND_0/AND" 4.6546
cap "a_1380_n779#" "a_n178_n1689#" 0.613483
cap "CMOS_AND_1/A" "CMOS_AND_0/AND" 5.31018
cap "CMOS_AND_1/AND" "a_1380_n1689#" 68.3834
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/OUT" 4.33095
cap "CMOS_AND_1/A" "CMOS_XNOR_0/A" 2.94067
cap "CMOS_4in_AND_0/C" "CMOS_XNOR_0/A" 75.4169
cap "a_n178_n779#" "CMOS_4in_AND_0/D" 0.173741
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/A" 106.074
cap "CMOS_4in_AND_0/VDD" "a_n28_n779#" 9.88869
cap "a_1735_n111#" "CMOS_AND_1/A" 2.33993
cap "a_1735_499#" "a_2592_499#" 1.05177
cap "a_1735_n111#" "CMOS_4in_AND_0/C" 6.97601
cap "CMOS_4in_AND_0/VDD" "a_1735_499#" 57.479
cap "CMOS_4in_AND_0/VDD" "a_2592_499#" 783.539
cap "a_177_499#" "CMOS_4in_AND_0/D" 25.0287
cap "CMOS_XOR_0/B_bar" "a_177_n111#" 10.5855
cap "a_1380_n779#" "CMOS_4in_AND_0/OUT" 5.55206
cap "a_177_499#" "a_27_n111#" 28.1686
cap "a_2592_n111#" "a_2442_n779#" 1.8471
cap "CMOS_4in_AND_0/D" "a_n123_n111#" 6.08124
cap "CMOS_AND_1/B" "a_2442_n779#" 2.34358
cap "CMOS_AND_0/A" "CMOS_AND_0/AND" 39.1548
cap "CMOS_AND_1/AND" "a_n178_n1689#" 0.738005
cap "a_27_n111#" "a_1435_499#" 4.41226
cap "CMOS_AND_0/A" "CMOS_XNOR_0/A" 0.0405525
cap "CMOS_4in_AND_0/VDD" "a_2742_n1689#" 58.4609
cap "a_27_n111#" "a_n123_n111#" 9.31487
cap "a_2742_n1689#" "a_2592_499#" 0.5354
cap "a_1380_n1689#" "a_1435_499#" 0.110831
cap "a_n28_n779#" "CMOS_AND_0/B" 10.3791
cap "CMOS_AND_0/B" "a_2592_499#" 54.8755
cap "CMOS_4in_AND_0/VDD" "CMOS_AND_0/B" 813.415
cap "a_1735_499#" "CMOS_AND_0/B" 2.52337
cap "a_2592_n111#" "CMOS_4in_AND_0/B" 0.533845
cap "CMOS_4in_AND_0/B" "CMOS_AND_1/B" 3460.66
cap "a_1735_n111#" "CMOS_AND_0/A" 12.3591
cap "CMOS_3in_OR_0/OR" "a_2592_n1689#" 0.944059
cap "a_n178_n779#" "a_n178_n1689#" 4.70764
cap "a_122_n779#" "CMOS_4in_AND_0/D" 2.36989
cap "CMOS_AND_1/AND" "CMOS_4in_AND_0/OUT" 96.2935
cap "CMOS_XOR_0/B_bar" "a_n28_n779#" 1.259
cap "a_177_499#" "a_n178_n1689#" 0.0829439
cap "CMOS_XOR_0/B_bar" "a_1735_499#" 3.97959
cap "a_122_n779#" "a_27_n111#" 2.03154
cap "CMOS_AND_1/A" "a_2442_n779#" 1.81294
cap "CMOS_XOR_0/B_bar" "a_2592_499#" 2.4259
cap "CMOS_XOR_0/B_bar" "CMOS_4in_AND_0/VDD" 552.411
cap "CMOS_3in_OR_0/OR" "a_1380_n1689#" 1.45452
cap "a_122_n779#" "a_1380_n1689#" 0.406175
cap "a_27_n111#" "a_1435_n111#" 1.7353
cap "CMOS_AND_1/A" "CMOS_AND_1/B" 89.73
cap "CMOS_4in_AND_0/C" "CMOS_AND_1/B" 194.755
cap "CMOS_4in_AND_0/B" "CMOS_4in_AND_0/C" 297.18
cap "a_n178_n1689#" "a_n123_n111#" 0.0985055
cap "a_1380_n1689#" "a_1435_n111#" 2.56238
cap "CMOS_4in_AND_0/B" "CMOS_AND_1/A" 77.3517
cap "a_n178_n779#" "CMOS_4in_AND_0/OUT" 0.450786
cap "a_n178_n779#" "CMOS_4in_AND_0/A" 4.12908
cap "CMOS_4in_AND_0/VDD" "a_1380_n779#" 3.17366
cap "a_177_499#" "CMOS_4in_AND_0/A" 9.38749
cap "CMOS_AND_0/A" "a_2442_n779#" 6.93455
cap "CMOS_XOR_0/B_bar" "CMOS_AND_0/B" 108.127
cap "CMOS_AND_1/A" "CMOS_4in_AND_0/C" 33.902
cap "a_122_n779#" "a_n178_n1689#" 7.5318
cap "a_2592_n111#" "CMOS_AND_0/A" 12.0843
cap "CMOS_AND_1/B" "CMOS_AND_0/A" 144
cap "CMOS_4in_AND_0/A" "a_n123_n111#" 10.1534
cap "CMOS_4in_AND_0/B" "CMOS_AND_0/A" 87.3711
cap "a_1380_n779#" "CMOS_AND_0/B" 6.15605
cap "CMOS_3in_OR_0/OR" "CMOS_4in_AND_0/OUT" 4.23229
cap "CMOS_4in_AND_0/VDD" "CMOS_AND_1/AND" 527.165
cap "a_122_n779#" "CMOS_4in_AND_0/OUT" 0.563648
cap "CMOS_AND_0/AND" "a_2592_n1689#" 1.28513
cap "a_122_n779#" "CMOS_4in_AND_0/A" 3.92462
cap "CMOS_4in_AND_0/C" "CMOS_AND_0/A" 353.996
cap "CMOS_AND_1/A" "CMOS_AND_0/A" 45.3266
cap "CMOS_XOR_0/B_bar" "a_1380_n779#" 2.57363
cap "CMOS_XNOR_0/A" "CMOS_4in_AND_0/D" 174.561
cap "CMOS_4in_AND_0/VDD" "a_n178_n779#" 6.85715
cap "CMOS_AND_0/AND" "a_1380_n1689#" 0.88152
cap "CMOS_XNOR_0/A" "a_27_n111#" 48.6006
cap "CMOS_AND_1/AND" "a_2742_n1689#" 4.70709
cap "CMOS_4in_AND_0/VDD" "a_177_499#" 50.8895
cap "CMOS_AND_1/AND" "CMOS_AND_0/B" 26.6567
cap "a_1735_n111#" "a_1380_n1689#" 2.48371
cap "a_1435_499#" "a_2592_499#" 0.686529
cap "CMOS_4in_AND_0/VDD" "a_1435_499#" 55.894
cap "CMOS_4in_AND_0/VDD" "a_n123_n111#" 6.68437
cap "a_n178_n779#" "CMOS_AND_0/B" 10.4889
cap "a_n123_499#" "CMOS_XNOR_0/A" 0.40515
cap "a_177_499#" "CMOS_AND_0/B" 7.20668
cap "CMOS_XNOR_0/A" "a_n178_n1689#" 6.99068
cap "CMOS_4in_AND_0/VDD" "CMOS_3in_OR_0/OR" 374.605
cap "a_122_n779#" "CMOS_4in_AND_0/VDD" 6.68387
cap "CMOS_AND_0/B" "a_1435_499#" 2.52337
cap "CMOS_XOR_0/B_bar" "a_n178_n779#" 1.29419
cap "a_2442_n779#" "a_2592_n1689#" 15.6544
cap "CMOS_AND_0/B" "a_n123_n111#" 8.41077
cap "a_1435_n111#" "a_2592_499#" 0.562182
cap "CMOS_4in_AND_0/VDD" "a_1435_n111#" 5.44033
cap "a_1380_n779#" "CMOS_AND_1/AND" 0.563648
cap "CMOS_XOR_0/B_bar" "a_177_499#" 7.79619
cap "CMOS_AND_0/AND" "CMOS_4in_AND_0/OUT" 63.1956
device msubckt sky130_fd_pr__pfet_01v8 3252 -1689 3253 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "a_2442_n779#" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "CMOS_3in_OR_0/OR" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2862 -1689 2863 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/OUT" 60 0 "a_2742_n1689#" 600 0 "a_2442_n779#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2712 -1689 2713 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_0/AND" 60 0 "a_2592_n1689#" 600 0 "a_2742_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2562 -1689 2563 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_1/AND" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_2592_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1890 -1689 1891 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "a_1380_n1689#" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "CMOS_AND_1/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1500 -1689 1501 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_1/A" 60 0 "a_1380_n1689#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1350 -1689 1351 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_1/B" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_1380_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 632 -1689 633 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "a_n178_n1689#" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "CMOS_4in_AND_0/OUT" 600 0
device msubckt sky130_fd_pr__pfet_01v8 242 -1689 243 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/A" 60 0 "a_n178_n1689#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 92 -1689 93 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/B" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_n178_n1689#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -58 -1689 -57 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/C" 60 0 "a_n178_n1689#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -208 -1689 -207 -1688 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/D" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_n178_n1689#" 600 0
device msubckt sky130_fd_pr__nfet_01v8 3252 -779 3253 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "a_2442_n779#" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "CMOS_3in_OR_0/OR" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2862 -779 2863 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/OUT" 60 0 "a_2442_n779#" 300 0 "CMOS_4in_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2712 -779 2713 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_0/AND" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_2442_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2562 -779 2563 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_1/AND" 60 0 "a_2442_n779#" 300 0 "CMOS_4in_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1890 -779 1891 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "a_1380_n1689#" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "CMOS_AND_1/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1500 -779 1501 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_1/A" 60 0 "a_1380_n779#" 300 0 "a_1380_n1689#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1350 -779 1351 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_1/B" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_1380_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 632 -779 633 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "a_n178_n1689#" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "CMOS_4in_AND_0/OUT" 300 0
device msubckt sky130_fd_pr__nfet_01v8 242 -779 243 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/A" 60 0 "a_122_n779#" 300 0 "a_n178_n1689#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 92 -779 93 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/B" 60 0 "a_n28_n779#" 300 0 "a_122_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -58 -779 -57 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/C" 60 0 "a_n178_n779#" 300 0 "a_n28_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -208 -779 -207 -778 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/D" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_n178_n779#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 3102 -111 3103 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "a_2592_499#" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "CMOS_AND_0/AND" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2712 -111 2713 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_0/A" 60 0 "a_2592_n111#" 300 0 "a_2592_499#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 2562 -111 2563 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_0/B" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_2592_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1855 -111 1856 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_1/B" 60 0 "a_1735_n111#" 300 0 "CMOS_4in_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1705 -111 1706 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_XOR_0/B_bar" 60 0 "CMOS_AND_0/A" 300 0 "a_1735_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1555 -111 1556 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/C" 60 0 "a_1435_n111#" 300 0 "CMOS_AND_0/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 1405 -111 1406 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/B" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_1435_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 698 -111 699 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "a_27_n111#" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "CMOS_AND_1/A" 300 0
device msubckt sky130_fd_pr__nfet_01v8 297 -111 298 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/A" 60 0 "a_177_n111#" 300 0 "CMOS_4in_AND_0/GND!" 300 0
device msubckt sky130_fd_pr__nfet_01v8 147 -111 148 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_AND_0/B" 60 0 "a_27_n111#" 300 0 "a_177_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -3 -111 -2 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_4in_AND_0/D" 60 0 "a_n123_n111#" 300 0 "a_27_n111#" 300 0
device msubckt sky130_fd_pr__nfet_01v8 -153 -111 -152 -110 l=30 w=300 "CMOS_4in_AND_0/GND!" "CMOS_XNOR_0/A" 60 0 "CMOS_4in_AND_0/GND!" 300 0 "a_n123_n111#" 300 0
device msubckt sky130_fd_pr__pfet_01v8 3102 499 3103 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "a_2592_499#" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "CMOS_AND_0/AND" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2712 499 2713 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_0/A" 60 0 "a_2592_499#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 2562 499 2563 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_0/B" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_2592_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1855 499 1856 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/C" 60 0 "a_1735_499#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1705 499 1706 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_1/B" 60 0 "CMOS_AND_0/A" 600 0 "a_1735_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1555 499 1556 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/B" 60 0 "a_1435_499#" 600 0 "CMOS_AND_0/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 1405 499 1406 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_XOR_0/B_bar" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_1435_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 698 499 699 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "a_27_n111#" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "CMOS_AND_1/A" 600 0
device msubckt sky130_fd_pr__pfet_01v8 297 499 298 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/D" 60 0 "a_177_499#" 600 0 "CMOS_4in_AND_0/VDD" 600 0
device msubckt sky130_fd_pr__pfet_01v8 147 499 148 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_4in_AND_0/A" 60 0 "a_27_n111#" 600 0 "a_177_499#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -3 499 -2 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_XNOR_0/A" 60 0 "a_n123_499#" 600 0 "a_27_n111#" 600 0
device msubckt sky130_fd_pr__pfet_01v8 -153 499 -152 500 l=30 w=600 "CMOS_4in_AND_0/VDD" "CMOS_AND_0/B" 60 0 "CMOS_4in_AND_0/VDD" 600 0 "a_n123_499#" 600 0
