<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ulx3s_dvi_test" device="LFE5U-12F-6BG381C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Timing">
        <Options def_top="top_dvi_test"/>
        <Source name="top_dvi_test.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top_dvi_test"/>
        </Source>
        <Source name="dvi_test.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="pll_25_675_742.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="tmds_encoder.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="vga2dvid.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="dv_syncgen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ulx3s_fer.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
</BaliProject>
