<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="mha__attn__reg_8hpp_source.html">mha_attn_reg.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for xetla_softmax_fwd_t::run.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a539d9deb9fb20db3cebd64bfef3596d7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a> = dtype_bin_</td></tr>
<tr class="separator:a539d9deb9fb20db3cebd64bfef3596d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ad336a5d63e00f45b1a21b1642b02c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a86ad336a5d63e00f45b1a21b1642b02c">dtype_bot</a> = dtype_bot_</td></tr>
<tr class="separator:a86ad336a5d63e00f45b1a21b1642b02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9d329edb4884f09ed59d06419ac21f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a> = dtype_sfx_</td></tr>
<tr class="separator:a8e9d329edb4884f09ed59d06419ac21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb50242539be28321fd65883afc84b8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a> = dtype_acc_</td></tr>
<tr class="separator:a1cb50242539be28321fd65883afc84b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089790f0c7cf780de6f4133f4a01bf70"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a089790f0c7cf780de6f4133f4a01bf70">bgm_perf_tuning_knob</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aad93b74d5b7e41d6796e2dcc2220b805">accum_step</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29500b485b928dd236b2da28916c102a">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeb5885ea005efada6ba1af05dc71fb0c">periodic_sync_interval</a> &gt;</td></tr>
<tr class="separator:a089790f0c7cf780de6f4133f4a01bf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab980a371388f468fd00fbcfd685260ba"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 128, 128, 32, 16 &gt;</td></tr>
<tr class="separator:ab980a371388f468fd00fbcfd685260ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cffc7fe44732bae35beb79819cc946"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 256, 128, 64, 16 &gt;</td></tr>
<tr class="separator:a78cffc7fe44732bae35beb79819cc946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4be3b4dbe040bc551d61328d31d821"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 384, 64, 48, 16 &gt;</td></tr>
<tr class="separator:a7d4be3b4dbe040bc551d61328d31d821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d1750dc389ed290db0b1e0def0b395"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 512, 64, 64, 16 &gt;</td></tr>
<tr class="separator:a87d1750dc389ed290db0b1e0def0b395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c3fdc154b6a730e725453c797212d3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 1024, 32, 64, 16 &gt;</td></tr>
<tr class="separator:a28c3fdc154b6a730e725453c797212d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ae42c7335b1a058a1a6add9a5b526d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 2048, 16, 64, 16 &gt;</td></tr>
<tr class="separator:a98ae42c7335b1a058a1a6add9a5b526d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b24f4eb3fa20dc34492363c23f617f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 128, 16, 16 &gt;</td></tr>
<tr class="separator:a1b24f4eb3fa20dc34492363c23f617f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ed7a39645b1c20aca7103d8b9f2e38"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a420015402ccef171fb4ff48034bffbfa">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aacd282762e3f98d020365e110f29f2de">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a35ed7a39645b1c20aca7103d8b9f2e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38c99ce874cf191a97b6322b137dca0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#abc885cab3d9c821b1f9a1ee72bbd299f">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a664bc7547e76eaec341f2582ee548d30">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:ab38c99ce874cf191a97b6322b137dca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56aa3c0e1499ac39128c610875aa286f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a089790f0c7cf780de6f4133f4a01bf70">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a56aa3c0e1499ac39128c610875aa286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7886b9dcaf421be372f764a4eafeef"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9c7886b9dcaf421be372f764a4eafeef">mem_desc_a_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a420015402ccef171fb4ff48034bffbfa">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aacd282762e3f98d020365e110f29f2de">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a9c7886b9dcaf421be372f764a4eafeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbf188ef7f7e33eb895168bf551a31f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7fbf188ef7f7e33eb895168bf551a31f">mem_desc_b_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a66d32d8738c6b71afa32c4ae266ae862">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a664bc7547e76eaec341f2582ee548d30">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:a7fbf188ef7f7e33eb895168bf551a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128515fc205235aa41ed06d7ff49b09d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a128515fc205235aa41ed06d7ff49b09d">compute_policy_out</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a089790f0c7cf780de6f4133f4a01bf70">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a128515fc205235aa41ed06d7ff49b09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1172738ad200d803df204ee1b86eb946"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1172738ad200d803df204ee1b86eb946">arch_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a1172738ad200d803df204ee1b86eb946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49f031aeca702cddbaf8562c3ebf597"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac49f031aeca702cddbaf8562c3ebf597">work_group_t</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac49f031aeca702cddbaf8562c3ebf597">work_group_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a965b726ca42572a3fffae0b1e1f99069">ThreadNum</a> &gt;</td></tr>
<tr class="separator:ac49f031aeca702cddbaf8562c3ebf597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ccbb62580dc53fe45d2a8fdd337078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac3ccbb62580dc53fe45d2a8fdd337078">pre_processing_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac3ccbb62580dc53fe45d2a8fdd337078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ebbf126e57404e1e933d9381924270"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac4ebbf126e57404e1e933d9381924270">pre_processing_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac4ebbf126e57404e1e933d9381924270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0cf62e72309cea88918d7b34a1f5b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1a0cf62e72309cea88918d7b34a1f5b6">pre_processing_64x384</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a1a0cf62e72309cea88918d7b34a1f5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396cf00345b9a0f3a7cba20ab15f593"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af396cf00345b9a0f3a7cba20ab15f593">pre_processing_64x512</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:af396cf00345b9a0f3a7cba20ab15f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328217e537f182fbc36f7379a48226c3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a328217e537f182fbc36f7379a48226c3">pre_processing_32x1024</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a328217e537f182fbc36f7379a48226c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7542652915c403d207cf68e68172c0d9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7542652915c403d207cf68e68172c0d9">pre_processing_16x2048</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a7542652915c403d207cf68e68172c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3876f0f27e4d431e4d3036957e3c8fa1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3876f0f27e4d431e4d3036957e3c8fa1">pre_processing_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a3876f0f27e4d431e4d3036957e3c8fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa0d29ec4d00fd895280942c33fa0e9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a2aa0d29ec4d00fd895280942c33fa0e9">brgemm_op_128x128_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac3ccbb62580dc53fe45d2a8fdd337078">pre_processing_128x128</a> &gt;</td></tr>
<tr class="separator:a2aa0d29ec4d00fd895280942c33fa0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96f3aec0f2ddeed3d5b65b657a8c47f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac96f3aec0f2ddeed3d5b65b657a8c47f">brgemm_op_128x256_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac4ebbf126e57404e1e933d9381924270">pre_processing_128x256</a> &gt;</td></tr>
<tr class="separator:ac96f3aec0f2ddeed3d5b65b657a8c47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a15798ea18cf586d7c61011e72d00be"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1a15798ea18cf586d7c61011e72d00be">brgemm_op_64x384_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1a0cf62e72309cea88918d7b34a1f5b6">pre_processing_64x384</a> &gt;</td></tr>
<tr class="separator:a1a15798ea18cf586d7c61011e72d00be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c370f9f8dba6ad7bbf78c599f33ce04"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a5c370f9f8dba6ad7bbf78c599f33ce04">brgemm_op_64x512_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af396cf00345b9a0f3a7cba20ab15f593">pre_processing_64x512</a> &gt;</td></tr>
<tr class="separator:a5c370f9f8dba6ad7bbf78c599f33ce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63064b37ae6845b99535b45126548ff"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab63064b37ae6845b99535b45126548ff">brgemm_op_32x1024_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a328217e537f182fbc36f7379a48226c3">pre_processing_32x1024</a> &gt;</td></tr>
<tr class="separator:ab63064b37ae6845b99535b45126548ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6129dc0df3ae828b1175afeedfedcf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ada6129dc0df3ae828b1175afeedfedcf">brgemm_op_16x2048_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7542652915c403d207cf68e68172c0d9">pre_processing_16x2048</a> &gt;</td></tr>
<tr class="separator:ada6129dc0df3ae828b1175afeedfedcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7385b61b792646ac40ab93e5992425f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7385b61b792646ac40ab93e5992425f9">brgemm_op_128x64_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a128515fc205235aa41ed06d7ff49b09d">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9c7886b9dcaf421be372f764a4eafeef">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7fbf188ef7f7e33eb895168bf551a31f">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3876f0f27e4d431e4d3036957e3c8fa1">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:a7385b61b792646ac40ab93e5992425f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e778e27950cdeba316d7bf83fc06631"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e778e27950cdeba316d7bf83fc06631">brgemm_arguments_128x128</a> = typename brgemm_op_128x128_t::arguments_t</td></tr>
<tr class="separator:a8e778e27950cdeba316d7bf83fc06631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559c91047bd779c16074bdb81fe94c96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a559c91047bd779c16074bdb81fe94c96">brgemm_arguments_128x256</a> = typename brgemm_op_128x256_t::arguments_t</td></tr>
<tr class="separator:a559c91047bd779c16074bdb81fe94c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6beb996e13f3b8b67738a1c8c507273f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a6beb996e13f3b8b67738a1c8c507273f">brgemm_arguments_64x384</a> = typename brgemm_op_64x384_t::arguments_t</td></tr>
<tr class="separator:a6beb996e13f3b8b67738a1c8c507273f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07ac6f07f328f364a9936f963cd3c80"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af07ac6f07f328f364a9936f963cd3c80">brgemm_arguments_64x512</a> = typename brgemm_op_64x512_t::arguments_t</td></tr>
<tr class="separator:af07ac6f07f328f364a9936f963cd3c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeec631ecb024babe2b6610136acdec9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#adeec631ecb024babe2b6610136acdec9">brgemm_arguments_32x1024</a> = typename brgemm_op_32x1024_t::arguments_t</td></tr>
<tr class="separator:adeec631ecb024babe2b6610136acdec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e76aad8d7a099656f6007c34bdebe43"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9e76aad8d7a099656f6007c34bdebe43">brgemm_arguments_16x2048</a> = typename brgemm_op_16x2048_t::arguments_t</td></tr>
<tr class="separator:a9e76aad8d7a099656f6007c34bdebe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea2b35ce9d2b7a6943354a7895eba4c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a2ea2b35ce9d2b7a6943354a7895eba4c">brgemm_arguments_128x64</a> = typename brgemm_op_128x64_t::arguments_t</td></tr>
<tr class="separator:a2ea2b35ce9d2b7a6943354a7895eba4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8eaba9f89324c4810db2afe409426b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a2d8eaba9f89324c4810db2afe409426b">matAcc_128x128_t</a> = typename brgemm_op_128x128_t::matAcc_t</td></tr>
<tr class="separator:a2d8eaba9f89324c4810db2afe409426b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069341aaa908295f7856204831c40aef"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a069341aaa908295f7856204831c40aef">matAcc_128x256_t</a> = typename brgemm_op_128x256_t::matAcc_t</td></tr>
<tr class="separator:a069341aaa908295f7856204831c40aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3d4665c88d5a6251fae4e68334d541"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ade3d4665c88d5a6251fae4e68334d541">matAcc_64x384_t</a> = typename brgemm_op_64x384_t::matAcc_t</td></tr>
<tr class="separator:ade3d4665c88d5a6251fae4e68334d541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b883900ee75ff2e3ff879c37a8db13e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0b883900ee75ff2e3ff879c37a8db13e">matAcc_64x512_t</a> = typename brgemm_op_64x512_t::matAcc_t</td></tr>
<tr class="separator:a0b883900ee75ff2e3ff879c37a8db13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1eb7ffe57cf1de642b8f10d03a6d505"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac1eb7ffe57cf1de642b8f10d03a6d505">matAcc_32x1024_t</a> = typename brgemm_op_32x1024_t::matAcc_t</td></tr>
<tr class="separator:ac1eb7ffe57cf1de642b8f10d03a6d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bde4308c79b68c0607fe407503d7f36"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7bde4308c79b68c0607fe407503d7f36">matAcc_16x2048_t</a> = typename brgemm_op_16x2048_t::matAcc_t</td></tr>
<tr class="separator:a7bde4308c79b68c0607fe407503d7f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d560a90d9021752e25befda0ccd211"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a80d560a90d9021752e25befda0ccd211">matAcc_128x64_t</a> = typename brgemm_op_128x64_t::matAcc_t</td></tr>
<tr class="separator:a80d560a90d9021752e25befda0ccd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f50597b91beaf73a8416f56f48921"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a672f50597b91beaf73a8416f56f48921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a56c30be0df4ba936ff23fa795a13a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aa8a56c30be0df4ba936ff23fa795a13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8c42205596ce6d23a39b972aa839f3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_64x384_t::tile_desc::tile_size_x, matAcc_64x384_t::tile_desc::tile_size_y, matAcc_64x384_t::tile_desc::block_size_x, matAcc_64x384_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aaa8c42205596ce6d23a39b972aa839f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f2bef34089c9956d93cfba3f930d96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_64x512_t::tile_desc::tile_size_x, matAcc_64x512_t::tile_desc::tile_size_y, matAcc_64x512_t::tile_desc::block_size_x, matAcc_64x512_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:af3f2bef34089c9956d93cfba3f930d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0245744105bb83bc0f9dd8dc49f31a4c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_32x1024_t::tile_desc::tile_size_x, matAcc_32x1024_t::tile_desc::tile_size_y, matAcc_32x1024_t::tile_desc::block_size_x, matAcc_32x1024_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a0245744105bb83bc0f9dd8dc49f31a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16867da7173cb6ac9dcc2a949b8429ab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_16x2048_t::tile_desc::tile_size_x, matAcc_16x2048_t::tile_desc::tile_size_y, matAcc_16x2048_t::tile_desc::block_size_x, matAcc_16x2048_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a16867da7173cb6ac9dcc2a949b8429ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d406bb882ec83716c6064e73f424ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:ab0d406bb882ec83716c6064e73f424ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec8c9079665e68ff19152d5ac69c214"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1ec8c9079665e68ff19152d5ac69c214">matC_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a1ec8c9079665e68ff19152d5ac69c214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632ad390c6199c8d2a8490fe4bec4968"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a632ad390c6199c8d2a8490fe4bec4968">matC_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a632ad390c6199c8d2a8490fe4bec4968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce1ec3f92a19baf7d7b5a5f2bc0de18"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9ce1ec3f92a19baf7d7b5a5f2bc0de18">matC_64x384_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a9ce1ec3f92a19baf7d7b5a5f2bc0de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7804b504b610080be3174a60f0454716"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7804b504b610080be3174a60f0454716">matC_64x512_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a7804b504b610080be3174a60f0454716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f955a343d1b57566602f67cc7fcb81c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3f955a343d1b57566602f67cc7fcb81c">matC_32x1024_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a3f955a343d1b57566602f67cc7fcb81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc6e85b4c0fb2921cc0f490b3495fb3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4cc6e85b4c0fb2921cc0f490b3495fb3">matC_16x2048_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a4cc6e85b4c0fb2921cc0f490b3495fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed5014271c2a544dfcb5a90b7fb741e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4ed5014271c2a544dfcb5a90b7fb741e">matC_128x64_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a4ed5014271c2a544dfcb5a90b7fb741e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7703f81e2a7be2b4a5cee2398f0991"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3e7703f81e2a7be2b4a5cee2398f0991">matC_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a3e7703f81e2a7be2b4a5cee2398f0991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242f485dc9d9476e98cec0bf3f7e5202"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a242f485dc9d9476e98cec0bf3f7e5202">matC_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a242f485dc9d9476e98cec0bf3f7e5202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c033a9c09974586ebbd2eebc2432bf8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7c033a9c09974586ebbd2eebc2432bf8">matC_64x384_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a7c033a9c09974586ebbd2eebc2432bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d09522263ef4f68a758c465c922fd15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4d09522263ef4f68a758c465c922fd15">matC_64x512_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4d09522263ef4f68a758c465c922fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf65652e7ce4a7e6ec98032139cd9ce0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaf65652e7ce4a7e6ec98032139cd9ce0">matC_32x1024_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aaf65652e7ce4a7e6ec98032139cd9ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a29b95c7215b88ed79e8fadec76d0d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a06a29b95c7215b88ed79e8fadec76d0d">matC_16x2048_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a06a29b95c7215b88ed79e8fadec76d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4398c4a7a8f2df29d316bc24cf7f9946"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4398c4a7a8f2df29d316bc24cf7f9946">matC_128x64_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4398c4a7a8f2df29d316bc24cf7f9946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384153d23b3cebc0652990adbadd6e40"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a384153d23b3cebc0652990adbadd6e40">matDpotMk_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a384153d23b3cebc0652990adbadd6e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200db1bd8250a0c2e92836b562b53398"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a200db1bd8250a0c2e92836b562b53398">matDpotMk_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a200db1bd8250a0c2e92836b562b53398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa2316fa6abd87e8eeace90e231bedc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeaa2316fa6abd87e8eeace90e231bedc">matDpotMk_64x384_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aeaa2316fa6abd87e8eeace90e231bedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8698bee321767953b854d67f1614921"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae8698bee321767953b854d67f1614921">matDpotMk_64x512_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:ae8698bee321767953b854d67f1614921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c9a7182736755de100c8c08cdf932f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a68c9a7182736755de100c8c08cdf932f">matDpotMk_32x1024_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a68c9a7182736755de100c8c08cdf932f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92ace7f90c8de5be2f3aaa499eec3b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8f92ace7f90c8de5be2f3aaa499eec3b">matDpotMk_16x2048_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a8f92ace7f90c8de5be2f3aaa499eec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186290231b7fcd9b10ae5adec53de742"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a186290231b7fcd9b10ae5adec53de742">matDpotMk_128x64_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a186290231b7fcd9b10ae5adec53de742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f5ec827d8a8c1d3219d0843efe4bda"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a85f5ec827d8a8c1d3219d0843efe4bda">matDpotMk_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a85f5ec827d8a8c1d3219d0843efe4bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacf785e43894220af18c3acd298c8cb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#acacf785e43894220af18c3acd298c8cb">matDpotMk_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:acacf785e43894220af18c3acd298c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce9acff128a64e31b6efb1caa076c84"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1ce9acff128a64e31b6efb1caa076c84">matDpotMk_64x384_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a1ce9acff128a64e31b6efb1caa076c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4213d3c05f9d0b1ecd340c92161bc840"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4213d3c05f9d0b1ecd340c92161bc840">matDpotMk_64x512_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4213d3c05f9d0b1ecd340c92161bc840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad501c05699ff565c9e26fc8bca012f0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aad501c05699ff565c9e26fc8bca012f0">matDpotMk_32x1024_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aad501c05699ff565c9e26fc8bca012f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e38e608f457eb1f4cf98bf75e30f79"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac8e38e608f457eb1f4cf98bf75e30f79">matDpotMk_16x2048_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac8e38e608f457eb1f4cf98bf75e30f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad193ad25e895b1170767aafd1e5c9672"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ad193ad25e895b1170767aafd1e5c9672">matDpotMk_128x64_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ad193ad25e895b1170767aafd1e5c9672"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:aaa8eab2deb6fb14d2f00511b1fa24f11"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8eab2deb6fb14d2f00511b1fa24f11">call</a> (<a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;ei, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html">arguments_t</a> *args)</td></tr>
<tr class="memdesc:aaa8eab2deb6fb14d2f00511b1fa24f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for fused mha softmax The basic process is BRGEMM -&gt; Softmax -&gt; BRGEMM.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8eab2deb6fb14d2f00511b1fa24f11">More...</a><br /></td></tr>
<tr class="separator:aaa8eab2deb6fb14d2f00511b1fa24f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a965b726ca42572a3fffae0b1e1f99069"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a965b726ca42572a3fffae0b1e1f99069">ThreadNum</a> = HWThreadNum</td></tr>
<tr class="separator:a965b726ca42572a3fffae0b1e1f99069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcda2c198ae7d0ed6d584765b770002a"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afcda2c198ae7d0ed6d584765b770002a">max_seqlen</a> = Max_SeqLen</td></tr>
<tr class="separator:afcda2c198ae7d0ed6d584765b770002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222a10bec8141a6b766aa436b3cedde9"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a222a10bec8141a6b766aa436b3cedde9">mem_space_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:a222a10bec8141a6b766aa436b3cedde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54ec7302b9c7f955c3aad453f8b9c39"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac54ec7302b9c7f955c3aad453f8b9c39">mem_space_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ac54ec7302b9c7f955c3aad453f8b9c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0160addcfa060794d1a5323326fc08b"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ae0160addcfa060794d1a5323326fc08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4e3de1f222905b46e3f94e03e05139"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4e4e3de1f222905b46e3f94e03e05139">Rand_SIMD</a> = RandSIMD</td></tr>
<tr class="separator:a4e4e3de1f222905b46e3f94e03e05139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe18b675dc5b1f3dbba525edc49fbec7"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afe18b675dc5b1f3dbba525edc49fbec7">mem_layout_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:afe18b675dc5b1f3dbba525edc49fbec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fc1d4bceb59bf5a4fa3fef71ded78f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a15fc1d4bceb59bf5a4fa3fef71ded78f">mem_layout_QKT_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a15fc1d4bceb59bf5a4fa3fef71ded78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133ff5ddb78559eec591f1a063b7c171"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a133ff5ddb78559eec591f1a063b7c171">mem_layout_out_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a133ff5ddb78559eec591f1a063b7c171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b2587ba6ff0b7b2d4233b0a438fd2e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a18b2587ba6ff0b7b2d4233b0a438fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd282762e3f98d020365e110f29f2de"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aacd282762e3f98d020365e110f29f2de">brgemm_mem_space_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a222a10bec8141a6b766aa436b3cedde9">mem_space_a</a></td></tr>
<tr class="separator:aacd282762e3f98d020365e110f29f2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420015402ccef171fb4ff48034bffbfa"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a420015402ccef171fb4ff48034bffbfa">brgemm_mem_layout_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afe18b675dc5b1f3dbba525edc49fbec7">mem_layout_a</a></td></tr>
<tr class="separator:a420015402ccef171fb4ff48034bffbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664bc7547e76eaec341f2582ee548d30"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a664bc7547e76eaec341f2582ee548d30">brgemm_mem_space_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac54ec7302b9c7f955c3aad453f8b9c39">mem_space_b</a></td></tr>
<tr class="separator:a664bc7547e76eaec341f2582ee548d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc885cab3d9c821b1f9a1ee72bbd299f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#abc885cab3d9c821b1f9a1ee72bbd299f">brgemm_mem_layout_QKT_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a15fc1d4bceb59bf5a4fa3fef71ded78f">mem_layout_QKT_b</a></td></tr>
<tr class="separator:abc885cab3d9c821b1f9a1ee72bbd299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d32d8738c6b71afa32c4ae266ae862"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a66d32d8738c6b71afa32c4ae266ae862">brgemm_mem_layout_out_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a133ff5ddb78559eec591f1a063b7c171">mem_layout_out_b</a></td></tr>
<tr class="separator:a66d32d8738c6b71afa32c4ae266ae862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5885ea005efada6ba1af05dc71fb0c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeb5885ea005efada6ba1af05dc71fb0c">periodic_sync_interval</a> = 0</td></tr>
<tr class="separator:aeb5885ea005efada6ba1af05dc71fb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29500b485b928dd236b2da28916c102a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29500b485b928dd236b2da28916c102a">prefetch_distance</a> = 3</td></tr>
<tr class="separator:a29500b485b928dd236b2da28916c102a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad93b74d5b7e41d6796e2dcc2220b805"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aad93b74d5b7e41d6796e2dcc2220b805">accum_step</a> = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>)</td></tr>
<tr class="separator:aad93b74d5b7e41d6796e2dcc2220b805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d3be074f04b342adbec36038f1134f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> = 1</td></tr>
<tr class="separator:a88d3be074f04b342adbec36038f1134f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40801c48ef1254f2ffa8d04c3cccf673"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a40801c48ef1254f2ffa8d04c3cccf673">sfx_type_size</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>)</td></tr>
<tr class="separator:a40801c48ef1254f2ffa8d04c3cccf673"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a1172738ad200d803df204ee1b86eb946" name="a1172738ad200d803df204ee1b86eb946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1172738ad200d803df204ee1b86eb946">&#9670;&#160;</a></span>arch_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::arch_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a089790f0c7cf780de6f4133f4a01bf70" name="a089790f0c7cf780de6f4133f4a01bf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089790f0c7cf780de6f4133f4a01bf70">&#9670;&#160;</a></span>bgm_perf_tuning_knob</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::bgm_perf_tuning_knob =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aad93b74d5b7e41d6796e2dcc2220b805">accum_step</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29500b485b928dd236b2da28916c102a">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeb5885ea005efada6ba1af05dc71fb0c">periodic_sync_interval</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e778e27950cdeba316d7bf83fc06631" name="a8e778e27950cdeba316d7bf83fc06631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e778e27950cdeba316d7bf83fc06631">&#9670;&#160;</a></span>brgemm_arguments_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x128 =  typename brgemm_op_128x128_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559c91047bd779c16074bdb81fe94c96" name="a559c91047bd779c16074bdb81fe94c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559c91047bd779c16074bdb81fe94c96">&#9670;&#160;</a></span>brgemm_arguments_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x256 =  typename brgemm_op_128x256_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ea2b35ce9d2b7a6943354a7895eba4c" name="a2ea2b35ce9d2b7a6943354a7895eba4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea2b35ce9d2b7a6943354a7895eba4c">&#9670;&#160;</a></span>brgemm_arguments_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x64 =  typename brgemm_op_128x64_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e76aad8d7a099656f6007c34bdebe43" name="a9e76aad8d7a099656f6007c34bdebe43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e76aad8d7a099656f6007c34bdebe43">&#9670;&#160;</a></span>brgemm_arguments_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_16x2048 =  typename brgemm_op_16x2048_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeec631ecb024babe2b6610136acdec9" name="adeec631ecb024babe2b6610136acdec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeec631ecb024babe2b6610136acdec9">&#9670;&#160;</a></span>brgemm_arguments_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_32x1024 =  typename brgemm_op_32x1024_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6beb996e13f3b8b67738a1c8c507273f" name="a6beb996e13f3b8b67738a1c8c507273f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6beb996e13f3b8b67738a1c8c507273f">&#9670;&#160;</a></span>brgemm_arguments_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_64x384 =  typename brgemm_op_64x384_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af07ac6f07f328f364a9936f963cd3c80" name="af07ac6f07f328f364a9936f963cd3c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07ac6f07f328f364a9936f963cd3c80">&#9670;&#160;</a></span>brgemm_arguments_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_64x512 =  typename brgemm_op_64x512_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa0d29ec4d00fd895280942c33fa0e9" name="a2aa0d29ec4d00fd895280942c33fa0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa0d29ec4d00fd895280942c33fa0e9">&#9670;&#160;</a></span>brgemm_op_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x128_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac3ccbb62580dc53fe45d2a8fdd337078">pre_processing_128x128</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac96f3aec0f2ddeed3d5b65b657a8c47f" name="ac96f3aec0f2ddeed3d5b65b657a8c47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96f3aec0f2ddeed3d5b65b657a8c47f">&#9670;&#160;</a></span>brgemm_op_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x256_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac4ebbf126e57404e1e933d9381924270">pre_processing_128x256</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7385b61b792646ac40ab93e5992425f9" name="a7385b61b792646ac40ab93e5992425f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7385b61b792646ac40ab93e5992425f9">&#9670;&#160;</a></span>brgemm_op_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x64_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a128515fc205235aa41ed06d7ff49b09d">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9c7886b9dcaf421be372f764a4eafeef">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7fbf188ef7f7e33eb895168bf551a31f">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3876f0f27e4d431e4d3036957e3c8fa1">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada6129dc0df3ae828b1175afeedfedcf" name="ada6129dc0df3ae828b1175afeedfedcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6129dc0df3ae828b1175afeedfedcf">&#9670;&#160;</a></span>brgemm_op_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_16x2048_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7542652915c403d207cf68e68172c0d9">pre_processing_16x2048</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab63064b37ae6845b99535b45126548ff" name="ab63064b37ae6845b99535b45126548ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63064b37ae6845b99535b45126548ff">&#9670;&#160;</a></span>brgemm_op_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_32x1024_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a328217e537f182fbc36f7379a48226c3">pre_processing_32x1024</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a15798ea18cf586d7c61011e72d00be" name="a1a15798ea18cf586d7c61011e72d00be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a15798ea18cf586d7c61011e72d00be">&#9670;&#160;</a></span>brgemm_op_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_64x384_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1a0cf62e72309cea88918d7b34a1f5b6">pre_processing_64x384</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c370f9f8dba6ad7bbf78c599f33ce04" name="a5c370f9f8dba6ad7bbf78c599f33ce04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c370f9f8dba6ad7bbf78c599f33ce04">&#9670;&#160;</a></span>brgemm_op_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_64x512_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a35ed7a39645b1c20aca7103d8b9f2e38">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab38c99ce874cf191a97b6322b137dca0">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af396cf00345b9a0f3a7cba20ab15f593">pre_processing_64x512</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a128515fc205235aa41ed06d7ff49b09d" name="a128515fc205235aa41ed06d7ff49b09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128515fc205235aa41ed06d7ff49b09d">&#9670;&#160;</a></span>compute_policy_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::compute_policy_out =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a089790f0c7cf780de6f4133f4a01bf70">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56aa3c0e1499ac39128c610875aa286f" name="a56aa3c0e1499ac39128c610875aa286f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56aa3c0e1499ac39128c610875aa286f">&#9670;&#160;</a></span>compute_policy_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::compute_policy_QKT =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a089790f0c7cf780de6f4133f4a01bf70">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cb50242539be28321fd65883afc84b8" name="a1cb50242539be28321fd65883afc84b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb50242539be28321fd65883afc84b8">&#9670;&#160;</a></span>dtype_acc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_acc =  dtype_acc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a539d9deb9fb20db3cebd64bfef3596d7" name="a539d9deb9fb20db3cebd64bfef3596d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539d9deb9fb20db3cebd64bfef3596d7">&#9670;&#160;</a></span>dtype_bin</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_bin =  dtype_bin_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ad336a5d63e00f45b1a21b1642b02c" name="a86ad336a5d63e00f45b1a21b1642b02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ad336a5d63e00f45b1a21b1642b02c">&#9670;&#160;</a></span>dtype_bot</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_bot =  dtype_bot_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9d329edb4884f09ed59d06419ac21f" name="a8e9d329edb4884f09ed59d06419ac21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9d329edb4884f09ed59d06419ac21f">&#9670;&#160;</a></span>dtype_sfx</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_sfx =  dtype_sfx_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672f50597b91beaf73a8416f56f48921" name="a672f50597b91beaf73a8416f56f48921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f50597b91beaf73a8416f56f48921">&#9670;&#160;</a></span>mat_128x128_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_128x128_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8a56c30be0df4ba936ff23fa795a13a" name="aa8a56c30be0df4ba936ff23fa795a13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a56c30be0df4ba936ff23fa795a13a">&#9670;&#160;</a></span>mat_128x256_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_128x256_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d406bb882ec83716c6064e73f424ae" name="ab0d406bb882ec83716c6064e73f424ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d406bb882ec83716c6064e73f424ae">&#9670;&#160;</a></span>mat_128x64_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_128x64_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16867da7173cb6ac9dcc2a949b8429ab" name="a16867da7173cb6ac9dcc2a949b8429ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16867da7173cb6ac9dcc2a949b8429ab">&#9670;&#160;</a></span>mat_16x2048_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_16x2048_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_16x2048_t::tile_desc::tile_size_x, matAcc_16x2048_t::tile_desc::tile_size_y, matAcc_16x2048_t::tile_desc::block_size_x, matAcc_16x2048_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0245744105bb83bc0f9dd8dc49f31a4c" name="a0245744105bb83bc0f9dd8dc49f31a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0245744105bb83bc0f9dd8dc49f31a4c">&#9670;&#160;</a></span>mat_32x1024_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_32x1024_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_32x1024_t::tile_desc::tile_size_x, matAcc_32x1024_t::tile_desc::tile_size_y, matAcc_32x1024_t::tile_desc::block_size_x, matAcc_32x1024_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa8c42205596ce6d23a39b972aa839f3" name="aaa8c42205596ce6d23a39b972aa839f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8c42205596ce6d23a39b972aa839f3">&#9670;&#160;</a></span>mat_64x384_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_64x384_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_64x384_t::tile_desc::tile_size_x, matAcc_64x384_t::tile_desc::tile_size_y, matAcc_64x384_t::tile_desc::block_size_x, matAcc_64x384_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f2bef34089c9956d93cfba3f930d96" name="af3f2bef34089c9956d93cfba3f930d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f2bef34089c9956d93cfba3f930d96">&#9670;&#160;</a></span>mat_64x512_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mat_64x512_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_64x512_t::tile_desc::tile_size_x, matAcc_64x512_t::tile_desc::tile_size_y, matAcc_64x512_t::tile_desc::block_size_x, matAcc_64x512_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8eaba9f89324c4810db2afe409426b" name="a2d8eaba9f89324c4810db2afe409426b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8eaba9f89324c4810db2afe409426b">&#9670;&#160;</a></span>matAcc_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x128_t =  typename brgemm_op_128x128_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a069341aaa908295f7856204831c40aef" name="a069341aaa908295f7856204831c40aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069341aaa908295f7856204831c40aef">&#9670;&#160;</a></span>matAcc_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x256_t =  typename brgemm_op_128x256_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d560a90d9021752e25befda0ccd211" name="a80d560a90d9021752e25befda0ccd211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d560a90d9021752e25befda0ccd211">&#9670;&#160;</a></span>matAcc_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x64_t =  typename brgemm_op_128x64_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bde4308c79b68c0607fe407503d7f36" name="a7bde4308c79b68c0607fe407503d7f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bde4308c79b68c0607fe407503d7f36">&#9670;&#160;</a></span>matAcc_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_16x2048_t =  typename brgemm_op_16x2048_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1eb7ffe57cf1de642b8f10d03a6d505" name="ac1eb7ffe57cf1de642b8f10d03a6d505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1eb7ffe57cf1de642b8f10d03a6d505">&#9670;&#160;</a></span>matAcc_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_32x1024_t =  typename brgemm_op_32x1024_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade3d4665c88d5a6251fae4e68334d541" name="ade3d4665c88d5a6251fae4e68334d541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3d4665c88d5a6251fae4e68334d541">&#9670;&#160;</a></span>matAcc_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_64x384_t =  typename brgemm_op_64x384_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b883900ee75ff2e3ff879c37a8db13e" name="a0b883900ee75ff2e3ff879c37a8db13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b883900ee75ff2e3ff879c37a8db13e">&#9670;&#160;</a></span>matAcc_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_64x512_t =  typename brgemm_op_64x512_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e7703f81e2a7be2b4a5cee2398f0991" name="a3e7703f81e2a7be2b4a5cee2398f0991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7703f81e2a7be2b4a5cee2398f0991">&#9670;&#160;</a></span>matC_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec8c9079665e68ff19152d5ac69c214" name="a1ec8c9079665e68ff19152d5ac69c214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec8c9079665e68ff19152d5ac69c214">&#9670;&#160;</a></span>matC_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a242f485dc9d9476e98cec0bf3f7e5202" name="a242f485dc9d9476e98cec0bf3f7e5202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242f485dc9d9476e98cec0bf3f7e5202">&#9670;&#160;</a></span>matC_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a632ad390c6199c8d2a8490fe4bec4968" name="a632ad390c6199c8d2a8490fe4bec4968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632ad390c6199c8d2a8490fe4bec4968">&#9670;&#160;</a></span>matC_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4398c4a7a8f2df29d316bc24cf7f9946" name="a4398c4a7a8f2df29d316bc24cf7f9946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4398c4a7a8f2df29d316bc24cf7f9946">&#9670;&#160;</a></span>matC_128x64_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x64_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed5014271c2a544dfcb5a90b7fb741e" name="a4ed5014271c2a544dfcb5a90b7fb741e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed5014271c2a544dfcb5a90b7fb741e">&#9670;&#160;</a></span>matC_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x64_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06a29b95c7215b88ed79e8fadec76d0d" name="a06a29b95c7215b88ed79e8fadec76d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a29b95c7215b88ed79e8fadec76d0d">&#9670;&#160;</a></span>matC_16x2048_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_16x2048_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cc6e85b4c0fb2921cc0f490b3495fb3" name="a4cc6e85b4c0fb2921cc0f490b3495fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc6e85b4c0fb2921cc0f490b3495fb3">&#9670;&#160;</a></span>matC_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_16x2048_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf65652e7ce4a7e6ec98032139cd9ce0" name="aaf65652e7ce4a7e6ec98032139cd9ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf65652e7ce4a7e6ec98032139cd9ce0">&#9670;&#160;</a></span>matC_32x1024_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_32x1024_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f955a343d1b57566602f67cc7fcb81c" name="a3f955a343d1b57566602f67cc7fcb81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f955a343d1b57566602f67cc7fcb81c">&#9670;&#160;</a></span>matC_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_32x1024_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c033a9c09974586ebbd2eebc2432bf8" name="a7c033a9c09974586ebbd2eebc2432bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c033a9c09974586ebbd2eebc2432bf8">&#9670;&#160;</a></span>matC_64x384_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_64x384_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce1ec3f92a19baf7d7b5a5f2bc0de18" name="a9ce1ec3f92a19baf7d7b5a5f2bc0de18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce1ec3f92a19baf7d7b5a5f2bc0de18">&#9670;&#160;</a></span>matC_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_64x384_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d09522263ef4f68a758c465c922fd15" name="a4d09522263ef4f68a758c465c922fd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d09522263ef4f68a758c465c922fd15">&#9670;&#160;</a></span>matC_64x512_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_64x512_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a88d3be074f04b342adbec36038f1134f">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7804b504b610080be3174a60f0454716" name="a7804b504b610080be3174a60f0454716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7804b504b610080be3174a60f0454716">&#9670;&#160;</a></span>matC_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_64x512_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f5ec827d8a8c1d3219d0843efe4bda" name="a85f5ec827d8a8c1d3219d0843efe4bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f5ec827d8a8c1d3219d0843efe4bda">&#9670;&#160;</a></span>matDpotMk_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384153d23b3cebc0652990adbadd6e40" name="a384153d23b3cebc0652990adbadd6e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384153d23b3cebc0652990adbadd6e40">&#9670;&#160;</a></span>matDpotMk_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acacf785e43894220af18c3acd298c8cb" name="acacf785e43894220af18c3acd298c8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacf785e43894220af18c3acd298c8cb">&#9670;&#160;</a></span>matDpotMk_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a200db1bd8250a0c2e92836b562b53398" name="a200db1bd8250a0c2e92836b562b53398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200db1bd8250a0c2e92836b562b53398">&#9670;&#160;</a></span>matDpotMk_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad193ad25e895b1170767aafd1e5c9672" name="ad193ad25e895b1170767aafd1e5c9672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad193ad25e895b1170767aafd1e5c9672">&#9670;&#160;</a></span>matDpotMk_128x64_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x64_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a186290231b7fcd9b10ae5adec53de742" name="a186290231b7fcd9b10ae5adec53de742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186290231b7fcd9b10ae5adec53de742">&#9670;&#160;</a></span>matDpotMk_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_128x64_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8e38e608f457eb1f4cf98bf75e30f79" name="ac8e38e608f457eb1f4cf98bf75e30f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e38e608f457eb1f4cf98bf75e30f79">&#9670;&#160;</a></span>matDpotMk_16x2048_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_16x2048_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f92ace7f90c8de5be2f3aaa499eec3b" name="a8f92ace7f90c8de5be2f3aaa499eec3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f92ace7f90c8de5be2f3aaa499eec3b">&#9670;&#160;</a></span>matDpotMk_16x2048_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_16x2048_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad501c05699ff565c9e26fc8bca012f0" name="aad501c05699ff565c9e26fc8bca012f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad501c05699ff565c9e26fc8bca012f0">&#9670;&#160;</a></span>matDpotMk_32x1024_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_32x1024_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c9a7182736755de100c8c08cdf932f" name="a68c9a7182736755de100c8c08cdf932f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c9a7182736755de100c8c08cdf932f">&#9670;&#160;</a></span>matDpotMk_32x1024_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_32x1024_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce9acff128a64e31b6efb1caa076c84" name="a1ce9acff128a64e31b6efb1caa076c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce9acff128a64e31b6efb1caa076c84">&#9670;&#160;</a></span>matDpotMk_64x384_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_64x384_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa2316fa6abd87e8eeace90e231bedc" name="aeaa2316fa6abd87e8eeace90e231bedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa2316fa6abd87e8eeace90e231bedc">&#9670;&#160;</a></span>matDpotMk_64x384_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_64x384_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4213d3c05f9d0b1ecd340c92161bc840" name="a4213d3c05f9d0b1ecd340c92161bc840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4213d3c05f9d0b1ecd340c92161bc840">&#9670;&#160;</a></span>matDpotMk_64x512_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_64x512_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8698bee321767953b854d67f1614921" name="ae8698bee321767953b854d67f1614921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8698bee321767953b854d67f1614921">&#9670;&#160;</a></span>matDpotMk_64x512_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matDpotMk_64x512_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c7886b9dcaf421be372f764a4eafeef" name="a9c7886b9dcaf421be372f764a4eafeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7886b9dcaf421be372f764a4eafeef">&#9670;&#160;</a></span>mem_desc_a_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_a_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a420015402ccef171fb4ff48034bffbfa">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aacd282762e3f98d020365e110f29f2de">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35ed7a39645b1c20aca7103d8b9f2e38" name="a35ed7a39645b1c20aca7103d8b9f2e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ed7a39645b1c20aca7103d8b9f2e38">&#9670;&#160;</a></span>mem_desc_a_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_a_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a420015402ccef171fb4ff48034bffbfa">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aacd282762e3f98d020365e110f29f2de">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fbf188ef7f7e33eb895168bf551a31f" name="a7fbf188ef7f7e33eb895168bf551a31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbf188ef7f7e33eb895168bf551a31f">&#9670;&#160;</a></span>mem_desc_b_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_b_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a66d32d8738c6b71afa32c4ae266ae862">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a664bc7547e76eaec341f2582ee548d30">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab38c99ce874cf191a97b6322b137dca0" name="ab38c99ce874cf191a97b6322b137dca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38c99ce874cf191a97b6322b137dca0">&#9670;&#160;</a></span>mem_desc_b_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_b_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#abc885cab3d9c821b1f9a1ee72bbd299f">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a664bc7547e76eaec341f2582ee548d30">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ccbb62580dc53fe45d2a8fdd337078" name="ac3ccbb62580dc53fe45d2a8fdd337078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ccbb62580dc53fe45d2a8fdd337078">&#9670;&#160;</a></span>pre_processing_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ebbf126e57404e1e933d9381924270" name="ac4ebbf126e57404e1e933d9381924270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ebbf126e57404e1e933d9381924270">&#9670;&#160;</a></span>pre_processing_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3876f0f27e4d431e4d3036957e3c8fa1" name="a3876f0f27e4d431e4d3036957e3c8fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3876f0f27e4d431e4d3036957e3c8fa1">&#9670;&#160;</a></span>pre_processing_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7542652915c403d207cf68e68172c0d9" name="a7542652915c403d207cf68e68172c0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7542652915c403d207cf68e68172c0d9">&#9670;&#160;</a></span>pre_processing_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_16x2048 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a328217e537f182fbc36f7379a48226c3" name="a328217e537f182fbc36f7379a48226c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328217e537f182fbc36f7379a48226c3">&#9670;&#160;</a></span>pre_processing_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_32x1024 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a0cf62e72309cea88918d7b34a1f5b6" name="a1a0cf62e72309cea88918d7b34a1f5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0cf62e72309cea88918d7b34a1f5b6">&#9670;&#160;</a></span>pre_processing_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_64x384 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af396cf00345b9a0f3a7cba20ab15f593" name="af396cf00345b9a0f3a7cba20ab15f593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396cf00345b9a0f3a7cba20ab15f593">&#9670;&#160;</a></span>pre_processing_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_64x512 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab980a371388f468fd00fbcfd685260ba" name="ab980a371388f468fd00fbcfd685260ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab980a371388f468fd00fbcfd685260ba">&#9670;&#160;</a></span>tile_attr_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;128, 128, 32, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78cffc7fe44732bae35beb79819cc946" name="a78cffc7fe44732bae35beb79819cc946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cffc7fe44732bae35beb79819cc946">&#9670;&#160;</a></span>tile_attr_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;256, 128, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b24f4eb3fa20dc34492363c23f617f9" name="a1b24f4eb3fa20dc34492363c23f617f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b24f4eb3fa20dc34492363c23f617f9">&#9670;&#160;</a></span>tile_attr_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 128, 16, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ae42c7335b1a058a1a6add9a5b526d" name="a98ae42c7335b1a058a1a6add9a5b526d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ae42c7335b1a058a1a6add9a5b526d">&#9670;&#160;</a></span>tile_attr_16x2048</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_16x2048 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;2048, 16, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28c3fdc154b6a730e725453c797212d3" name="a28c3fdc154b6a730e725453c797212d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c3fdc154b6a730e725453c797212d3">&#9670;&#160;</a></span>tile_attr_32x1024</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_32x1024 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;1024, 32, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4be3b4dbe040bc551d61328d31d821" name="a7d4be3b4dbe040bc551d61328d31d821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4be3b4dbe040bc551d61328d31d821">&#9670;&#160;</a></span>tile_attr_64x384</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_64x384 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;384, 64, 48, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d1750dc389ed290db0b1e0def0b395" name="a87d1750dc389ed290db0b1e0def0b395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d1750dc389ed290db0b1e0def0b395">&#9670;&#160;</a></span>tile_attr_64x512</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_64x512 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;512, 64, 64, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac49f031aeca702cddbaf8562c3ebf597" name="ac49f031aeca702cddbaf8562c3ebf597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49f031aeca702cddbaf8562c3ebf597">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::work_group_t =  <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac49f031aeca702cddbaf8562c3ebf597">work_group_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a965b726ca42572a3fffae0b1e1f99069">ThreadNum</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aaa8eab2deb6fb14d2f00511b1fa24f11" name="aaa8eab2deb6fb14d2f00511b1fa24f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8eab2deb6fb14d2f00511b1fa24f11">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::call </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ei</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html">arguments_t</a> *&#160;</td>
          <td class="paramname"><em>args</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for fused mha softmax The basic process is BRGEMM -&gt; Softmax -&gt; BRGEMM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">args</td><td>[in] Includes base descriptors and tid info. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aad93b74d5b7e41d6796e2dcc2220b805" name="aad93b74d5b7e41d6796e2dcc2220b805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad93b74d5b7e41d6796e2dcc2220b805">&#9670;&#160;</a></span>accum_step</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::accum_step = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a420015402ccef171fb4ff48034bffbfa" name="a420015402ccef171fb4ff48034bffbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420015402ccef171fb4ff48034bffbfa">&#9670;&#160;</a></span>brgemm_mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afe18b675dc5b1f3dbba525edc49fbec7">mem_layout_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a66d32d8738c6b71afa32c4ae266ae862" name="a66d32d8738c6b71afa32c4ae266ae862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d32d8738c6b71afa32c4ae266ae862">&#9670;&#160;</a></span>brgemm_mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_out_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a133ff5ddb78559eec591f1a063b7c171">mem_layout_out_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abc885cab3d9c821b1f9a1ee72bbd299f" name="abc885cab3d9c821b1f9a1ee72bbd299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc885cab3d9c821b1f9a1ee72bbd299f">&#9670;&#160;</a></span>brgemm_mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_QKT_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a15fc1d4bceb59bf5a4fa3fef71ded78f">mem_layout_QKT_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd282762e3f98d020365e110f29f2de" name="aacd282762e3f98d020365e110f29f2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd282762e3f98d020365e110f29f2de">&#9670;&#160;</a></span>brgemm_mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_space_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a222a10bec8141a6b766aa436b3cedde9">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a664bc7547e76eaec341f2582ee548d30" name="a664bc7547e76eaec341f2582ee548d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664bc7547e76eaec341f2582ee548d30">&#9670;&#160;</a></span>brgemm_mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_space_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac54ec7302b9c7f955c3aad453f8b9c39">mem_space_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a88d3be074f04b342adbec36038f1134f" name="a88d3be074f04b342adbec36038f1134f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d3be074f04b342adbec36038f1134f">&#9670;&#160;</a></span>l3_kslicing</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::l3_kslicing = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afcda2c198ae7d0ed6d584765b770002a" name="afcda2c198ae7d0ed6d584765b770002a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcda2c198ae7d0ed6d584765b770002a">&#9670;&#160;</a></span>max_seqlen</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::max_seqlen = Max_SeqLen</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afe18b675dc5b1f3dbba525edc49fbec7" name="afe18b675dc5b1f3dbba525edc49fbec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe18b675dc5b1f3dbba525edc49fbec7">&#9670;&#160;</a></span>mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a18b2587ba6ff0b7b2d4233b0a438fd2e" name="a18b2587ba6ff0b7b2d4233b0a438fd2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b2587ba6ff0b7b2d4233b0a438fd2e">&#9670;&#160;</a></span>mem_layout_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_c = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a133ff5ddb78559eec591f1a063b7c171" name="a133ff5ddb78559eec591f1a063b7c171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133ff5ddb78559eec591f1a063b7c171">&#9670;&#160;</a></span>mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_out_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15fc1d4bceb59bf5a4fa3fef71ded78f" name="a15fc1d4bceb59bf5a4fa3fef71ded78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc1d4bceb59bf5a4fa3fef71ded78f">&#9670;&#160;</a></span>mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_QKT_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a222a10bec8141a6b766aa436b3cedde9" name="a222a10bec8141a6b766aa436b3cedde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222a10bec8141a6b766aa436b3cedde9">&#9670;&#160;</a></span>mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_a = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac54ec7302b9c7f955c3aad453f8b9c39" name="ac54ec7302b9c7f955c3aad453f8b9c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54ec7302b9c7f955c3aad453f8b9c39">&#9670;&#160;</a></span>mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_b = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0160addcfa060794d1a5323326fc08b" name="ae0160addcfa060794d1a5323326fc08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0160addcfa060794d1a5323326fc08b">&#9670;&#160;</a></span>mem_space_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_c = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb5885ea005efada6ba1af05dc71fb0c" name="aeb5885ea005efada6ba1af05dc71fb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5885ea005efada6ba1af05dc71fb0c">&#9670;&#160;</a></span>periodic_sync_interval</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::periodic_sync_interval = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a29500b485b928dd236b2da28916c102a" name="a29500b485b928dd236b2da28916c102a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29500b485b928dd236b2da28916c102a">&#9670;&#160;</a></span>prefetch_distance</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::prefetch_distance = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e4e3de1f222905b46e3f94e03e05139" name="a4e4e3de1f222905b46e3f94e03e05139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4e3de1f222905b46e3f94e03e05139">&#9670;&#160;</a></span>Rand_SIMD</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::Rand_SIMD = RandSIMD</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a40801c48ef1254f2ffa8d04c3cccf673" name="a40801c48ef1254f2ffa8d04c3cccf673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40801c48ef1254f2ffa8d04c3cccf673">&#9670;&#160;</a></span>sfx_type_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::sfx_type_size = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a965b726ca42572a3fffae0b1e1f99069" name="a965b726ca42572a3fffae0b1e1f99069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965b726ca42572a3fffae0b1e1f99069">&#9670;&#160;</a></span>ThreadNum</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 2048&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::ThreadNum = HWThreadNum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">xetla_mha_attn_reg_fwd_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
