{
    "DESIGN_NAME": "TopModule",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_MULTILAYER": true,
    "FP_CORE_UTIL": 0.2,
    "FP_PDN_HPITCH": 6.6,
    "FP_PDN_VPITCH": 6.6
}
