vendor_name = ModelSim
source_file = 1, ../../CSC258-master/Lab7/part1/Ram.v
source_file = 1, /h/u11/c6/01/gillyuv2/CSC258/Lab7/part1/Ram.v
source_file = 1, /h/u11/c6/01/gillyuv2/CSC258/Lab7/part1/ram32x4.v
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /s/appspace/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /h/u11/c6/01/gillyuv2/CSC258/Lab7/part1/db/altsyncram_o9m1.tdf
design_name = Ram
instance = comp, \HEX0~output , HEX0~output, Ram, 1
instance = comp, \HEX2~output , HEX2~output, Ram, 1
instance = comp, \HEX4~output , HEX4~output, Ram, 1
instance = comp, \HEX5~output , HEX5~output, Ram, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Ram, 1
instance = comp, \SW[4]~input , SW[4]~input, Ram, 1
instance = comp, \SW[4]~inputCLKENA0 , SW[4]~inputCLKENA0, Ram, 1
instance = comp, \SW[9]~input , SW[9]~input, Ram, 1
instance = comp, \SW[0]~input , SW[0]~input, Ram, 1
instance = comp, \SW[1]~input , SW[1]~input, Ram, 1
instance = comp, \SW[2]~input , SW[2]~input, Ram, 1
instance = comp, \SW[3]~input , SW[3]~input, Ram, 1
instance = comp, \~GND , ~GND, Ram, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a0 , ram|altsyncram_component|auto_generated|ram_block1a0, Ram, 1
instance = comp, \hex0|WideOr6~0 , hex0|WideOr6~0, Ram, 1
instance = comp, \hex2|WideOr6~0 , hex2|WideOr6~0, Ram, 1
instance = comp, \SW[7]~input , SW[7]~input, Ram, 1
instance = comp, \SW[6]~input , SW[6]~input, Ram, 1
instance = comp, \SW[8]~input , SW[8]~input, Ram, 1
instance = comp, \SW[5]~input , SW[5]~input, Ram, 1
instance = comp, \hex5|WideOr6~0 , hex5|WideOr6~0, Ram, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Ram, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Ram, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Ram, 1
