Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 12 13:19:11 2023
| Host         : Sherlock running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file shop_top_control_sets_placed.rpt
| Design       : shop_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           60 |
| No           | No                    | Yes                    |             204 |           87 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             239 |           87 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                       Enable Signal                       |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  dri_clk           | u_touch_top/u_touch_dri/touch_rst_n0                      | u_touch_top/u_touch_dri/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk           | u_touch_top/u_i2c_dri/scl_i_1_n_0                         | u_touch_top/u_touch_dri/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk           | u_touch_top/u_touch_dri/slave_addr0                       | u_touch_top/u_touch_dri/sys_rst_n |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG | u_state_control/u_area_judge/E[0]                         | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_state_control/u_trade/money0                            | u_touch_top/u_touch_dri/sys_rst_n |                4 |              7 |         1.75 |
|  dri_clk           | u_touch_top/u_i2c_dri/i2c_data_r[7]_i_1_n_0               | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_i2c_dri/reg_cnt[7]_i_1_n_0                  | u_touch_top/u_touch_dri/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1_n_0          | u_touch_top/u_touch_dri/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord_t[7]_i_1_n_0           | u_touch_top/u_touch_dri/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_y_coord_t[7]_i_1_n_0           | u_touch_top/u_touch_dri/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_1_n_0          | u_touch_top/u_touch_dri/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk           | u_touch_top/u_touch_dri/chip_version[7]_i_1_n_0           | u_touch_top/u_touch_dri/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk           | u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0          | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_i2c_dri/addr_t                              | u_touch_top/u_touch_dri/sys_rst_n |                4 |              9 |         2.25 |
|  sys_clk_IBUF_BUFG | u_show_top/u_rd_id/rd_flag_i_1_n_0                        | u_touch_top/u_touch_dri/sys_rst_n |                3 |             11 |         3.67 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_driver/sel                               | u_touch_top/u_touch_dri/sys_rst_n |                3 |             11 |         3.67 |
|  dri_clk           | u_touch_top/u_touch_dri/i2c_addr0                         | u_touch_top/u_touch_dri/sys_rst_n |                5 |             12 |         2.40 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_display/u_get_pix_area/pix_area_reg[5]_1 | u_touch_top/u_touch_dri/sys_rst_n |                4 |             13 |         3.25 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_display/u_get_pix_area/pix_area_reg[5]_2 | u_touch_top/u_touch_dri/sys_rst_n |                4 |             14 |         3.50 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_driver/pixel_xpos_reg[10]_0              | u_touch_top/u_touch_dri/sys_rst_n |                4 |             16 |         4.00 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_display/u_get_pix_area/pix_area_reg[5]_0 | u_touch_top/u_touch_dri/sys_rst_n |                5 |             17 |         3.40 |
|  lcd_clk_OBUF_BUFG | u_show_top/u_lcd_display/u_get_pix_area/pix_area_reg[5]_3 | u_touch_top/u_touch_dri/sys_rst_n |               17 |             24 |         1.41 |
|  sys_clk_IBUF_BUFG |                                                           | u_touch_top/u_touch_dri/sys_rst_n |               14 |             31 |         2.21 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord0                       | u_touch_top/u_touch_dri/sys_rst_n |                6 |             32 |         5.33 |
|  lcd_clk_OBUF_BUFG |                                                           | u_touch_top/u_touch_dri/sys_rst_n |               37 |             66 |         1.78 |
|  lcd_clk_OBUF_BUFG |                                                           |                                   |               60 |             73 |         1.22 |
|  dri_clk           |                                                           | u_touch_top/u_touch_dri/sys_rst_n |               36 |            107 |         2.97 |
+--------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


