/* Memoryboard library code is placed under the MIT license
 * Copyright (c) 2015 Frank BÃ¶sing
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sublicense, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

// Currently 23LC1024 SPI RAM only!

#ifndef _memoryboard_h
#define _memoryboard_h

/**************************/
// Edit here:
#define SPICONFIG             SPISettings(20000000, MSBFIRST, SPI_MODE0 ) //Speed. 23LC1024 = 20MHz max, see Datasheet.
#define RAM_NUM_CHIPS         (4) //# of RAMs
#define RAM_CHIP_SIZE         (128*1024) //Size per RAM

//End "Edit here"
/**************************/

#define CS0     8
#define CS1    17
#define CS2    16

#define SCK   14
#define MOSI   7
#define MISO  12

#include <SPI.h>
#include <arm_math.h>
#include <DmaSpi.h>

//RAM-Instructions
#define RAM_INSTR_READ      0x03
#define RAM_INSTR_WRITE     0x02
/*
#define RAM_INSTR_EDIO      0x3B
#define RAM_INSTR_EQIO      0x38
#define RAM_INSTR_RSTIO     0xFF
*/
#define RAM_INSTR_RDMR      0x05
#define RAM_INSTR_WRMR      0x01

/*
#define RAM_BYTEMODE        0x00
#define RAM_PAGEMODE        0x80
*/
#define RAM_SEQUENTIALMODE  0x40


#define RAM_SIZE              (RAM_CHIP_SIZE * RAM_NUM_CHIPS)
#define RAM_CHIP_SIZE_MASK    (RAM_CHIP_SIZE - 1)
#define RAM_SIZE_MASK         (RAM_SIZE - 1)


//static
DmaSpi0::Transfer ram_trx(nullptr, 0, nullptr);

static inline 
void csrelease(void)
{  
  digitalWriteFast(CS0, LOW); digitalWriteFast(CS1, LOW); digitalWriteFast(CS2, LOW); 
}

static inline
void csassert(const int cs)
{
  switch(cs) {  
    default:{ digitalWriteFast(CS0, LOW);  digitalWriteFast(CS1, LOW);  digitalWriteFast(CS2, LOW);  break; }
    case 1: { digitalWriteFast(CS0, HIGH); digitalWriteFast(CS1, LOW);  digitalWriteFast(CS2, LOW);  break; }
    case 2: { digitalWriteFast(CS0, LOW);  digitalWriteFast(CS1, HIGH); digitalWriteFast(CS2, LOW);  break; }
    case 3: { digitalWriteFast(CS0, HIGH); digitalWriteFast(CS1, HIGH); digitalWriteFast(CS2, LOW);  break; }
    case 4: { digitalWriteFast(CS0, LOW);  digitalWriteFast(CS1, LOW);  digitalWriteFast(CS2, HIGH); break; }  
    case 5: { digitalWriteFast(CS0, HIGH); digitalWriteFast(CS1, LOW);  digitalWriteFast(CS2, HIGH); break; }
    case 6: { digitalWriteFast(CS0, LOW);  digitalWriteFast(CS1, HIGH); digitalWriteFast(CS2, HIGH); break; }    
  //case 7: { digitalWriteFast(CS0, HIGH); digitalWriteFast(CS1, HIGH); digitalWriteFast(CS2, HIGH); break; }    
  }  
  
}


//Read Mode Register
int ram_readRDMR(const int RamNo) 
{
  int ret;
  SPI.beginTransaction(SPICONFIG);
  csassert(RamNo);
  SPI.transfer(RAM_INSTR_RDMR);
  ret = SPI.transfer(0);
  csrelease();
  SPI.endTransaction();
  return ret;
}

//Write Mode Register
void ram_writeRDMR(uint8_t mode, const int RamNo)
{
  SPI.beginTransaction(SPICONFIG);
  csassert(RamNo);
  SPI.transfer16(RAM_INSTR_WRMR << 8 | mode);
  csrelease();
  SPI.endTransaction();
}


static inline 
void ram_startRead(const uint8_t cs, const uint32_t addr)
{
  uint32_t tmp;
  SPI.beginTransaction(SPICONFIG);
  csassert(cs); 
  tmp = (RAM_INSTR_READ << 24) | (addr & RAM_CHIP_SIZE_MASK);
  SPI.transfer16( tmp>>16 );
  SPI.transfer16( tmp );   
}

static inline 
void ram_startWrite(const uint8_t cs, const uint32_t addr)
{
  uint32_t tmp;
  SPI.beginTransaction(SPICONFIG);
  csassert(cs); 
  tmp = (RAM_INSTR_WRITE << 24) | (addr & RAM_CHIP_SIZE_MASK);
  SPI.transfer16( tmp>>16 );
  SPI.transfer16( tmp );   
}

static inline
void ram_stop(void)
{
  csrelease();
  SPI.endTransaction(); 
}


/*
void ram_read8(const uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{ 
  ram_startRead(cs, addr);
 
  while(len--) {
    *buf++ = SPI.transfer(0);
    }
  
  ram_stop();
}

void ram_write8(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{  
  ram_startWrite(cs, addr);
 
  while(len--) {
    SPI.transfer(*buf++);
    }

  ram_stop();
}
*/ 

void ram_read16(const uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{ 
  if (len == 0) return;
  
  ram_startRead(cs, addr);
  
  //align with 8 BIT Transfer
  if ((uintptr_t)buf & 0x01) {
   *buf++ = SPI.transfer(0);
   len--; 
  }

  //16BIT Transfer
  while(len > 1) {
    *(uint16_t*)buf = __REV16(SPI.transfer16(0));
    buf += 2;
    len -= 2;
  }
  
  //8BIT Transfer
  while(len > 0) {
    *buf++ = SPI.transfer(0);
    len--;
  }
  
 ram_stop();
}


void ram_write16(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{ 
  if (len == 0) return;
  
  ram_startWrite(cs, addr); 

   //align with 8 BIT Transfer
  if ((uintptr_t)buf & 0x01) {
   SPI.transfer(*buf++);
   len--; 
  }
  
  //16BIT Transfer
  while(len > 1) {
    SPI.transfer16(__REV16(*(uint16_t*)buf));
    buf += 2;
    len -= 2;
  }  
  
  //8BIT Transfer
  while(len > 0) {
    SPI.transfer(*buf++);
    len--;
  }
  
  ram_stop();  
}

inline
void ram_waitDMA(void)
{
  while(ram_trx.busy()) {;} 
}


inline
void ram_readDMA_noWait(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{
    ram_startRead(cs, addr); 
    
    ram_trx = DmaSpi::Transfer(nullptr, len, buf, 0x00);
    DMASPI0.registerTransfer(ram_trx);
        
}

void ram_readDMA(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{

    ram_readDMA_noWait(cs, buf, addr, len);
    ram_waitDMA();
    
    ram_stop();  
}

inline
void ram_writeDMA_noWait(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{
    ram_startWrite(cs, addr); 
    
    ram_trx = DmaSpi::Transfer(buf, len, nullptr);
    DMASPI0.registerTransfer(ram_trx);
      
}

void ram_writeDMA(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{

    ram_writeDMA_noWait(cs, buf, addr, len);
    ram_waitDMA();
    
    ram_stop();  
}


void ram_read(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{
    if (len==0) return;
    ram_waitDMA();
    if ( len <= 16 ) 
      ram_read16(cs, buf, addr, len);
    else 
      ram_readDMA(cs, buf, addr, len);     
}

void ram_write(uint8_t cs, uint8_t *buf, const uint32_t addr, size_t len)
{
    if (len==0) return;
    ram_waitDMA();
    if ( len <= 16 ) 
      ram_write16(cs, buf, addr, len);
    else 
      ram_writeDMA(cs, buf, addr, len);     
}

void memoryboard_init(void)
{
 pinMode(CS0, OUTPUT);
 pinMode(CS1, OUTPUT);
 pinMode(CS2, OUTPUT);

 csrelease();  
  
 SPI.setMOSI(MOSI);
 SPI.setMISO(MISO);
 SPI.setSCK(SCK);
 SPI.begin(); 

 for (int num=1; num <= RAM_NUM_CHIPS; num++) 
   ram_writeRDMR( RAM_SEQUENTIALMODE, num);

 DMASPI0.begin();
 DMASPI0.start();
   
}

#undef CS0 
#undef CS1
#undef CS2
#undef SCK
#undef MISO
#undef MOSI
#endif

