// Seed: 1686597765
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input wire id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_5 = id_0;
  assign id_5 = id_2[1];
  logic id_7;
  type_12 id_8 (
      id_0,
      1,
      id_4
  );
endmodule
