\hypertarget{structdmaBase}{}\section{dma\+Base Struct Reference}
\label{structdmaBase}\index{dma\+Base@{dma\+Base}}


D\+MA Register Frame Definition.  




{\ttfamily \#include $<$reg\+\_\+dma.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a0c963aeeac54209e04b6ab92ba7bb3eb}{G\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ac6cfb5425326d4d66114cf22b25ba0b0}{P\+E\+ND}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a7ef7be833a8414c4cdfb86b82032183b}{F\+B\+R\+EG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a66e0413e244f88ed9659e1df26b039ef}{D\+M\+A\+S\+T\+AT}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a92ed871763abf5e41bb6f897153a0661}{rsvd1}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ad7486c78d882f79753f38089a47d68d6}{H\+W\+C\+H\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a8226f5c62641386056dfb058f397108a}{rsvd2}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab8cd74d5174a8e1b353c2eb6fc499b64}{H\+W\+C\+H\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_acaf5fca5868db723b05d92787d204de4}{rsvd3}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aa930ff1a2548fb70d8745c624b6bc1c0}{S\+W\+C\+H\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a3c3cee1790a17eb51175ed8f39865e98}{rsvd4}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_adb2be1c8668fa06676ea38d8e9fda7db}{S\+W\+C\+H\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a87b68adeeb0bcbe8f2c95a7fb57ae053}{rsvd5}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6e640cccc2de459d2c335f421ac8fa5b}{C\+H\+P\+R\+I\+OS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a045387b1c26927424477521f46cd7890}{rsvd6}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_abf0b888860e74923cbc2ea531c9601d9}{C\+H\+P\+R\+I\+OR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab63a59f22a984938dcfd5204eab368de}{rsvd7}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6f705c0af0825d0d8ca1f8504fcd75fb}{G\+C\+H\+I\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6c1686dbc9c9a922ccb0303b8a0e087e}{rsvd8}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a14f6297e6b610c85af74b7466e628e6b}{G\+C\+H\+I\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a021fe4d9fb4a60d4a501fd3fbb174187}{rsvd9}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aff761f82738fe183e60ab17ef6669e47}{D\+R\+E\+Q\+A\+SI}} \mbox{[}8\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a00218a961fb28dfaf2afc80ff3e72164}{rsvd10}} \mbox{[}8\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a735e065c8d40ca7363a065129965b17c}{P\+AR}} \mbox{[}4\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4d72a1435ccf3f3a02002579d1ba268b}{rsvd11}} \mbox{[}4\+U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structdmaBase_abf994c235d889db09d845f5b3571e965}{F\+T\+C\+M\+AP}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aa6766a1ba808ed30a6576a77367c1414}{rsvd12}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a55cfc088d6dcb609f000cd33097e7f5c}{L\+F\+S\+M\+AP}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4ae037a706d344710855fe82abe4d5d8}{rsvd13}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ae56d36731c1b6f8c74738f8e767787da}{H\+B\+C\+M\+AP}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a26c85a32d852d496746506b0168a913f}{rsvd14}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a0bb6e9af988801ea066f0ea5c5972d1f}{B\+T\+C\+M\+AP}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_abdf230e93acb201a3d8c10550e833fba}{rsvd15}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a0f2a81d7ffa07b100bd3581e43140e9d}{B\+E\+R\+M\+AP}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4482dc09b387c6d1cf03777adeb81277}{rsvd16}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a1e56811bb3b610c905b05dc8227bb8fb}{F\+T\+C\+I\+N\+T\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ae76dfa76af1ce767d6ac8f7cbfc58bcc}{rsvd17}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_afca6819e531e1b0e4195e83e97c87c46}{F\+T\+C\+I\+N\+T\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a0e5f84ff28e9b0c94238ef94b8548931}{rsvd18}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab28a7d5016deac837dba7554fd0df31a}{L\+F\+S\+I\+N\+T\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a576e7c8d85f058420e3196fb330d0570}{rsvd19}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_adee3b2a9653f23b78dc6f9788c410beb}{L\+F\+S\+I\+N\+T\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a9e2ca758193a091e78c9a0f21ef2e5a9}{rsvd20}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a54a3a136b7434241ecc1e85c08114549}{H\+B\+C\+I\+N\+T\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4f8a53a8870c790e8fbab2c256ecdece}{rsvd21}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_abce6e86c62b71c5a6c02cf6049a4e731}{H\+B\+C\+I\+N\+T\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aa6144648bb771618de3f7c1ae2fc96a8}{rsvd22}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a7ed84063fbf413b0f1d0dda2f46b35e7}{B\+T\+C\+I\+N\+T\+E\+N\+AS}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a1785a813fbc27812881a38c7fb2a19ce}{rsvd23}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab87f2e3b856de6a3b75a7cacba574289}{B\+T\+C\+I\+N\+T\+E\+N\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ae4d738a44723feb837a0f8823e6ab98d}{rsvd24}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab5acbfff366acf17abcd6e4efe06cd56}{G\+I\+N\+T\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a5bd3d236c94b8e9155155a7d0f9f17e9}{rsvd25}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a3410b86ad513a93b0d0329fb6143142d}{F\+T\+C\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a72e9bac240af4837aae655752f3e5f01}{rsvd26}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a3d00d6bcccc3b7e7d96107d85892b18c}{L\+F\+S\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a851125fc6afea033e49ae94a18edf4d6}{rsvd27}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a8f15d3e307f0196f1dce3a8a03799d7f}{H\+B\+C\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4650810426ecb23d0c35599c036b83b7}{rsvd28}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab9bb7b468d4962751c790e7ec2845b88}{B\+T\+C\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a75adbc29024d96f93579ae2426c292ea}{rsvd29}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab280d5d5042d2cab2fd4ef24674acb21}{B\+E\+R\+F\+L\+AG}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_af8aa32c06c2047804800fad28ed3b9bb}{rsvd30}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_afb8d236908e4b40e38dba4defc0c04db}{F\+T\+C\+A\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ae880659547959979c0c0bff95b5e5ff3}{L\+F\+S\+A\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aa0ae5c75485d45c134578e608b139eda}{H\+B\+C\+A\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a53951128e995d73ff9e1bae249f72734}{B\+T\+C\+A\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a2a032853abbbbda2d78869f4421d9b09}{B\+E\+R\+A\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a1cdd80a6d8815a765623386a097b4d6d}{F\+T\+C\+B\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a5da5b208dfb4fb99314c22f6abfc85fa}{L\+F\+S\+B\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6ba4e8838d28cc2d83277bc0ce892ff9}{H\+B\+C\+B\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a68dee6d40b8d0f7a7d3ff2c9968b9a14}{B\+T\+C\+B\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aea82adef5d350fafa78d3f1dbe4be489}{B\+E\+R\+B\+O\+F\+F\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a9d5f84df9ad61c3a786aad4856aaf0e7}{rsvd31}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ab3cebac4b60664cfbae621eadb6aadf6}{P\+T\+C\+RL}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a9d0d4c827dca09570aff846faf4817a9}{R\+T\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a183c15583607608d4442edf491c1dd2d}{D\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6794590df81c6e66215eefbf20bac984}{W\+PR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a5f8c7cfdf49c28abc840fa9f93a82462}{W\+MR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aabe83911e3f70446830de1e67d41540d}{P\+A\+A\+C\+S\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a68f19a970301d6736591b4c74d021a99}{P\+A\+A\+C\+D\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a87e2621af92ef0f7b5e38a16922a55de}{P\+A\+A\+C\+TC}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a4afdd58f8c93fd0ac00fef817503606b}{P\+B\+A\+C\+S\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aa1564eee99969bd5438fd229c1a8b24a}{P\+B\+A\+C\+D\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a79384a5b4027112b8d79911be59466a4}{P\+B\+A\+C\+TC}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a16ac26ca8dcbf80601d70f8e1ae758a6}{rsvd32}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_aec7432dce6ada29c60a8a2d9877f3da1}{D\+M\+A\+P\+CR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_ae480b0ada7ad2fff8277f793bd7ab5e6}{D\+M\+A\+P\+AR}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a33249066c5b916593b27d751416a9f7f}{D\+M\+A\+M\+P\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structdmaBase_a6c8287b7a515af17fc13ac11e082ac4e}{D\+M\+A\+M\+P\+ST}}
\item 
\mbox{\Hypertarget{structdmaBase_a002f2f21d39b3a30b354e55fb3c3108a}\label{structdmaBase_a002f2f21d39b3a30b354e55fb3c3108a}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32 \mbox{\hyperlink{structdmaBase_ad04d7281f2cc05846088622762ed23bd}{STARTADD}}\\
\>uint32 \mbox{\hyperlink{structdmaBase_a64505f313f60d86380823659f296141b}{ENDADD}}\\
\} {\bfseries DMAMPR} \mbox{[}4U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Register Frame Definition. 

This type is used to access the D\+MA Registers. 

Definition at line 70 of file reg\+\_\+dma.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structdmaBase_a2a032853abbbbda2d78869f4421d9b09}\label{structdmaBase_a2a032853abbbbda2d78869f4421d9b09}} 
\index{dma\+Base@{dma\+Base}!B\+E\+R\+A\+O\+F\+F\+S\+ET@{B\+E\+R\+A\+O\+F\+F\+S\+ET}}
\index{B\+E\+R\+A\+O\+F\+F\+S\+ET@{B\+E\+R\+A\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+E\+R\+A\+O\+F\+F\+S\+ET}{BERAOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+E\+R\+A\+O\+F\+F\+S\+ET}

0x015C\+: B\+E\+RA Interrupt Channel Offset Register 

Definition at line 140 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aea82adef5d350fafa78d3f1dbe4be489}\label{structdmaBase_aea82adef5d350fafa78d3f1dbe4be489}} 
\index{dma\+Base@{dma\+Base}!B\+E\+R\+B\+O\+F\+F\+S\+ET@{B\+E\+R\+B\+O\+F\+F\+S\+ET}}
\index{B\+E\+R\+B\+O\+F\+F\+S\+ET@{B\+E\+R\+B\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+E\+R\+B\+O\+F\+F\+S\+ET}{BERBOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+E\+R\+B\+O\+F\+F\+S\+ET}

0x0170\+: B\+E\+RB Interrupt Channel Offset Register 

Definition at line 145 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab280d5d5042d2cab2fd4ef24674acb21}\label{structdmaBase_ab280d5d5042d2cab2fd4ef24674acb21}} 
\index{dma\+Base@{dma\+Base}!B\+E\+R\+F\+L\+AG@{B\+E\+R\+F\+L\+AG}}
\index{B\+E\+R\+F\+L\+AG@{B\+E\+R\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+E\+R\+F\+L\+AG}{BERFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+E\+R\+F\+L\+AG}

0x0144\+: B\+ER Interrupt Flag Register 

Definition at line 134 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a0f2a81d7ffa07b100bd3581e43140e9d}\label{structdmaBase_a0f2a81d7ffa07b100bd3581e43140e9d}} 
\index{dma\+Base@{dma\+Base}!B\+E\+R\+M\+AP@{B\+E\+R\+M\+AP}}
\index{B\+E\+R\+M\+AP@{B\+E\+R\+M\+AP}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+E\+R\+M\+AP}{BERMAP}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+E\+R\+M\+AP}

0x00\+D4\+: B\+ER Interrupt Mapping Register 

Definition at line 106 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a53951128e995d73ff9e1bae249f72734}\label{structdmaBase_a53951128e995d73ff9e1bae249f72734}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+A\+O\+F\+F\+S\+ET@{B\+T\+C\+A\+O\+F\+F\+S\+ET}}
\index{B\+T\+C\+A\+O\+F\+F\+S\+ET@{B\+T\+C\+A\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+A\+O\+F\+F\+S\+ET}{BTCAOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+A\+O\+F\+F\+S\+ET}

0x0158\+: B\+T\+CA Interrupt Channel Offset Register 

Definition at line 139 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a68dee6d40b8d0f7a7d3ff2c9968b9a14}\label{structdmaBase_a68dee6d40b8d0f7a7d3ff2c9968b9a14}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+B\+O\+F\+F\+S\+ET@{B\+T\+C\+B\+O\+F\+F\+S\+ET}}
\index{B\+T\+C\+B\+O\+F\+F\+S\+ET@{B\+T\+C\+B\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+B\+O\+F\+F\+S\+ET}{BTCBOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+B\+O\+F\+F\+S\+ET}

0x016C\+: B\+T\+CB Interrupt Channel Offset Register 

Definition at line 144 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab9bb7b468d4962751c790e7ec2845b88}\label{structdmaBase_ab9bb7b468d4962751c790e7ec2845b88}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+F\+L\+AG@{B\+T\+C\+F\+L\+AG}}
\index{B\+T\+C\+F\+L\+AG@{B\+T\+C\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+F\+L\+AG}{BTCFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+F\+L\+AG}

0x013C\+: B\+TC Interrupt Flag Register 

Definition at line 132 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab87f2e3b856de6a3b75a7cacba574289}\label{structdmaBase_ab87f2e3b856de6a3b75a7cacba574289}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+I\+N\+T\+E\+N\+AR@{B\+T\+C\+I\+N\+T\+E\+N\+AR}}
\index{B\+T\+C\+I\+N\+T\+E\+N\+AR@{B\+T\+C\+I\+N\+T\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+I\+N\+T\+E\+N\+AR}{BTCINTENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+I\+N\+T\+E\+N\+AR}

0x0114\+: B\+TC Interrupt Enable Reset 

Definition at line 122 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a7ed84063fbf413b0f1d0dda2f46b35e7}\label{structdmaBase_a7ed84063fbf413b0f1d0dda2f46b35e7}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+I\+N\+T\+E\+N\+AS@{B\+T\+C\+I\+N\+T\+E\+N\+AS}}
\index{B\+T\+C\+I\+N\+T\+E\+N\+AS@{B\+T\+C\+I\+N\+T\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+I\+N\+T\+E\+N\+AS}{BTCINTENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+I\+N\+T\+E\+N\+AS}

0x010C\+: B\+TC Interrupt Enable Set 

Definition at line 120 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a0bb6e9af988801ea066f0ea5c5972d1f}\label{structdmaBase_a0bb6e9af988801ea066f0ea5c5972d1f}} 
\index{dma\+Base@{dma\+Base}!B\+T\+C\+M\+AP@{B\+T\+C\+M\+AP}}
\index{B\+T\+C\+M\+AP@{B\+T\+C\+M\+AP}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{B\+T\+C\+M\+AP}{BTCMAP}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+B\+T\+C\+M\+AP}

0x00\+CC\+: B\+TC Interrupt Mapping Register 

Definition at line 104 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_abf0b888860e74923cbc2ea531c9601d9}\label{structdmaBase_abf0b888860e74923cbc2ea531c9601d9}} 
\index{dma\+Base@{dma\+Base}!C\+H\+P\+R\+I\+OR@{C\+H\+P\+R\+I\+OR}}
\index{C\+H\+P\+R\+I\+OR@{C\+H\+P\+R\+I\+OR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{C\+H\+P\+R\+I\+OR}{CHPRIOR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+C\+H\+P\+R\+I\+OR}

0x003C\+: Channel Priority Reset 

Definition at line 88 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6e640cccc2de459d2c335f421ac8fa5b}\label{structdmaBase_a6e640cccc2de459d2c335f421ac8fa5b}} 
\index{dma\+Base@{dma\+Base}!C\+H\+P\+R\+I\+OS@{C\+H\+P\+R\+I\+OS}}
\index{C\+H\+P\+R\+I\+OS@{C\+H\+P\+R\+I\+OS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{C\+H\+P\+R\+I\+OS}{CHPRIOS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+C\+H\+P\+R\+I\+OS}

0x0034\+: Channel Priority Set 

Definition at line 86 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a183c15583607608d4442edf491c1dd2d}\label{structdmaBase_a183c15583607608d4442edf491c1dd2d}} 
\index{dma\+Base@{dma\+Base}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+C\+T\+RL}{DCTRL}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+C\+T\+RL}

0x0180\+: Debug Control 

Definition at line 149 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a33249066c5b916593b27d751416a9f7f}\label{structdmaBase_a33249066c5b916593b27d751416a9f7f}} 
\index{dma\+Base@{dma\+Base}!D\+M\+A\+M\+P\+C\+T\+RL@{D\+M\+A\+M\+P\+C\+T\+RL}}
\index{D\+M\+A\+M\+P\+C\+T\+RL@{D\+M\+A\+M\+P\+C\+T\+RL}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+M\+P\+C\+T\+RL}{DMAMPCTRL}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+M\+A\+M\+P\+C\+T\+RL}

0x01\+B0\+: D\+MA Memory Protection Control Register 

Definition at line 161 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6c8287b7a515af17fc13ac11e082ac4e}\label{structdmaBase_a6c8287b7a515af17fc13ac11e082ac4e}} 
\index{dma\+Base@{dma\+Base}!D\+M\+A\+M\+P\+ST@{D\+M\+A\+M\+P\+ST}}
\index{D\+M\+A\+M\+P\+ST@{D\+M\+A\+M\+P\+ST}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+M\+P\+ST}{DMAMPST}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+M\+A\+M\+P\+ST}

0x01\+B4\+: D\+MA Memory Protection Status Register 

Definition at line 162 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ae480b0ada7ad2fff8277f793bd7ab5e6}\label{structdmaBase_ae480b0ada7ad2fff8277f793bd7ab5e6}} 
\index{dma\+Base@{dma\+Base}!D\+M\+A\+P\+AR@{D\+M\+A\+P\+AR}}
\index{D\+M\+A\+P\+AR@{D\+M\+A\+P\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+P\+AR}{DMAPAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+M\+A\+P\+AR}

0x01\+AC\+: D\+MA Parity Error Address Register 

Definition at line 160 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aec7432dce6ada29c60a8a2d9877f3da1}\label{structdmaBase_aec7432dce6ada29c60a8a2d9877f3da1}} 
\index{dma\+Base@{dma\+Base}!D\+M\+A\+P\+CR@{D\+M\+A\+P\+CR}}
\index{D\+M\+A\+P\+CR@{D\+M\+A\+P\+CR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+P\+CR}{DMAPCR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+M\+A\+P\+CR}

0x01\+A8\+: Parity Control Register 

Definition at line 159 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a66e0413e244f88ed9659e1df26b039ef}\label{structdmaBase_a66e0413e244f88ed9659e1df26b039ef}} 
\index{dma\+Base@{dma\+Base}!D\+M\+A\+S\+T\+AT@{D\+M\+A\+S\+T\+AT}}
\index{D\+M\+A\+S\+T\+AT@{D\+M\+A\+S\+T\+AT}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+S\+T\+AT}{DMASTAT}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+M\+A\+S\+T\+AT}

0x000C\+: Status Register 

Definition at line 76 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aff761f82738fe183e60ab17ef6669e47}\label{structdmaBase_aff761f82738fe183e60ab17ef6669e47}} 
\index{dma\+Base@{dma\+Base}!D\+R\+E\+Q\+A\+SI@{D\+R\+E\+Q\+A\+SI}}
\index{D\+R\+E\+Q\+A\+SI@{D\+R\+E\+Q\+A\+SI}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{D\+R\+E\+Q\+A\+SI}{DREQASI}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+D\+R\+E\+Q\+A\+SI\mbox{[}8\+U\mbox{]}}

0x0054 -\/ 0x70\+: D\+MA Request Assignment Register 

Definition at line 94 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a64505f313f60d86380823659f296141b}\label{structdmaBase_a64505f313f60d86380823659f296141b}} 
\index{dma\+Base@{dma\+Base}!E\+N\+D\+A\+DD@{E\+N\+D\+A\+DD}}
\index{E\+N\+D\+A\+DD@{E\+N\+D\+A\+DD}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{E\+N\+D\+A\+DD}{ENDADD}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+E\+N\+D\+A\+DD}

0x01\+B8, 0x01\+C0, 0x01\+C8, 0x1\+D0\+: D\+MA Memory Protection Region Start Address Register 

Definition at line 166 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a7ef7be833a8414c4cdfb86b82032183b}\label{structdmaBase_a7ef7be833a8414c4cdfb86b82032183b}} 
\index{dma\+Base@{dma\+Base}!F\+B\+R\+EG@{F\+B\+R\+EG}}
\index{F\+B\+R\+EG@{F\+B\+R\+EG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+B\+R\+EG}{FBREG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+B\+R\+EG}

0x0008\+: Fall Back Register 

Definition at line 75 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_afb8d236908e4b40e38dba4defc0c04db}\label{structdmaBase_afb8d236908e4b40e38dba4defc0c04db}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+A\+O\+F\+F\+S\+ET@{F\+T\+C\+A\+O\+F\+F\+S\+ET}}
\index{F\+T\+C\+A\+O\+F\+F\+S\+ET@{F\+T\+C\+A\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+A\+O\+F\+F\+S\+ET}{FTCAOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+A\+O\+F\+F\+S\+ET}

0x014C\+: F\+T\+CA Interrupt Channel Offset Register 

Definition at line 136 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a1cdd80a6d8815a765623386a097b4d6d}\label{structdmaBase_a1cdd80a6d8815a765623386a097b4d6d}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+B\+O\+F\+F\+S\+ET@{F\+T\+C\+B\+O\+F\+F\+S\+ET}}
\index{F\+T\+C\+B\+O\+F\+F\+S\+ET@{F\+T\+C\+B\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+B\+O\+F\+F\+S\+ET}{FTCBOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+B\+O\+F\+F\+S\+ET}

0x0160\+: F\+T\+CB Interrupt Channel Offset Register 

Definition at line 141 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a3410b86ad513a93b0d0329fb6143142d}\label{structdmaBase_a3410b86ad513a93b0d0329fb6143142d}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+F\+L\+AG@{F\+T\+C\+F\+L\+AG}}
\index{F\+T\+C\+F\+L\+AG@{F\+T\+C\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+F\+L\+AG}{FTCFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+F\+L\+AG}

0x0124\+: F\+TC Interrupt Flag Register 

Definition at line 126 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_afca6819e531e1b0e4195e83e97c87c46}\label{structdmaBase_afca6819e531e1b0e4195e83e97c87c46}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+I\+N\+T\+E\+N\+AR@{F\+T\+C\+I\+N\+T\+E\+N\+AR}}
\index{F\+T\+C\+I\+N\+T\+E\+N\+AR@{F\+T\+C\+I\+N\+T\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+I\+N\+T\+E\+N\+AR}{FTCINTENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+I\+N\+T\+E\+N\+AR}

0x00\+E4\+: F\+TC Interrupt Enable Reset 

Definition at line 110 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a1e56811bb3b610c905b05dc8227bb8fb}\label{structdmaBase_a1e56811bb3b610c905b05dc8227bb8fb}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+I\+N\+T\+E\+N\+AS@{F\+T\+C\+I\+N\+T\+E\+N\+AS}}
\index{F\+T\+C\+I\+N\+T\+E\+N\+AS@{F\+T\+C\+I\+N\+T\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+I\+N\+T\+E\+N\+AS}{FTCINTENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+I\+N\+T\+E\+N\+AS}

0x00\+DC\+: F\+TC Interrupt Enable Set 

Definition at line 108 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_abf994c235d889db09d845f5b3571e965}\label{structdmaBase_abf994c235d889db09d845f5b3571e965}} 
\index{dma\+Base@{dma\+Base}!F\+T\+C\+M\+AP@{F\+T\+C\+M\+AP}}
\index{F\+T\+C\+M\+AP@{F\+T\+C\+M\+AP}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{F\+T\+C\+M\+AP}{FTCMAP}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+F\+T\+C\+M\+AP}

0x00\+B4\+: F\+TC Interrupt Mapping Register 

Definition at line 98 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a14f6297e6b610c85af74b7466e628e6b}\label{structdmaBase_a14f6297e6b610c85af74b7466e628e6b}} 
\index{dma\+Base@{dma\+Base}!G\+C\+H\+I\+E\+N\+AR@{G\+C\+H\+I\+E\+N\+AR}}
\index{G\+C\+H\+I\+E\+N\+AR@{G\+C\+H\+I\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{G\+C\+H\+I\+E\+N\+AR}{GCHIENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+G\+C\+H\+I\+E\+N\+AR}

0x004C\+: Global Channel Interrupt Enable Reset 

Definition at line 92 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6f705c0af0825d0d8ca1f8504fcd75fb}\label{structdmaBase_a6f705c0af0825d0d8ca1f8504fcd75fb}} 
\index{dma\+Base@{dma\+Base}!G\+C\+H\+I\+E\+N\+AS@{G\+C\+H\+I\+E\+N\+AS}}
\index{G\+C\+H\+I\+E\+N\+AS@{G\+C\+H\+I\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{G\+C\+H\+I\+E\+N\+AS}{GCHIENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+G\+C\+H\+I\+E\+N\+AS}

0x0044\+: Global Channel Interrupt Enable Set 

Definition at line 90 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a0c963aeeac54209e04b6ab92ba7bb3eb}\label{structdmaBase_a0c963aeeac54209e04b6ab92ba7bb3eb}} 
\index{dma\+Base@{dma\+Base}!G\+C\+T\+RL@{G\+C\+T\+RL}}
\index{G\+C\+T\+RL@{G\+C\+T\+RL}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{G\+C\+T\+RL}{GCTRL}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+G\+C\+T\+RL}

0x0000\+: Global Control Register 

Definition at line 73 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab5acbfff366acf17abcd6e4efe06cd56}\label{structdmaBase_ab5acbfff366acf17abcd6e4efe06cd56}} 
\index{dma\+Base@{dma\+Base}!G\+I\+N\+T\+F\+L\+AG@{G\+I\+N\+T\+F\+L\+AG}}
\index{G\+I\+N\+T\+F\+L\+AG@{G\+I\+N\+T\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{G\+I\+N\+T\+F\+L\+AG}{GINTFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+G\+I\+N\+T\+F\+L\+AG}

0x011C\+: Global Interrupt Flag Register 

Definition at line 124 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aa0ae5c75485d45c134578e608b139eda}\label{structdmaBase_aa0ae5c75485d45c134578e608b139eda}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+A\+O\+F\+F\+S\+ET@{H\+B\+C\+A\+O\+F\+F\+S\+ET}}
\index{H\+B\+C\+A\+O\+F\+F\+S\+ET@{H\+B\+C\+A\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+A\+O\+F\+F\+S\+ET}{HBCAOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+A\+O\+F\+F\+S\+ET}

0x0154\+: H\+B\+CA Interrupt Channel Offset Register 

Definition at line 138 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6ba4e8838d28cc2d83277bc0ce892ff9}\label{structdmaBase_a6ba4e8838d28cc2d83277bc0ce892ff9}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+B\+O\+F\+F\+S\+ET@{H\+B\+C\+B\+O\+F\+F\+S\+ET}}
\index{H\+B\+C\+B\+O\+F\+F\+S\+ET@{H\+B\+C\+B\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+B\+O\+F\+F\+S\+ET}{HBCBOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+B\+O\+F\+F\+S\+ET}

0x0168\+: H\+B\+CB Interrupt Channel Offset Register 

Definition at line 143 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a8f15d3e307f0196f1dce3a8a03799d7f}\label{structdmaBase_a8f15d3e307f0196f1dce3a8a03799d7f}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+F\+L\+AG@{H\+B\+C\+F\+L\+AG}}
\index{H\+B\+C\+F\+L\+AG@{H\+B\+C\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+F\+L\+AG}{HBCFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+F\+L\+AG}

0x0134\+: H\+BC Interrupt Flag Register 

Definition at line 130 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_abce6e86c62b71c5a6c02cf6049a4e731}\label{structdmaBase_abce6e86c62b71c5a6c02cf6049a4e731}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+I\+N\+T\+E\+N\+AR@{H\+B\+C\+I\+N\+T\+E\+N\+AR}}
\index{H\+B\+C\+I\+N\+T\+E\+N\+AR@{H\+B\+C\+I\+N\+T\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+I\+N\+T\+E\+N\+AR}{HBCINTENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+I\+N\+T\+E\+N\+AR}

0x0104\+: H\+BC Interrupt Enable Reset 

Definition at line 118 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a54a3a136b7434241ecc1e85c08114549}\label{structdmaBase_a54a3a136b7434241ecc1e85c08114549}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+I\+N\+T\+E\+N\+AS@{H\+B\+C\+I\+N\+T\+E\+N\+AS}}
\index{H\+B\+C\+I\+N\+T\+E\+N\+AS@{H\+B\+C\+I\+N\+T\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+I\+N\+T\+E\+N\+AS}{HBCINTENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+I\+N\+T\+E\+N\+AS}

0x00\+FC\+: H\+BC Interrupt Enable Set 

Definition at line 116 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ae56d36731c1b6f8c74738f8e767787da}\label{structdmaBase_ae56d36731c1b6f8c74738f8e767787da}} 
\index{dma\+Base@{dma\+Base}!H\+B\+C\+M\+AP@{H\+B\+C\+M\+AP}}
\index{H\+B\+C\+M\+AP@{H\+B\+C\+M\+AP}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+B\+C\+M\+AP}{HBCMAP}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+B\+C\+M\+AP}

0x00\+C4\+: H\+BC Interrupt Mapping Register 

Definition at line 102 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab8cd74d5174a8e1b353c2eb6fc499b64}\label{structdmaBase_ab8cd74d5174a8e1b353c2eb6fc499b64}} 
\index{dma\+Base@{dma\+Base}!H\+W\+C\+H\+E\+N\+AR@{H\+W\+C\+H\+E\+N\+AR}}
\index{H\+W\+C\+H\+E\+N\+AR@{H\+W\+C\+H\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+W\+C\+H\+E\+N\+AR}{HWCHENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+W\+C\+H\+E\+N\+AR}

0x001C\+: HW Channel Enable Reset 

Definition at line 80 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ad7486c78d882f79753f38089a47d68d6}\label{structdmaBase_ad7486c78d882f79753f38089a47d68d6}} 
\index{dma\+Base@{dma\+Base}!H\+W\+C\+H\+E\+N\+AS@{H\+W\+C\+H\+E\+N\+AS}}
\index{H\+W\+C\+H\+E\+N\+AS@{H\+W\+C\+H\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{H\+W\+C\+H\+E\+N\+AS}{HWCHENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+H\+W\+C\+H\+E\+N\+AS}

0x0014\+: HW Channel Enable Set 

Definition at line 78 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ae880659547959979c0c0bff95b5e5ff3}\label{structdmaBase_ae880659547959979c0c0bff95b5e5ff3}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+A\+O\+F\+F\+S\+ET@{L\+F\+S\+A\+O\+F\+F\+S\+ET}}
\index{L\+F\+S\+A\+O\+F\+F\+S\+ET@{L\+F\+S\+A\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+A\+O\+F\+F\+S\+ET}{LFSAOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+A\+O\+F\+F\+S\+ET}

0x0150\+: L\+F\+SA Interrupt Channel Offset Register 

Definition at line 137 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a5da5b208dfb4fb99314c22f6abfc85fa}\label{structdmaBase_a5da5b208dfb4fb99314c22f6abfc85fa}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+B\+O\+F\+F\+S\+ET@{L\+F\+S\+B\+O\+F\+F\+S\+ET}}
\index{L\+F\+S\+B\+O\+F\+F\+S\+ET@{L\+F\+S\+B\+O\+F\+F\+S\+ET}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+B\+O\+F\+F\+S\+ET}{LFSBOFFSET}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+B\+O\+F\+F\+S\+ET}

0x0164\+: L\+F\+SB Interrupt Channel Offset Register 

Definition at line 142 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a3d00d6bcccc3b7e7d96107d85892b18c}\label{structdmaBase_a3d00d6bcccc3b7e7d96107d85892b18c}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+F\+L\+AG@{L\+F\+S\+F\+L\+AG}}
\index{L\+F\+S\+F\+L\+AG@{L\+F\+S\+F\+L\+AG}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+F\+L\+AG}{LFSFLAG}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+F\+L\+AG}

0x012C\+: L\+FS Interrupt Flag Register 

Definition at line 128 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_adee3b2a9653f23b78dc6f9788c410beb}\label{structdmaBase_adee3b2a9653f23b78dc6f9788c410beb}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+I\+N\+T\+E\+N\+AR@{L\+F\+S\+I\+N\+T\+E\+N\+AR}}
\index{L\+F\+S\+I\+N\+T\+E\+N\+AR@{L\+F\+S\+I\+N\+T\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+I\+N\+T\+E\+N\+AR}{LFSINTENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+I\+N\+T\+E\+N\+AR}

0x00\+F4\+: L\+FS Interrupt Enable Reset 

Definition at line 114 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab28a7d5016deac837dba7554fd0df31a}\label{structdmaBase_ab28a7d5016deac837dba7554fd0df31a}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+I\+N\+T\+E\+N\+AS@{L\+F\+S\+I\+N\+T\+E\+N\+AS}}
\index{L\+F\+S\+I\+N\+T\+E\+N\+AS@{L\+F\+S\+I\+N\+T\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+I\+N\+T\+E\+N\+AS}{LFSINTENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+I\+N\+T\+E\+N\+AS}

0x00\+EC\+: L\+FS Interrupt Enable Set 

Definition at line 112 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a55cfc088d6dcb609f000cd33097e7f5c}\label{structdmaBase_a55cfc088d6dcb609f000cd33097e7f5c}} 
\index{dma\+Base@{dma\+Base}!L\+F\+S\+M\+AP@{L\+F\+S\+M\+AP}}
\index{L\+F\+S\+M\+AP@{L\+F\+S\+M\+AP}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{L\+F\+S\+M\+AP}{LFSMAP}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+L\+F\+S\+M\+AP}

0x00\+BC\+: L\+FS Interrupt Mapping Register 

Definition at line 100 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a68f19a970301d6736591b4c74d021a99}\label{structdmaBase_a68f19a970301d6736591b4c74d021a99}} 
\index{dma\+Base@{dma\+Base}!P\+A\+A\+C\+D\+A\+D\+DR@{P\+A\+A\+C\+D\+A\+D\+DR}}
\index{P\+A\+A\+C\+D\+A\+D\+DR@{P\+A\+A\+C\+D\+A\+D\+DR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+A\+A\+C\+D\+A\+D\+DR}{PAACDADDR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+A\+A\+C\+D\+A\+D\+DR}

0x0190\+: 

Definition at line 153 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aabe83911e3f70446830de1e67d41540d}\label{structdmaBase_aabe83911e3f70446830de1e67d41540d}} 
\index{dma\+Base@{dma\+Base}!P\+A\+A\+C\+S\+A\+D\+DR@{P\+A\+A\+C\+S\+A\+D\+DR}}
\index{P\+A\+A\+C\+S\+A\+D\+DR@{P\+A\+A\+C\+S\+A\+D\+DR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+A\+A\+C\+S\+A\+D\+DR}{PAACSADDR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+A\+A\+C\+S\+A\+D\+DR}

0x018C\+: 

Definition at line 152 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a87e2621af92ef0f7b5e38a16922a55de}\label{structdmaBase_a87e2621af92ef0f7b5e38a16922a55de}} 
\index{dma\+Base@{dma\+Base}!P\+A\+A\+C\+TC@{P\+A\+A\+C\+TC}}
\index{P\+A\+A\+C\+TC@{P\+A\+A\+C\+TC}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+A\+A\+C\+TC}{PAACTC}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+A\+A\+C\+TC}

0x0194\+: 

Definition at line 154 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a735e065c8d40ca7363a065129965b17c}\label{structdmaBase_a735e065c8d40ca7363a065129965b17c}} 
\index{dma\+Base@{dma\+Base}!P\+AR@{P\+AR}}
\index{P\+AR@{P\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+AR}{PAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+AR\mbox{[}4\+U\mbox{]}}

0x0094 -\/ 0x\+A0\+: Port Assignment Register 

Definition at line 96 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aa1564eee99969bd5438fd229c1a8b24a}\label{structdmaBase_aa1564eee99969bd5438fd229c1a8b24a}} 
\index{dma\+Base@{dma\+Base}!P\+B\+A\+C\+D\+A\+D\+DR@{P\+B\+A\+C\+D\+A\+D\+DR}}
\index{P\+B\+A\+C\+D\+A\+D\+DR@{P\+B\+A\+C\+D\+A\+D\+DR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+B\+A\+C\+D\+A\+D\+DR}{PBACDADDR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+B\+A\+C\+D\+A\+D\+DR}

0x019C\+: Port B Active Channel Destination Address Register 

Definition at line 156 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4afdd58f8c93fd0ac00fef817503606b}\label{structdmaBase_a4afdd58f8c93fd0ac00fef817503606b}} 
\index{dma\+Base@{dma\+Base}!P\+B\+A\+C\+S\+A\+D\+DR@{P\+B\+A\+C\+S\+A\+D\+DR}}
\index{P\+B\+A\+C\+S\+A\+D\+DR@{P\+B\+A\+C\+S\+A\+D\+DR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+B\+A\+C\+S\+A\+D\+DR}{PBACSADDR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+B\+A\+C\+S\+A\+D\+DR}

0x0198\+: Port B Active Channel Source Address Register 

Definition at line 155 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a79384a5b4027112b8d79911be59466a4}\label{structdmaBase_a79384a5b4027112b8d79911be59466a4}} 
\index{dma\+Base@{dma\+Base}!P\+B\+A\+C\+TC@{P\+B\+A\+C\+TC}}
\index{P\+B\+A\+C\+TC@{P\+B\+A\+C\+TC}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+B\+A\+C\+TC}{PBACTC}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+B\+A\+C\+TC}

0x01\+A0\+: Port B Active Channel Transfer Count Register 

Definition at line 157 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ac6cfb5425326d4d66114cf22b25ba0b0}\label{structdmaBase_ac6cfb5425326d4d66114cf22b25ba0b0}} 
\index{dma\+Base@{dma\+Base}!P\+E\+ND@{P\+E\+ND}}
\index{P\+E\+ND@{P\+E\+ND}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+E\+ND}{PEND}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+E\+ND}

0x0004\+: Channel Pending Register 

Definition at line 74 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab3cebac4b60664cfbae621eadb6aadf6}\label{structdmaBase_ab3cebac4b60664cfbae621eadb6aadf6}} 
\index{dma\+Base@{dma\+Base}!P\+T\+C\+RL@{P\+T\+C\+RL}}
\index{P\+T\+C\+RL@{P\+T\+C\+RL}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{P\+T\+C\+RL}{PTCRL}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+P\+T\+C\+RL}

0x0178\+: Port Control Register 

Definition at line 147 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a92ed871763abf5e41bb6f897153a0661}\label{structdmaBase_a92ed871763abf5e41bb6f897153a0661}} 
\index{dma\+Base@{dma\+Base}!rsvd1@{rsvd1}}
\index{rsvd1@{rsvd1}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd1}{rsvd1}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd1}

0x0010\+: Reserved 

Definition at line 77 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a00218a961fb28dfaf2afc80ff3e72164}\label{structdmaBase_a00218a961fb28dfaf2afc80ff3e72164}} 
\index{dma\+Base@{dma\+Base}!rsvd10@{rsvd10}}
\index{rsvd10@{rsvd10}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd10}{rsvd10}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd10\mbox{[}8\+U\mbox{]}}

0x0074 -\/ 0x90\+: Reserved 

Definition at line 95 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4d72a1435ccf3f3a02002579d1ba268b}\label{structdmaBase_a4d72a1435ccf3f3a02002579d1ba268b}} 
\index{dma\+Base@{dma\+Base}!rsvd11@{rsvd11}}
\index{rsvd11@{rsvd11}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd11}{rsvd11}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd11\mbox{[}4\+U\mbox{]}}

0x00\+A4 -\/ 0x\+B0\+: Reserved 

Definition at line 97 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aa6766a1ba808ed30a6576a77367c1414}\label{structdmaBase_aa6766a1ba808ed30a6576a77367c1414}} 
\index{dma\+Base@{dma\+Base}!rsvd12@{rsvd12}}
\index{rsvd12@{rsvd12}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd12}{rsvd12}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd12}

0x00\+B8\+: Reserved 

Definition at line 99 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4ae037a706d344710855fe82abe4d5d8}\label{structdmaBase_a4ae037a706d344710855fe82abe4d5d8}} 
\index{dma\+Base@{dma\+Base}!rsvd13@{rsvd13}}
\index{rsvd13@{rsvd13}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd13}{rsvd13}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd13}

0x00\+C0\+: Reserved 

Definition at line 101 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a26c85a32d852d496746506b0168a913f}\label{structdmaBase_a26c85a32d852d496746506b0168a913f}} 
\index{dma\+Base@{dma\+Base}!rsvd14@{rsvd14}}
\index{rsvd14@{rsvd14}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd14}{rsvd14}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd14}

0x00\+C8\+: Reserved 

Definition at line 103 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_abdf230e93acb201a3d8c10550e833fba}\label{structdmaBase_abdf230e93acb201a3d8c10550e833fba}} 
\index{dma\+Base@{dma\+Base}!rsvd15@{rsvd15}}
\index{rsvd15@{rsvd15}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd15}{rsvd15}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd15}

0x00\+D0\+: Reserved 

Definition at line 105 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4482dc09b387c6d1cf03777adeb81277}\label{structdmaBase_a4482dc09b387c6d1cf03777adeb81277}} 
\index{dma\+Base@{dma\+Base}!rsvd16@{rsvd16}}
\index{rsvd16@{rsvd16}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd16}{rsvd16}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd16}

0x00\+D8\+: Reserved 

Definition at line 107 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ae76dfa76af1ce767d6ac8f7cbfc58bcc}\label{structdmaBase_ae76dfa76af1ce767d6ac8f7cbfc58bcc}} 
\index{dma\+Base@{dma\+Base}!rsvd17@{rsvd17}}
\index{rsvd17@{rsvd17}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd17}{rsvd17}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd17}

0x00\+E0\+: Reserved 

Definition at line 109 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a0e5f84ff28e9b0c94238ef94b8548931}\label{structdmaBase_a0e5f84ff28e9b0c94238ef94b8548931}} 
\index{dma\+Base@{dma\+Base}!rsvd18@{rsvd18}}
\index{rsvd18@{rsvd18}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd18}{rsvd18}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd18}

0x00\+E8\+: Reserved 

Definition at line 111 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a576e7c8d85f058420e3196fb330d0570}\label{structdmaBase_a576e7c8d85f058420e3196fb330d0570}} 
\index{dma\+Base@{dma\+Base}!rsvd19@{rsvd19}}
\index{rsvd19@{rsvd19}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd19}{rsvd19}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd19}

0x00\+F0\+: Reserved 

Definition at line 113 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a8226f5c62641386056dfb058f397108a}\label{structdmaBase_a8226f5c62641386056dfb058f397108a}} 
\index{dma\+Base@{dma\+Base}!rsvd2@{rsvd2}}
\index{rsvd2@{rsvd2}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd2}{rsvd2}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd2}

0x0018\+: Reserved 

Definition at line 79 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a9e2ca758193a091e78c9a0f21ef2e5a9}\label{structdmaBase_a9e2ca758193a091e78c9a0f21ef2e5a9}} 
\index{dma\+Base@{dma\+Base}!rsvd20@{rsvd20}}
\index{rsvd20@{rsvd20}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd20}{rsvd20}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd20}

0x00\+F8\+: Reserved 

Definition at line 115 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4f8a53a8870c790e8fbab2c256ecdece}\label{structdmaBase_a4f8a53a8870c790e8fbab2c256ecdece}} 
\index{dma\+Base@{dma\+Base}!rsvd21@{rsvd21}}
\index{rsvd21@{rsvd21}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd21}{rsvd21}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd21}

0x0100\+: Reserved 

Definition at line 117 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aa6144648bb771618de3f7c1ae2fc96a8}\label{structdmaBase_aa6144648bb771618de3f7c1ae2fc96a8}} 
\index{dma\+Base@{dma\+Base}!rsvd22@{rsvd22}}
\index{rsvd22@{rsvd22}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd22}{rsvd22}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd22}

0x0108\+: Reserved 

Definition at line 119 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a1785a813fbc27812881a38c7fb2a19ce}\label{structdmaBase_a1785a813fbc27812881a38c7fb2a19ce}} 
\index{dma\+Base@{dma\+Base}!rsvd23@{rsvd23}}
\index{rsvd23@{rsvd23}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd23}{rsvd23}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd23}

0x0110\+: Reserved 

Definition at line 121 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ae4d738a44723feb837a0f8823e6ab98d}\label{structdmaBase_ae4d738a44723feb837a0f8823e6ab98d}} 
\index{dma\+Base@{dma\+Base}!rsvd24@{rsvd24}}
\index{rsvd24@{rsvd24}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd24}{rsvd24}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd24}

0x0118\+: Reserved 

Definition at line 123 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a5bd3d236c94b8e9155155a7d0f9f17e9}\label{structdmaBase_a5bd3d236c94b8e9155155a7d0f9f17e9}} 
\index{dma\+Base@{dma\+Base}!rsvd25@{rsvd25}}
\index{rsvd25@{rsvd25}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd25}{rsvd25}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd25}

0x0120\+: Reserved 

Definition at line 125 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a72e9bac240af4837aae655752f3e5f01}\label{structdmaBase_a72e9bac240af4837aae655752f3e5f01}} 
\index{dma\+Base@{dma\+Base}!rsvd26@{rsvd26}}
\index{rsvd26@{rsvd26}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd26}{rsvd26}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd26}

0x0128\+: Reserved 

Definition at line 127 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a851125fc6afea033e49ae94a18edf4d6}\label{structdmaBase_a851125fc6afea033e49ae94a18edf4d6}} 
\index{dma\+Base@{dma\+Base}!rsvd27@{rsvd27}}
\index{rsvd27@{rsvd27}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd27}{rsvd27}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd27}

0x0130\+: Reserved 

Definition at line 129 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a4650810426ecb23d0c35599c036b83b7}\label{structdmaBase_a4650810426ecb23d0c35599c036b83b7}} 
\index{dma\+Base@{dma\+Base}!rsvd28@{rsvd28}}
\index{rsvd28@{rsvd28}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd28}{rsvd28}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd28}

0x0138\+: Reserved 

Definition at line 131 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a75adbc29024d96f93579ae2426c292ea}\label{structdmaBase_a75adbc29024d96f93579ae2426c292ea}} 
\index{dma\+Base@{dma\+Base}!rsvd29@{rsvd29}}
\index{rsvd29@{rsvd29}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd29}{rsvd29}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd29}

0x0140\+: Reserved 

Definition at line 133 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_acaf5fca5868db723b05d92787d204de4}\label{structdmaBase_acaf5fca5868db723b05d92787d204de4}} 
\index{dma\+Base@{dma\+Base}!rsvd3@{rsvd3}}
\index{rsvd3@{rsvd3}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd3}{rsvd3}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd3}

0x0020\+: Reserved 

Definition at line 81 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_af8aa32c06c2047804800fad28ed3b9bb}\label{structdmaBase_af8aa32c06c2047804800fad28ed3b9bb}} 
\index{dma\+Base@{dma\+Base}!rsvd30@{rsvd30}}
\index{rsvd30@{rsvd30}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd30}{rsvd30}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd30}

0x0148\+: Reserved 

Definition at line 135 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a9d5f84df9ad61c3a786aad4856aaf0e7}\label{structdmaBase_a9d5f84df9ad61c3a786aad4856aaf0e7}} 
\index{dma\+Base@{dma\+Base}!rsvd31@{rsvd31}}
\index{rsvd31@{rsvd31}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd31}{rsvd31}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd31}

0x0174\+: Reserved 

Definition at line 146 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a16ac26ca8dcbf80601d70f8e1ae758a6}\label{structdmaBase_a16ac26ca8dcbf80601d70f8e1ae758a6}} 
\index{dma\+Base@{dma\+Base}!rsvd32@{rsvd32}}
\index{rsvd32@{rsvd32}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd32}{rsvd32}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd32}

0x01\+A4\+: Reserved 

Definition at line 158 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a3c3cee1790a17eb51175ed8f39865e98}\label{structdmaBase_a3c3cee1790a17eb51175ed8f39865e98}} 
\index{dma\+Base@{dma\+Base}!rsvd4@{rsvd4}}
\index{rsvd4@{rsvd4}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd4}{rsvd4}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd4}

0x0028\+: Reserved 

Definition at line 83 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a87b68adeeb0bcbe8f2c95a7fb57ae053}\label{structdmaBase_a87b68adeeb0bcbe8f2c95a7fb57ae053}} 
\index{dma\+Base@{dma\+Base}!rsvd5@{rsvd5}}
\index{rsvd5@{rsvd5}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd5}{rsvd5}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd5}

0x0030\+: Reserved 

Definition at line 85 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a045387b1c26927424477521f46cd7890}\label{structdmaBase_a045387b1c26927424477521f46cd7890}} 
\index{dma\+Base@{dma\+Base}!rsvd6@{rsvd6}}
\index{rsvd6@{rsvd6}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd6}{rsvd6}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd6}

0x0038\+: Reserved 

Definition at line 87 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ab63a59f22a984938dcfd5204eab368de}\label{structdmaBase_ab63a59f22a984938dcfd5204eab368de}} 
\index{dma\+Base@{dma\+Base}!rsvd7@{rsvd7}}
\index{rsvd7@{rsvd7}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd7}{rsvd7}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd7}

0x0040\+: Reserved 

Definition at line 89 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6c1686dbc9c9a922ccb0303b8a0e087e}\label{structdmaBase_a6c1686dbc9c9a922ccb0303b8a0e087e}} 
\index{dma\+Base@{dma\+Base}!rsvd8@{rsvd8}}
\index{rsvd8@{rsvd8}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd8}{rsvd8}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd8}

0x0048\+: Reserved 

Definition at line 91 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a021fe4d9fb4a60d4a501fd3fbb174187}\label{structdmaBase_a021fe4d9fb4a60d4a501fd3fbb174187}} 
\index{dma\+Base@{dma\+Base}!rsvd9@{rsvd9}}
\index{rsvd9@{rsvd9}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{rsvd9}{rsvd9}}
{\footnotesize\ttfamily uint32 dma\+Base\+::rsvd9}

0x0050\+: Reserved 

Definition at line 93 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a9d0d4c827dca09570aff846faf4817a9}\label{structdmaBase_a9d0d4c827dca09570aff846faf4817a9}} 
\index{dma\+Base@{dma\+Base}!R\+T\+C\+T\+RL@{R\+T\+C\+T\+RL}}
\index{R\+T\+C\+T\+RL@{R\+T\+C\+T\+RL}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{R\+T\+C\+T\+RL}{RTCTRL}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+R\+T\+C\+T\+RL}

0x017C\+: R\+AM Test Control Register 

Definition at line 148 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_ad04d7281f2cc05846088622762ed23bd}\label{structdmaBase_ad04d7281f2cc05846088622762ed23bd}} 
\index{dma\+Base@{dma\+Base}!S\+T\+A\+R\+T\+A\+DD@{S\+T\+A\+R\+T\+A\+DD}}
\index{S\+T\+A\+R\+T\+A\+DD@{S\+T\+A\+R\+T\+A\+DD}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{S\+T\+A\+R\+T\+A\+DD}{STARTADD}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+S\+T\+A\+R\+T\+A\+DD}

0x01\+B8, 0x01\+C0, 0x01\+C8, 0x1\+D0\+: D\+MA Memory Protection Region Start Address Register 

Definition at line 165 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_adb2be1c8668fa06676ea38d8e9fda7db}\label{structdmaBase_adb2be1c8668fa06676ea38d8e9fda7db}} 
\index{dma\+Base@{dma\+Base}!S\+W\+C\+H\+E\+N\+AR@{S\+W\+C\+H\+E\+N\+AR}}
\index{S\+W\+C\+H\+E\+N\+AR@{S\+W\+C\+H\+E\+N\+AR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{S\+W\+C\+H\+E\+N\+AR}{SWCHENAR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+S\+W\+C\+H\+E\+N\+AR}

0x002C\+: SW Channel Enable Reset 

Definition at line 84 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_aa930ff1a2548fb70d8745c624b6bc1c0}\label{structdmaBase_aa930ff1a2548fb70d8745c624b6bc1c0}} 
\index{dma\+Base@{dma\+Base}!S\+W\+C\+H\+E\+N\+AS@{S\+W\+C\+H\+E\+N\+AS}}
\index{S\+W\+C\+H\+E\+N\+AS@{S\+W\+C\+H\+E\+N\+AS}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{S\+W\+C\+H\+E\+N\+AS}{SWCHENAS}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+S\+W\+C\+H\+E\+N\+AS}

0x0024\+: SW Channel Enable Set 

Definition at line 82 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a5f8c7cfdf49c28abc840fa9f93a82462}\label{structdmaBase_a5f8c7cfdf49c28abc840fa9f93a82462}} 
\index{dma\+Base@{dma\+Base}!W\+MR@{W\+MR}}
\index{W\+MR@{W\+MR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{W\+MR}{WMR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+W\+MR}

0x0188\+: Watch Mask Register 

Definition at line 151 of file reg\+\_\+dma.\+h.

\mbox{\Hypertarget{structdmaBase_a6794590df81c6e66215eefbf20bac984}\label{structdmaBase_a6794590df81c6e66215eefbf20bac984}} 
\index{dma\+Base@{dma\+Base}!W\+PR@{W\+PR}}
\index{W\+PR@{W\+PR}!dma\+Base@{dma\+Base}}
\subsubsection{\texorpdfstring{W\+PR}{WPR}}
{\footnotesize\ttfamily uint32 dma\+Base\+::\+W\+PR}

0x0184\+: Watch Point Register 

Definition at line 150 of file reg\+\_\+dma.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__dma_8h}{reg\+\_\+dma.\+h}}\end{DoxyCompactItemize}
