Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu May 05 22:54:04 2016
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0207A/fir_00251_proc_isc0207A_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0207A
| Device       : xc7k160t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0207A                               |                                                                         (top) |      79486 |      68563 |    6968 | 3955 | 135956 |    160 |     41 |          114 |
|   (fir_00251_proc_isc0207A)                           |                                                                         (top) |         17 |         17 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                                            fir_00251_proc_acq |      71846 |      61498 |    6400 | 3948 | 123433 |    155 |     41 |           96 |
|     AEC_GEN                                           |                                                                           AEC |        318 |        318 |       0 |    0 |   1861 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         37 |         37 |       0 |    0 |    403 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         33 |         33 |       0 |    0 |    143 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_480 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_481 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_483 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                            |                                        double_sync_vector__parameterized0_482 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                            |                                        double_sync_vector__parameterized0_484 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                            |                                        double_sync_vector__parameterized0_485 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                            |                                        double_sync_vector__parameterized0_477 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                            |                                        double_sync_vector__parameterized0_478 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_479 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                         double_sync_vector__parameterized6_51 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                         double_sync_vector__parameterized2_52 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                         double_sync_vector__parameterized6_53 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                         double_sync_vector__parameterized0_54 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                                   double_sync__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                        double_sync_vector__parameterized10_55 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                         double_sync_vector__parameterized6_56 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                         double_sync_vector__parameterized6_57 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                         double_sync_vector__parameterized2_58 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                         double_sync_vector__parameterized2_59 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                                double_sync__parameterized0_60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    265 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         73 |         73 |       0 |    0 |    263 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                    sync_reset |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |         10 |         10 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                                sync_resetn_61 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      31240 |      27273 |    2848 | 1119 |  34368 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      31240 |      27273 |    2848 | 1119 |  34368 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        702 |        702 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      30581 |      26614 |    2848 | 1119 |  34368 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3269 |       2973 |     120 |  176 |   7348 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14878 |      12366 |    1916 |  596 |  15007 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7533 |       6480 |     796 |  257 |   7600 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_1 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1181 |       1181 |       0 |    0 |    427 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        387 |        370 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        262 |        262 |       0 |    0 |    233 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_2 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_3 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_4 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_5 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_6 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_7 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        113 |        113 |       0 |    0 |    219 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     35 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        345 |        345 |       0 |    0 |    438 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       2160 |       2160 |       0 |    0 |   3298 |      4 |      0 |           16 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |    978 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    362 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_539 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_540 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_521 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_522 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_524 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_526 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_529 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_530 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_531 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_532 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_533 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_534 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_535 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_536 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_537 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_538 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_523 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_525 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_527 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_528 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        948 |        948 |       0 |    0 |    658 |      0 |      0 |           16 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        852 |        852 |       0 |    0 |    654 |      0 |      0 |           16 |
|         WL_sync                                       |                                               double_sync__parameterized0_520 |         79 |         79 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                               sync_resetn_519 |         18 |         18 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_518 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |        202 |        202 |       0 |    0 |    198 |      0 |      0 |            0 |
|       U13                                             |                                                              axis32_pixel_cnt |        194 |        194 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U13)                                         |                                                              axis32_pixel_cnt |        159 |        159 |       0 |    0 |     97 |      0 |      0 |            0 |
|         reset                                         |                                                               sync_resetn_517 |         35 |         35 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_127 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_126 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_507 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_510 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_510 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_513 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_511 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_511 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_512 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_508 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_508 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_515 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_509 |         83 |         83 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_509 |         81 |         81 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_514 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_506 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_506 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_516 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_129 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                axis16_merge_axis32__xdcDup__1 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U21)                                         |                                                axis16_merge_axis32__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_123 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_123 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_128 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                           fpa_trig_controller |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_499 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_499 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_502 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_500 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_500 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_501 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_497 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_497 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_504 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_498 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_498 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_503 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_496 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_496 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_505 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_488 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_490 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_490 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_493 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_489 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_489 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_494 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_491 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_491 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_492 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_487 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_487 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_495 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         (U8)                                          |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_486 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        405 |        405 |       0 |    0 |    624 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         13 |         13 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         54 |         54 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                                double_sync__parameterized0_93 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     56 |      0 |      0 |            0 |
|       U4                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U4)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        110 |        110 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U7                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U7)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1470 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1471 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         33 |         33 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          7 |          7 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                                sync_resetn_84 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                                double_sync__parameterized0_85 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                                double_sync__parameterized0_87 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                                double_sync__parameterized0_89 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                         double_sync_vector__parameterized0_86 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                         double_sync_vector__parameterized0_88 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                         double_sync_vector__parameterized4_90 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                 gh_stretch__parameterized0_91 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                 gh_stretch__parameterized0_92 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      27676 |      22167 |    2836 | 2673 |  65199 |     81 |     13 |           73 |
|       CONFIG                                          |                                                                  calib_config |        162 |        162 |       0 |    0 |   2550 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        151 |        151 |       0 |    0 |   2536 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_250 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_252 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        620 |        620 |       0 |    0 |   1277 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        509 |        509 |       0 |    0 |   1275 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_272 |        111 |        111 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_271 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |       1191 |        825 |     192 |  174 |   2853 |      1 |      1 |            6 |
|         U1                                            |                                                     fp32_axis_mult__xdcDup__1 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U1)                                        |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__1 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_248 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U2                                            |                                                     fp32_axis_mult__xdcDup__2 |        199 |        150 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U2)                                        |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1763 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                     fp32_axis_mult__xdcDup__3 |        197 |        148 |       0 |   49 |    559 |      0 |      0 |            2 |
|           (U3)                                        |                                                     fp32_axis_mult__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1768 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                                t_axi4_stream32_sfifo_d64_HD20 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_244 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_244 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_247 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized2__xdcDup__1 |        101 |         77 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_245 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD1981 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                            |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U12                                             |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         (U12)                                         |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1616 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1617 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        235 |        209 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1620 |        235 |        209 |       0 |   26 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1621 |        235 |        209 |       0 |   26 |    429 |      0 |      0 |            0 |
|       U15                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         34 |         34 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U15)                                         |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         24 |         24 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U16                                             |                                   param_fifo_block__parameterized2__xdcDup__2 |        101 |         77 |      24 |    0 |    258 |      1 |      1 |            0 |
|         U1                                            |                                                          native_to_axis32_269 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_269 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_270 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1333 |         47 |         47 |       0 |    0 |    114 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD1997 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD1998 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_268 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        125 |        125 |       0 |    0 |    202 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        119 |        119 |       0 |    0 |    200 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_266 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       4180 |       3347 |     336 |  497 |   9789 |      7 |      2 |           14 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U10)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD353 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U11                                           |                                   param_fifo_block__parameterized0__xdcDup__2 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_242 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2013 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U12                                           |                                   param_fifo_block__parameterized0__xdcDup__3 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_240 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2029 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U13                                           |                                   param_fifo_block__parameterized2__xdcDup__3 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_238 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2045 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                           |                                                      fp32_axis_add__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U14)                                       |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1624 |        181 |        154 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        234 |        207 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1628 |        233 |        206 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                                      fp32_axis_add__xdcDup__2 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U18)                                       |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1864 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U19                                           |                                                     fp32_axis_mult__xdcDup__4 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1773 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U2                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U2)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD374 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U22                                           |                                                     fp32_axis_mult__xdcDup__5 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1778 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U24                                           |                                                     fp32_axis_mult__xdcDup__6 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1783 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U25                                           |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        184 |        158 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U25)                                       |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1632 |        182 |        156 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__1 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                                                     fp32_axis_mult__xdcDup__7 |        199 |        151 |       0 |   48 |    563 |      0 |      0 |            2 |
|           (U4)                                        |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1788 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U5                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U5)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD395 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized0__xdcDup__4 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_236 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2061 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                            |                                   param_fifo_block__parameterized2__xdcDup__4 |        101 |         77 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_234 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2077 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U8                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U8)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD416 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U9                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD437 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_288 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__1 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__1 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        254 |        245 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_287 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_276 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_276 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_283 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_277 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_277 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_282 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_278 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_278 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_281 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_279 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_279 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_280 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_274 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_274 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_286 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_275 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_275 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_285 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_284 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_541 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1699 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1700 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         46 |         46 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         44 |         44 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_273 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__2 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__2 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1581 |        255 |        246 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       8967 |       7077 |     932 |  958 |  20304 |     32 |      2 |           28 |
|         POW2_B_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__5 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_228 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2093 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         POW2_M_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__6 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_230 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2109 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         RANGE_OFF                                     |                                   param_fifo_block__parameterized2__xdcDup__5 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_226 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2125 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1538 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                                                     fp32_axis_mult__xdcDup__8 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1793 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U11                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U11)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD458 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U12                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U12)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD479 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U13                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U13)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD500 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__7 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_224 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2141 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3948 |       3086 |     524 |  338 |   8682 |     22 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        163 |        127 |      36 |    0 |    375 |     14 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3785 |       2959 |     488 |  338 |   8307 |      8 |      0 |           10 |
|         U16                                           |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1714 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1648 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1652 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                      fp32_axis_add__xdcDup__4 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1872 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U23                                           |                                                    fp32_axis_mult__xdcDup__11 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1808 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U26                                           |                                                    fp32_axis_mult__xdcDup__12 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1813 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U27                                           |                                                    fp32_axis_mult__xdcDup__13 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1818 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__2 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD1934 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD689 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1717 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__5 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1550 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                      fp32_axis_add__xdcDup__5 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U7)                                        |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1876 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U8                                            |                                                    fp32_axis_mult__xdcDup__14 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U8)                                        |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1823 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U9                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD710 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD731 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         data_fifo                                     |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         55 |         55 |       0 |    0 |     64 |      3 |      0 |            0 |
|           (data_fifo)                                 |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1656 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                   param_fifo_block__parameterized0__xdcDup__8 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_232 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2157 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         range_fixtofp32                               |                                               axis_fi32tofp32__parameterized8 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1660 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_165 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_165 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_166 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2271 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2272 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         27 |         27 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2292 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2293 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         15 |         15 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          8 |          8 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_293 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                    fp32_axis_mult__xdcDup__15 |        196 |        147 |       0 |   49 |    562 |      0 |      0 |            2 |
|         (U34)                                         |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD1828 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD1829 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_292 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_291 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         56 |         56 |       0 |    0 |     75 |      0 |      1 |            0 |
|         (U37)                                         |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_290 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_289 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       6976 |       5328 |     956 |  692 |  15238 |     39 |      1 |           20 |
|         U1                                            |                                   param_fifo_block__parameterized0__xdcDup__9 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_171 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2173 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U10                                           |                                              param_fifo_block__parameterized2 |        100 |         76 |      24 |    0 |    258 |      1 |      1 |            0 |
|           (U10)                                       |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_197 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2189 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U11                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U11)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD180 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U13                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U13)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD196 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U14                                           |                                  param_fifo_block__parameterized0__xdcDup__10 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_195 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2205 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       4032 |       3170 |     524 |  338 |   8696 |     37 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        226 |        190 |      36 |    0 |    384 |     29 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3806 |       2980 |     488 |  338 |   8312 |      8 |      0 |           10 |
|         U16                                           |                                                    axis32_fanout2__xdcDup__13 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1732 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1676 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                               axis_fi32tofp32__parameterized2 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                               axis_fi32tofp32__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1680 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1316 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1316 |      0 |      0 |            0 |
|         U3                                            |                                                    fp32_axis_mult__xdcDup__18 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1843 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD920 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1735 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__8 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1562 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                    fp32_axis_mult__xdcDup__19 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U7)                                        |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1848 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        339 |        294 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1884 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                                fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1853 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD244 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_267 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        142 |        142 |       0 |    0 |    175 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        106 |        106 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_265 |         36 |         36 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        178 |        178 |       0 |    0 |    543 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_546 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_547 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s11                                         |                                       double_sync_vector__parameterized18_549 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           s12                                         |                                               double_sync__parameterized0_551 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_553 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s3                                          |                                        double_sync_vector__parameterized0_548 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s4                                          |                                        double_sync_vector__parameterized0_550 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s5                                          |                                        double_sync_vector__parameterized0_552 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_542 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s7                                          |                                        double_sync_vector__parameterized0_543 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s8                                          |                                        double_sync_vector__parameterized0_544 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s9                                          |                                        double_sync_vector__parameterized2_545 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                           t_axi4_stream8_fifo__parameterized0 |         57 |         57 |       0 |    0 |     74 |      0 |      1 |            0 |
|           (U39)                                       |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD1906 |         52 |         52 |       0 |    0 |     74 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_258 |         27 |         27 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_258 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_257 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_257 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_263 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_558 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_559 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_561 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_563 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s13                                           |                                        double_sync_vector__parameterized4_565 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                            |                                        double_sync_vector__parameterized0_560 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                            |                                        double_sync_vector__parameterized0_562 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                            |                                        double_sync_vector__parameterized0_564 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_554 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                            |                                        double_sync_vector__parameterized0_555 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                            |                                        double_sync_vector__parameterized0_556 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_557 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                               axis_fp32tofi32__parameterized0 |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                          axis_fp32tofi32round |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                          axis_fp32tofi32round |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1596 |        252 |        243 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|         blk_param_fifo0                               |                                  param_fifo_block__parameterized0__xdcDup__11 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_255 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2221 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U47                                             |                                                          axil32_to_native_164 |         33 |         33 |       0 |    0 |     78 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_254 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |        100 |         28 |      72 |    0 |    151 |      0 |      0 |            0 |
|         (U49)                                         |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD276 |        100 |         28 |      72 |    0 |    151 |      0 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD277 |        100 |         28 |      72 |    0 |    151 |      0 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1560 |       1270 |     156 |  134 |   3743 |      1 |      0 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         92 |         68 |      24 |    0 |    250 |      1 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_169 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized0 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2237 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |        157 |         61 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_167 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__19 |        104 |         32 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2253 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         64 |         28 |      36 |    0 |    143 |      0 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1312 |         62 |         26 |      36 |    0 |    143 |      0 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1566 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                   fp32_axis_divide__xdcDup__3 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U9)                                        |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD1938 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_163 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1738 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1739 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1741 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1742 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD1942 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD1943 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD308 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD309 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        244 |        244 |       0 |    0 |    304 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_294 |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        167 |        167 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        163 |        163 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_296 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         76 |         76 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         67 |         67 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_295 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        290 |        290 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         79 |         79 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         74 |         74 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_94 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        213 |        213 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |         94 |         94 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_95 |        119 |        119 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         65 |         65 |       0 |    0 |    120 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         17 |         17 |       0 |    0 |     45 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                     gh_PWM__parameterized0_82 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                     gh_PWM__parameterized0_83 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        325 |        325 |       0 |    0 |    252 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        144 |        144 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        139 |        139 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_137 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        181 |        181 |       0 |    0 |    120 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        108 |        108 |       0 |    0 |    118 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_138 |         73 |         73 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        549 |        548 |       0 |    1 |    499 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        225 |        224 |       0 |    1 |    220 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         41 |         41 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        240 |        240 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        314 |        314 |       0 |    0 |    252 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        144 |        144 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        139 |        139 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                 sync_reset_64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        170 |        170 |       0 |    0 |    120 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |         97 |         97 |       0 |    0 |    118 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_63 |         73 |         73 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                double_sync__parameterized0_62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1616 |       1308 |     308 |    0 |   3200 |      7 |      0 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |        149 |        149 |       0 |    0 |    336 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |        107 |        107 |       0 |    0 |    270 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_141 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_162 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_161 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_142 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_160 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_159 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_143 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_158 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_157 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_144 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_156 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_155 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_145 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_154 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_153 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_146 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_152 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_151 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_147 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_150 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_149 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_148 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                              t_axi4_stream32_fifo__parameterized13__xdcDup__2 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U19)                                         |                              t_axi4_stream32_fifo__parameterized13__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                             t_axi4_stream32_sfifo_d2048_HD964 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD965 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                             t_axi4_stream32_sfifo_d2048_HD993 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD994 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U20                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        157 |        107 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U20)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U22                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        161 |        111 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U22)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |         12 |         12 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2318 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2319 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U24                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        154 |        104 |      50 |    0 |    367 |      0 |      0 |            0 |
|         (U24)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2375 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2376 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U3                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |        156 |        106 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U3)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2432 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2433 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        351 |        343 |       8 |    0 |    322 |      0 |      0 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        272 |        272 |       0 |    0 |    266 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_140 |         48 |         48 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         75 |         75 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         74 |         74 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_139 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        158 |        108 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U6)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2489 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2490 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U7                                              |                                          t_axi4_lite32_w_fifo__parameterized0 |        152 |        102 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U7)                                          |                                          t_axi4_lite32_w_fifo__parameterized0 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2546 |        148 |         98 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2547 |        148 |         98 |      50 |    0 |    367 |      0 |      0 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        173 |        173 |       0 |    0 |    406 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         15 |         15 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         13 |         13 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_107 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_108 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        609 |        608 |       0 |    1 |    810 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                              ad7478_driver_v2__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                              ad7478_driver_v2__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_79 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_78 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_76 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_75 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_80 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         93 |         92 |       0 |    1 |    164 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         86 |         85 |       0 |    1 |    162 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_81 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_74 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                 sync_reset_73 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_72 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_71 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_70 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        256 |        256 |       0 |    0 |    221 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        234 |        234 |       0 |    0 |    219 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_69 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_68 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                double_sync__parameterized0_67 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_65 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4614 |       4052 |     408 |  154 |   9618 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD2963 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2964 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD2849 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2850 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2803 |       2651 |       0 |  152 |   5028 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |         68 |         68 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          8 |          8 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_104 |         46 |         46 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_102 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_101 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        901 |        851 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        901 |        851 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                                double_sync__parameterized0_97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                double_sync__parameterized0_98 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                double_sync__parameterized0_99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_100 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3019 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3020 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD2905 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2906 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        489 |        489 |       0 |    0 |    720 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        107 |        107 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         97 |         97 |       0 |    0 |     52 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_135 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_134 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        116 |        116 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        110 |        110 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_131 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        289 |        289 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        285 |        285 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_130 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         33 |         33 |       0 |    0 |     77 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                                sync_resetn_96 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                                      trig_gen |        821 |        821 |       0 |    0 |   1236 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        312 |        312 |       0 |    0 |    508 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        270 |        270 |       0 |    0 |    506 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_121 |         42 |         42 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        293 |        293 |       0 |    0 |    330 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        250 |        250 |       0 |    0 |    259 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        205 |        205 |       0 |    0 |    257 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_120 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_119 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        152 |        152 |       0 |    0 |    263 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        148 |        148 |       0 |    0 |    255 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_116 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_117 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E3                                          |                                                                   gh_edge_det |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_113 |         64 |         64 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_114 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_115 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                          trig_conditioner_110 |        102 |        102 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U5)                                          |                                                          trig_conditioner_110 |         65 |         65 |       0 |    0 |     79 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_111 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         44 |         44 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         40 |         40 |       0 |    0 |     50 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_122 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                axis16_merge_axis32__xdcDup__2 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD2605 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD2605 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2606 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2606 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2607 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                           axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD2608 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD2608 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2609 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2609 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2610 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     pix_cnt                                           |                                                                axis_pixel_cnt |          4 |          4 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (pix_cnt)                                       |                                                                axis_pixel_cnt |          2 |          2 |       0 |    0 |     32 |      0 |      0 |            0 |
|       reset                                           |                                                               sync_resetn_475 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|   U1                                                  |                                                         adc_data_deserializer |        780 |        780 |       0 |    0 |   1072 |      4 |      0 |            0 |
|     (U1)                                              |                                                         adc_data_deserializer |         45 |         45 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                               |                                              adc_receiver_1ch__parameterized0 |        147 |        147 |       0 |    0 |    129 |      0 |      0 |            0 |
|       (CH0)                                           |                                              adc_receiver_1ch__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                            idelay_wrapper__parameterized0_472 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                           reset_extension__parameterized0_460 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                   adc_iserdes_wrapper_rtl_462 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                           reset_extension__parameterized2_464 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U15                                             |                                    test_pattern_validator__parameterized0_466 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U15)                                         |                                    test_pattern_validator__parameterized0_466 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_474 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                   adc_iserdes_wrapper_rtl_461 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                   adc_iserdes_wrapper_rtl_463 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                   adc_iserdes_wrapper_rtl_465 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                   adc_iserdes_wrapper_rtl_469 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                         delay_calibration_471 |        124 |        124 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                                         delay_calibration_471 |         79 |         79 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_473 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                            adc_rcv_clk_7x__parameterized0_470 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                            idelay_wrapper__parameterized2_458 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                            idelay_wrapper__parameterized2_468 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                            idelay_wrapper__parameterized2_459 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                            idelay_wrapper__parameterized2_467 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0_sync                                          |                                                      adc_data_sync__xdcDup__1 |         30 |         30 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH0_sync)                                      |                                                      adc_data_sync__xdcDup__1 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                                  afifo_w57d16 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                              afifo_w57d16fifo_generator_v11_0__parameterized0 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                        afifo_w57d16fifo_generator_v11_0_synth |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                               double_sync_420 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH0_test                                          |                                    test_pattern_validator__parameterized0_405 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH0_test)                                      |                                    test_pattern_validator__parameterized0_405 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                sync_reset_409 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1                                               |                                              adc_receiver_1ch__parameterized2 |        147 |        147 |       0 |    0 |    129 |      0 |      0 |            0 |
|       (CH1)                                           |                                              adc_receiver_1ch__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                            idelay_wrapper__parameterized0_453 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                           reset_extension__parameterized0_441 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                   adc_iserdes_wrapper_rtl_443 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                           reset_extension__parameterized2_445 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U15                                             |                                    test_pattern_validator__parameterized0_447 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U15)                                         |                                    test_pattern_validator__parameterized0_447 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_455 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                   adc_iserdes_wrapper_rtl_442 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                   adc_iserdes_wrapper_rtl_444 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                   adc_iserdes_wrapper_rtl_446 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                   adc_iserdes_wrapper_rtl_450 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                         delay_calibration_452 |        125 |        125 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                                         delay_calibration_452 |         80 |         80 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_454 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                            adc_rcv_clk_7x__parameterized0_451 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                            idelay_wrapper__parameterized2_439 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                            idelay_wrapper__parameterized2_449 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                            idelay_wrapper__parameterized2_440 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                            idelay_wrapper__parameterized2_448 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1_sync                                          |                                                      adc_data_sync__xdcDup__2 |         30 |         30 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH1_sync)                                      |                                                      adc_data_sync__xdcDup__2 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                           afifo_w57d16_HD3078 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                       afifo_w57d16fifo_generator_v11_0__parameterized0_HD3079 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                 afifo_w57d16fifo_generator_v11_0_synth_HD3080 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                               double_sync_456 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1_test                                          |                                    test_pattern_validator__parameterized0_403 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH1_test)                                      |                                    test_pattern_validator__parameterized0_403 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                sync_reset_421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH2                                               |                                          adc_receiver_1ch__parameterized2_402 |        148 |        148 |       0 |    0 |    129 |      0 |      0 |            0 |
|       (CH2)                                           |                                          adc_receiver_1ch__parameterized2_402 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                            idelay_wrapper__parameterized0_436 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                           reset_extension__parameterized0_424 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                   adc_iserdes_wrapper_rtl_426 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                           reset_extension__parameterized2_428 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U15                                             |                                    test_pattern_validator__parameterized0_430 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U15)                                         |                                    test_pattern_validator__parameterized0_430 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                   adc_iserdes_wrapper_rtl_425 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                   adc_iserdes_wrapper_rtl_427 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                   adc_iserdes_wrapper_rtl_429 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                   adc_iserdes_wrapper_rtl_433 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                         delay_calibration_435 |        125 |        125 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                                         delay_calibration_435 |         80 |         80 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_437 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                            adc_rcv_clk_7x__parameterized0_434 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                            idelay_wrapper__parameterized2_422 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                            idelay_wrapper__parameterized2_432 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                            idelay_wrapper__parameterized2_423 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                            idelay_wrapper__parameterized2_431 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH2_sync                                          |                                                      adc_data_sync__xdcDup__3 |         30 |         30 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH2_sync)                                      |                                                      adc_data_sync__xdcDup__3 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                           afifo_w57d16_HD3103 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                       afifo_w57d16fifo_generator_v11_0__parameterized0_HD3104 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                 afifo_w57d16fifo_generator_v11_0_synth_HD3105 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                                   double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH2_test                                          |                                        test_pattern_validator__parameterized0 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH2_test)                                      |                                        test_pattern_validator__parameterized0 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                sync_reset_457 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH3                                               |                                          adc_receiver_1ch__parameterized0_404 |        145 |        145 |       0 |    0 |    129 |      0 |      0 |            0 |
|       (CH3)                                           |                                          adc_receiver_1ch__parameterized0_404 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                               reset_extension__parameterized0 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                   adc_iserdes_wrapper_rtl_411 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                               reset_extension__parameterized2 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U15                                             |                                    test_pattern_validator__parameterized0_414 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U15)                                         |                                    test_pattern_validator__parameterized0_414 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                       adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                   adc_iserdes_wrapper_rtl_412 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                   adc_iserdes_wrapper_rtl_413 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                   adc_iserdes_wrapper_rtl_417 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                             delay_calibration |        123 |        123 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                                             delay_calibration |         78 |         78 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_418 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                                adc_rcv_clk_7x__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                                idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                            idelay_wrapper__parameterized2_416 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                            idelay_wrapper__parameterized2_410 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                            idelay_wrapper__parameterized2_415 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH3_sync                                          |                                                                 adc_data_sync |         30 |         30 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH3_sync)                                      |                                                                 adc_data_sync |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                           afifo_w57d16_HD3128 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                       afifo_w57d16fifo_generator_v11_0__parameterized0_HD3129 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                 afifo_w57d16fifo_generator_v11_0_synth_HD3130 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                               double_sync_408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH3_test                                          |                                    test_pattern_validator__parameterized0_406 |          8 |          8 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH3_test)                                      |                                    test_pattern_validator__parameterized0_406 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                sync_reset_407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|   U3                                                  |                                                                 isc0207A_intf |       7001 |       6426 |     568 |    7 |  11451 |      1 |      0 |           18 |
|     (U3)                                              |                                                                 isc0207A_intf |          3 |          3 |       0 |    0 |     74 |      0 |      0 |            0 |
|     U1                                                |                                                       fpa_trig_controller_297 |        180 |        180 |       0 |    0 |     93 |      0 |      0 |            0 |
|       (U1)                                            |                                                       fpa_trig_controller_297 |        174 |        174 |       0 |    0 |     91 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_401 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                            isc0207A_digio_map |         36 |         36 |       0 |    0 |     42 |      0 |      0 |            0 |
|       (U19)                                           |                                                            isc0207A_digio_map |         35 |         35 |       0 |    0 |     40 |      0 |      0 |            0 |
|       U0                                              |                                                                sync_reset_373 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                                            fpa_intf_sequencer |         26 |         26 |       0 |    0 |     27 |      0 |      0 |            0 |
|       (U2)                                            |                                                            fpa_intf_sequencer |         20 |         20 |       0 |    0 |     25 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_383 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                                 afpa_services |       1501 |       1496 |       4 |    1 |   1943 |      0 |      0 |            2 |
|       U1                                              |                                                                 spi_mux_ctler |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                          |                                                                 spi_mux_ctler |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_400 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                 quad_adc_ctrl__parameterized0 |         96 |         96 |       0 |    0 |    621 |      0 |      0 |            0 |
|         (U2)                                          |                                                 quad_adc_ctrl__parameterized0 |         11 |         11 |       0 |    0 |     42 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_398 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                        |                                                        spi_rx__parameterized0 |         35 |         35 |       0 |    0 |     36 |      0 |      0 |            0 |
|         spi_out                                       |                                                        spi_tx__parameterized0 |         43 |         43 |       0 |    0 |    539 |      0 |      0 |            0 |
|         sync_ptren                                    |                                               double_sync__parameterized0_399 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           adc_brd_switch_ctrl |        169 |        165 |       4 |    0 |    165 |      0 |      0 |            0 |
|         (U3)                                          |                                                           adc_brd_switch_ctrl |         39 |         39 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_396 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               Clk_Divider__parameterized2_395 |         20 |         20 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         97 |         93 |       4 |    0 |     98 |      0 |      0 |            0 |
|           (U3)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         47 |         47 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_397 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                             fwft_sfifo_w3_d16 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|       U4                                              |                                                           monitoring_adc_ctrl |        501 |        500 |       0 |    1 |    331 |      0 |      0 |            2 |
|         (U4)                                          |                                                           monitoring_adc_ctrl |        262 |        262 |       0 |    0 |    101 |      0 |      0 |            2 |
|         U1                                            |                                                                sync_reset_392 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                             signal_filter_393 |         13 |         13 |       0 |    0 |     74 |      0 |      0 |            0 |
|         U2                                            |                                                                ads1118_driver |        162 |        161 |       0 |    1 |    121 |      0 |      0 |            0 |
|           (U2)                                        |                                                                ads1118_driver |        112 |        111 |       0 |    1 |    119 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_394 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                           |                                                   Clk_Divider__parameterized2 |         19 |         19 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                           |                                                   Clk_Divider__parameterized4 |         32 |         32 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                              |                                                             adc_brd_id_reader |        259 |        259 |       0 |    0 |    227 |      0 |      0 |            0 |
|         (U5)                                          |                                                             adc_brd_id_reader |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_389 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                             signal_filter_388 |         13 |         13 |       0 |    0 |     74 |      0 |      0 |            0 |
|         U2                                            |                                                             brd_id_reader_387 |        245 |        245 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U2)                                        |                                                             brd_id_reader_387 |        179 |        179 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_391 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                               Clk_Divider__parameterized6_390 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                              |                                                            flex_brd_id_reader |        280 |        280 |       0 |    0 |    365 |      0 |      0 |            0 |
|         (U6)                                          |                                                            flex_brd_id_reader |          1 |          1 |       0 |    0 |     27 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_385 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                                 signal_filter |         13 |         13 |       0 |    0 |     73 |      0 |      0 |            0 |
|         U2                                            |                                                                 brd_id_reader |        265 |        265 |       0 |    0 |    263 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 brd_id_reader |        201 |        201 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_386 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                   Clk_Divider__parameterized6 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                              |                                               reset_extension__parameterized4 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                              |                                                            afpa_services_ctrl |        170 |        170 |       0 |    0 |    172 |      0 |      0 |            0 |
|         (U8)                                          |                                                            afpa_services_ctrl |        143 |        143 |       0 |    0 |    170 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_384 |         27 |         27 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                               |                                                             isc0207A_clks_gen |          8 |          8 |       0 |    0 |     12 |      0 |      0 |            0 |
|       (U26)                                           |                                                             isc0207A_clks_gen |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U1B                                             |                                                                sync_reset_374 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2A                                             |                                             Clk_Divider_Async__parameterized0 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U3A                                             |                                         Clk_Divider_Async__parameterized2_375 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U4                                                |                                                          isc0207A_mblaze_intf |       1239 |       1233 |       0 |    6 |   1463 |      0 |      0 |            0 |
|       (U4)                                            |                                                          isc0207A_mblaze_intf |       1033 |       1027 |       0 |    6 |   1461 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_382 |        206 |        206 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                            isc0207A_hw_driver |        350 |        346 |       4 |    0 |    407 |      0 |      0 |            0 |
|       (U5)                                            |                                                            isc0207A_hw_driver |         99 |         99 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                           afpa_int_signal_gen |         61 |         61 |       0 |    0 |    120 |      0 |      0 |            0 |
|         (U1)                                          |                                                           afpa_int_signal_gen |         59 |         59 |       0 |    0 |    118 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_381 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                          isc0207A_prog_ctrler |         92 |         92 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U2)                                          |                                                          isc0207A_prog_ctrler |         72 |         72 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_380 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           isc0207A_spi_feeder |         25 |         25 |       0 |    0 |     25 |      0 |      0 |            0 |
|         (U3)                                          |                                                           isc0207A_spi_feeder |         23 |         23 |       0 |    0 |     23 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_379 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                             LL8_ext_to_spi_tx__parameterized0 |         73 |         69 |       4 |    0 |    100 |      0 |      0 |            0 |
|         (U4)                                          |                                             LL8_ext_to_spi_tx__parameterized0 |         30 |         30 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_378 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      fwft_sfifo_w3_d16_HD1947 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|           U0                                          |                  fwft_sfifo_w3_d16fifo_generator_v11_0__parameterized0_HD1948 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |          9 |          9 |       0 |    0 |     57 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          2 |          2 |       0 |    0 |     53 |      0 |      0 |            0 |
|       U1A                                             |                                                                sync_reset_376 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                sync_reset_377 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized2 |         63 |         63 |       0 |    0 |    140 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1500 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1501 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1502 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U9                                                |                                                            isc0207A_data_ctrl |       3661 |       3101 |     560 |    0 |   7193 |      0 |      0 |           16 |
|       U1                                              |                                                         isc0207A_dval_gen_309 |        271 |        271 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U1)                                          |                                                         isc0207A_dval_gen_309 |        264 |        264 |       0 |    0 |    198 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_353 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           afpa_sample_sum_302 |         79 |         79 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U10)                                         |                                                           afpa_sample_sum_302 |         74 |         74 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                sync_reset_361 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                          afpa_sample_mean_303 |         82 |         82 |       0 |    0 |    152 |      0 |      0 |            4 |
|         (U11)                                         |                                                          afpa_sample_mean_303 |         80 |         80 |       0 |    0 |    150 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                sync_reset_360 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                             |                                                        isc0207A_pixel_reorder |        483 |        291 |     192 |    0 |    880 |      0 |      0 |            0 |
|         (U12)                                         |                                                        isc0207A_pixel_reorder |        107 |        107 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_359 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2[1].dfifo_ii                                |                                                            fwft_sfifo_w33_d16 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[2].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2669 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2670 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[3].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2685 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2686 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[4].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2701 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2702 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[5].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2717 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2718 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[6].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2733 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2734 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[7].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2749 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2750 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[8].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2765 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2766 |         47 |         23 |      24 |    0 |    104 |      0 |      0 |            0 |
|       U13                                             |                                                       afpa_sample_counter_304 |         23 |         23 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U13)                                         |                                                       afpa_sample_counter_304 |         22 |         22 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_358 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                             |                                                      afpa_sample_selector_305 |          2 |          2 |       0 |    0 |    117 |      0 |      0 |            0 |
|       U15                                             |                                                           afpa_sample_sum_306 |         79 |         79 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U15)                                         |                                                           afpa_sample_sum_306 |         74 |         74 |       0 |    0 |     79 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                sync_reset_357 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                                          afpa_sample_mean_307 |         82 |         82 |       0 |    0 |    154 |      0 |      0 |            4 |
|         (U17)                                         |                                                          afpa_sample_mean_307 |         80 |         80 |       0 |    0 |    152 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                sync_reset_356 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               afpa_data_dispatcher__xdcDup__1 |        274 |        182 |      92 |    0 |    802 |      0 |      0 |            0 |
|         (U18)                                         |                                               afpa_data_dispatcher__xdcDup__1 |        101 |        101 |       0 |    0 |    418 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_355 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                            fwft_afifo_w62_d16 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                        fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                            fwft_sfifo_w72_d16 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U19                                             |                                                             afpa_data_mux_308 |          4 |          4 |       0 |    0 |     65 |      0 |      0 |            0 |
|         (U19)                                         |                                                             afpa_data_mux_308 |          3 |          3 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_354 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                         isc0207_diag_data_gen |        685 |        685 |       0 |    0 |   1227 |      0 |      0 |            0 |
|         (U2)                                          |                                                         isc0207_diag_data_gen |        131 |        131 |       0 |    0 |    377 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_333 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[0].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_327 |         32 |         32 |       0 |    0 |     53 |      0 |      0 |            0 |
|           (U1[0].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_327 |         23 |         23 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_345 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[10].diag_line_ii                           |                                         fpa_diag_line_gen__parameterized0_322 |         32 |         32 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[10].diag_line_ii)                       |                                         fpa_diag_line_gen__parameterized0_322 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_350 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[11].diag_line_ii                           |                                             fpa_diag_line_gen__parameterized0 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[11].diag_line_ii)                       |                                             fpa_diag_line_gen__parameterized0 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_352 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[12].diag_line_ii                           |                                         fpa_diag_line_gen__parameterized0_331 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[12].diag_line_ii)                       |                                         fpa_diag_line_gen__parameterized0_331 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_341 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[13].diag_line_ii                           |                                         fpa_diag_line_gen__parameterized0_323 |         31 |         31 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[13].diag_line_ii)                       |                                         fpa_diag_line_gen__parameterized0_323 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_349 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[14].diag_line_ii                           |                                         fpa_diag_line_gen__parameterized0_321 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[14].diag_line_ii)                       |                                         fpa_diag_line_gen__parameterized0_321 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_351 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[15].diag_line_ii                           |                                         fpa_diag_line_gen__parameterized0_332 |         32 |         32 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[15].diag_line_ii)                       |                                         fpa_diag_line_gen__parameterized0_332 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_340 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[1].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_336 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[1].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_336 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_337 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[2].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_330 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[2].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_330 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_342 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[3].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_325 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[3].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_325 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_347 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[4].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_334 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[4].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_334 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_339 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[5].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_328 |         32 |         32 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[5].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_328 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_344 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[6].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_326 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[6].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_326 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_346 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[7].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_335 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[7].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_335 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_338 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[8].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_329 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[8].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_329 |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_343 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1[9].diag_line_ii                            |                                         fpa_diag_line_gen__parameterized0_324 |         31 |         31 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U1[9].diag_line_ii)                        |                                         fpa_diag_line_gen__parameterized0_324 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_348 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             Clk_Divider_Async__parameterized4 |         57 |         57 |       0 |    0 |     29 |      0 |      0 |            0 |
|         UCa                                           |                                             Clk_Divider_Async__parameterized2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U20                                             |                                               afpa_data_dispatcher__xdcDup__2 |        152 |         60 |      92 |    0 |    520 |      0 |      0 |            0 |
|         (U20)                                         |                                               afpa_data_dispatcher__xdcDup__2 |          3 |          3 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_369 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                     fwft_afifo_w62_d16_HD2784 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                 fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0_HD2785 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                     fwft_sfifo_w72_d16_HD2614 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0_HD2615 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U21                                             |                                                             isc0207A_dval_gen |        259 |        259 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U21)                                         |                                                             isc0207A_dval_gen |        253 |        253 |       0 |    0 |    198 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_368 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                                       afpa_sample_counter_298 |         23 |         23 |       0 |    0 |     67 |      0 |      0 |            0 |
|         (U22)                                         |                                                       afpa_sample_counter_298 |         22 |         22 |       0 |    0 |     65 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_367 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                             |                                                               afpa_sample_sum |         79 |         79 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U23)                                         |                                                               afpa_sample_sum |         74 |         74 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                sync_reset_366 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                               afpa_data_dispatcher__xdcDup__3 |        151 |         59 |      92 |    0 |    520 |      0 |      0 |            0 |
|         (U25)                                         |                                               afpa_data_dispatcher__xdcDup__3 |          3 |          3 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_365 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                     fwft_afifo_w62_d16_HD2805 |         75 |         31 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                 fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0_HD2806 |         75 |         31 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                     fwft_sfifo_w72_d16_HD2630 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0_HD2631 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U26                                             |                                                                 afpa_data_mux |          4 |          4 |       0 |    0 |     65 |      0 |      0 |            0 |
|         (U26)                                         |                                                                 afpa_data_mux |          3 |          3 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_364 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                       afpa_sample_counter_299 |         23 |         23 |       0 |    0 |     67 |      0 |      0 |            0 |
|         (U27)                                         |                                                       afpa_sample_counter_299 |         22 |         22 |       0 |    0 |     65 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_363 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                          afpa_sample_mean_300 |         82 |         82 |       0 |    0 |    152 |      0 |      0 |            4 |
|         (U28)                                         |                                                          afpa_sample_mean_300 |         80 |         80 |       0 |    0 |    150 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                sync_reset_362 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                                      afpa_sample_selector_301 |          2 |          2 |       0 |    0 |    115 |      0 |      0 |            0 |
|       U3                                              |                                                         isc0207A_dval_gen_310 |        259 |        259 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U3)                                          |                                                         isc0207A_dval_gen_310 |        253 |        253 |       0 |    0 |    198 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_320 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                             |                                                           afpa_sample_sum_313 |         79 |         79 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U30)                                         |                                                           afpa_sample_sum_313 |         74 |         74 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                sync_reset_317 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U32                                             |                                                              afpa_sample_mean |         82 |         82 |       0 |    0 |    152 |      0 |      0 |            4 |
|         (U32)                                         |                                                              afpa_sample_mean |         80 |         80 |       0 |    0 |    150 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                sync_reset_371 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U33                                             |                                                          afpa_data_dispatcher |        151 |         59 |      92 |    0 |    521 |      0 |      0 |            0 |
|         (U33)                                         |                                                          afpa_data_dispatcher |          3 |          3 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_370 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                     fwft_afifo_w62_d16_HD2826 |         75 |         31 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                 fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0_HD2827 |         75 |         31 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                     fwft_sfifo_w72_d16_HD2646 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0_HD2647 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U34                                             |                                                        isc0207A_sync_flag_gen |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U4                                              |                                                         isc0207A_dval_gen_311 |        262 |        262 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U4)                                          |                                                         isc0207A_dval_gen_311 |        256 |        256 |       0 |    0 |    198 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_319 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                             afpa_data_mux_312 |          4 |          4 |       0 |    0 |     65 |      0 |      0 |            0 |
|         (U5)                                          |                                                             afpa_data_mux_312 |          3 |          3 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_318 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                             afpa_data_mux_314 |          4 |          4 |       0 |    0 |     65 |      0 |      0 |            0 |
|         (U6)                                          |                                                             afpa_data_mux_314 |          3 |          3 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_316 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                      afpa_sample_selector_315 |          2 |          2 |       0 |    0 |    115 |      0 |      0 |            0 |
|       U8                                              |                                                           afpa_sample_counter |         23 |         23 |       0 |    0 |     67 |      0 |      0 |            0 |
|         (U8)                                          |                                                           afpa_sample_counter |         22 |         22 |       0 |    0 |     65 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_372 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                          afpa_sample_selector |          2 |          2 |       0 |    0 |    115 |      0 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


