$date
  Fri Dec 17 00:34:25 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module main_decoder $end
$var reg 7 ! op[6:0] $end
$var reg 1 " branch $end
$var reg 1 # jump $end
$var reg 1 $ memwrite $end
$var reg 2 % alusrc[1:0] $end
$var reg 2 & immsrc[1:0] $end
$var reg 1 ' regwrite $end
$var reg 2 ( aluop[1:0] $end
$var reg 2 ) resultsrc[1:0] $end
$var reg 12 * controls[11:0] $end
$upscope $end
$enddefinitions $end
#0
b0000011 !
0"
0#
0$
b01 %
b00 &
1'
b00 (
b01 )
b100010010000 *
#5000000
b1101111 !
1#
b-- %
b11 &
b-- (
b10 )
b111--0100--1 *
#10000000
b0100011 !
0#
1$
b01 %
b01 &
0'
b00 (
b-- )
b001011--0000 *
#15000000
b0110011 !
0$
b00 %
b-- &
1'
b10 (
b00 )
b1--000000100 *
#20000000
b1100011 !
1"
b10 &
0'
b01 (
b-- )
b010000--1010 *
#25000000
b0010011 !
0"
b01 %
b00 &
1'
b10 (
b00 )
b100010000100 *
#30000000
b0110111 !
b10 %
b-- &
b00 (
b1--100000000 *
#35000000
b0111100 !
-"
-#
-$
b-- %
-'
b-- (
b-- )
b------------ *
#40000000
