0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0039: mov_imm:
	regs[5] = 0xf9ee131d, opcode= 0x03
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0066: mov_imm:
	regs[5] = 0xcf6cdd63, opcode= 0x03
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0093: mov_imm:
	regs[5] = 0x9f5c614c, opcode= 0x03
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00c6: mov_imm:
	regs[5] = 0xd3ccd50a, opcode= 0x03
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00f0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x00f3: mov_imm:
	regs[5] = 0xb5b3ab3e, opcode= 0x03
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0102: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0105: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0108: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x010b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0117: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x011a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x011d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0126: mov_imm:
	regs[5] = 0xf04ec6a9, opcode= 0x03
0x012c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x012f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0132: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0138: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x013e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0141: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x014a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x014d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0159: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x015c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x015f: mov_imm:
	regs[5] = 0xc05481ca, opcode= 0x03
0x0165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0168: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x016b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0174: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0178: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0198: mov_imm:
	regs[5] = 0x812aa56, opcode= 0x03
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x01dd: mov_imm:
	regs[5] = 0xb3539955, opcode= 0x03
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0204: mov_imm:
	regs[5] = 0xa60a4716, opcode= 0x03
0x020a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x020d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0210: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x021c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0222: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0225: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x022b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x022e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x023a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x023d: mov_imm:
	regs[5] = 0x9fa5742, opcode= 0x03
0x0243: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0246: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x024f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0252: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x025e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0261: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x026a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x026d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0270: mov_imm:
	regs[5] = 0x8a053561, opcode= 0x03
0x0276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0282: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0288: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x028e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0291: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02af: mov_imm:
	regs[5] = 0x5f85c39d, opcode= 0x03
0x02b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x02c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x02e2: mov_imm:
	regs[5] = 0x3048d6ff, opcode= 0x03
0x02e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02f4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x02fa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0300: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0303: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x030f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0312: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0315: mov_imm:
	regs[5] = 0x9d4b0671, opcode= 0x03
0x031b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0324: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0327: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x032a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x032d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0333: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0336: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0339: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0342: mov_imm:
	regs[5] = 0xaf29d47a, opcode= 0x03
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x034e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0351: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0354: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x035a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0360: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0363: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0366: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0372: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0375: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x037e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0381: mov_imm:
	regs[5] = 0xea086134, opcode= 0x03
0x0387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x038a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x038d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0396: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03b7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x03ba: mov_imm:
	regs[5] = 0x8edcf7a8, opcode= 0x03
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03c3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03cc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x03d2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x03d8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03db: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03f0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f9: mov_imm:
	regs[5] = 0x81d6bbe, opcode= 0x03
0x03ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0402: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0405: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0408: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x040b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x040e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0411: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0417: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x041a: mov_imm:
	regs[5] = 0xa04ccf61, opcode= 0x03
0x0420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0423: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0426: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x042c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0432: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0435: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x043e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0444: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0450: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0453: mov_imm:
	regs[5] = 0xba49e75b, opcode= 0x03
0x0459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x045c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0465: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0468: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0477: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x047a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x047d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0480: mov_imm:
	regs[5] = 0x66b44e14, opcode= 0x03
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x048c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x048f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0492: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0498: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x049e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04aa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04bf: mov_imm:
	regs[5] = 0xd5a3b122, opcode= 0x03
0x04c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04c8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0504: mov_imm:
	regs[5] = 0x2d69f8d, opcode= 0x03
0x050a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x051c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0522: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0525: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x052b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x052e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0531: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0534: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0537: mov_imm:
	regs[5] = 0x609d7451, opcode= 0x03
0x053d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0546: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0549: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x054c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x055e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0561: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0570: mov_imm:
	regs[5] = 0x63924a50, opcode= 0x03
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0588: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0594: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0597: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05bb: mov_imm:
	regs[5] = 0x1dae58c7, opcode= 0x03
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05f4: mov_imm:
	regs[5] = 0xff00f75e, opcode= 0x03
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05fd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x060c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0618: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x061b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0639: mov_imm:
	regs[5] = 0x93e33097, opcode= 0x03
0x063f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0642: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x065a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x066c: mov_imm:
	regs[5] = 0xfb441d82, opcode= 0x03
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x069c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x069f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06ab: mov_imm:
	regs[5] = 0x4d72936d, opcode= 0x03
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06d8: mov_imm:
	regs[5] = 0x465fdbd7, opcode= 0x03
0x06de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06e1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x06e4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x06ea: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x06f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0702: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0705: mov_imm:
	regs[5] = 0xf62ffe8d, opcode= 0x03
0x070b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0717: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x071a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x072c: mov_imm:
	regs[5] = 0xd2097288, opcode= 0x03
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0735: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0738: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x073e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0744: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0750: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0753: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0756: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x075c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0765: mov_imm:
	regs[5] = 0x42cc41e5, opcode= 0x03
0x076b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0789: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x078c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0798: mov_imm:
	regs[5] = 0xc549ef3c, opcode= 0x03
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x07b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07d7: mov_imm:
	regs[5] = 0x5e557b29, opcode= 0x03
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x07e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07fb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07fe: mov_imm:
	regs[5] = 0xb09e0495, opcode= 0x03
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x080a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x080d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0810: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0816: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x081c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x081f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0828: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x082b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x083d: mov_imm:
	regs[5] = 0xec3bd0d6, opcode= 0x03
0x0843: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0864: mov_imm:
	regs[5] = 0x9fc3808f, opcode= 0x03
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x086d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0885: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a3: mov_imm:
	regs[5] = 0x376eea79, opcode= 0x03
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08b2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08dc: mov_imm:
	regs[5] = 0x62315070, opcode= 0x03
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0915: mov_imm:
	regs[5] = 0x167262d8, opcode= 0x03
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0942: mov_imm:
	regs[5] = 0xeb5a810c, opcode= 0x03
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0954: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x095a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x095d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0966: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0969: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x096c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0978: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x097b: mov_imm:
	regs[5] = 0xa0773853, opcode= 0x03
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x098d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0990: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0993: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0996: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x099f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x09a8: mov_imm:
	regs[5] = 0xfe3d54fb, opcode= 0x03
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x09e7: mov_imm:
	regs[5] = 0x1c2f3168, opcode= 0x03
0x09ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09f0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a05: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a0b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a0e: mov_imm:
	regs[5] = 0xe1336d78, opcode= 0x03
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a1d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a20: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a44: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a4a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a4d: mov_imm:
	regs[5] = 0x178ec7cf, opcode= 0x03
0x0a53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a5c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a8c: mov_imm:
	regs[5] = 0xddacde4a, opcode= 0x03
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ab6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ab9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ad7: mov_imm:
	regs[5] = 0x38ccd666, opcode= 0x03
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0af8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b19: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b1c: mov_imm:
	regs[5] = 0x37106184, opcode= 0x03
0x0b22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b25: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b2e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b34: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0b3a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b3d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b4c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b5b: mov_imm:
	regs[5] = 0xe2410e56, opcode= 0x03
0x0b61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b64: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b67: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b6a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b79: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b7f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b82: mov_imm:
	regs[5] = 0x162e44b4, opcode= 0x03
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b8e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b9a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ba0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ba3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ba6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ba9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bbe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0bc1: mov_imm:
	regs[5] = 0xa29c126c, opcode= 0x03
0x0bc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0bca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0bcd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bd0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0be8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0beb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf4: mov_imm:
	regs[5] = 0x38de9409, opcode= 0x03
0x0bfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0bfd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c00: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0c06: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c0c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c0f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c1e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c2a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c2d: mov_imm:
	regs[5] = 0x5ae51af2, opcode= 0x03
0x0c33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c36: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c45: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c4b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c4e: mov_imm:
	regs[5] = 0x72d09e1, opcode= 0x03
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0c60: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0c66: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c7e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c84: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c87: mov_imm:
	regs[5] = 0xdb715315, opcode= 0x03
0x0c8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ca2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ca5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ca8: mov_imm:
	regs[5] = 0x1ed9d7a5, opcode= 0x03
0x0cae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0cb1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0cb4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0cba: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0cc0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0cc3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ccc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ccf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cd2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0cd5: mov_imm:
	regs[5] = 0x92db4ca0, opcode= 0x03
0x0cdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d0e: mov_imm:
	regs[5] = 0x411d2238, opcode= 0x03
0x0d14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d17: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d20: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0d32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d44: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d50: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d59: mov_imm:
	regs[5] = 0x9e780c53, opcode= 0x03
0x0d5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d68: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d6b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d8c: mov_imm:
	regs[5] = 0x83fd165b, opcode= 0x03
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d9b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0da4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0daa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0db0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0db3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0dd4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0dd7: mov_imm:
	regs[5] = 0x9c2f63b6, opcode= 0x03
0x0ddd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0de0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0dec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0def: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0df2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0df5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0df8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0dfb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e04: mov_imm:
	regs[5] = 0x9f406c9b, opcode= 0x03
0x0e0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e0d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e10: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e16: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e25: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e46: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e4f: mov_imm:
	regs[5] = 0xcafd522f, opcode= 0x03
0x0e55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e58: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e6d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e7f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e82: mov_imm:
	regs[5] = 0x1e700c5d, opcode= 0x03
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e8e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0e94: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0e9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ea9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0eac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb5: mov_imm:
	regs[5] = 0xb981b792, opcode= 0x03
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ec1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ecd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ed0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ed9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ee5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ee8: mov_imm:
	regs[5] = 0xddea21f4, opcode= 0x03
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ef7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0efa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f1e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f2a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f2d: mov_imm:
	regs[5] = 0xcb2331da, opcode= 0x03
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f54: mov_imm:
	regs[5] = 0xffbb04b6, opcode= 0x03
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f6c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f78: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f81: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f8a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f96: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f9f: mov_imm:
	regs[5] = 0xbe2e2a90, opcode= 0x03
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0fb1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0fb4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0fb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fbd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fc9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0fcc: mov_imm:
	regs[5] = 0x1449267f, opcode= 0x03
0x0fd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fd5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fde: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fea: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x0ff0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ff3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ff6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ffa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1008: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x100b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x100e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1017: mov_imm:
	regs[5] = 0xdefb825e, opcode= 0x03
0x101d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1026: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1029: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x102c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x103e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1041: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1044: mov_imm:
	regs[5] = 0x410dbcd, opcode= 0x03
0x104a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x104d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1062: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x106b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1074: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1077: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1083: mov_imm:
	regs[5] = 0x28f4078c, opcode= 0x03
0x1089: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x108c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x108f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1092: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x109b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x109e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10b6: mov_imm:
	regs[5] = 0x6d9375e1, opcode= 0x03
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10c5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10c8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x10ce: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10f2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x10f5: mov_imm:
	regs[5] = 0xf6aaae94, opcode= 0x03
0x10fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1104: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1107: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x110a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x110d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1110: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1113: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1122: mov_imm:
	regs[5] = 0xaf3483fc, opcode= 0x03
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1131: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1140: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1143: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1158: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x115b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x115e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1167: mov_imm:
	regs[5] = 0xa581fc9c, opcode= 0x03
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1176: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1179: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x117c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x117f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x118e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1191: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1194: mov_imm:
	regs[5] = 0xa715e80, opcode= 0x03
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11a3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x11d9: mov_imm:
	regs[5] = 0x1acd9858, opcode= 0x03
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11e8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x11eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11fd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1200: mov_imm:
	regs[5] = 0x6aead317, opcode= 0x03
0x1206: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1209: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x120c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1212: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1218: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x121b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x121e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1221: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1224: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x122d: mov_imm:
	regs[5] = 0x856bcae4, opcode= 0x03
0x1233: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x124e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1251: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1254: mov_imm:
	regs[5] = 0xee472cf6, opcode= 0x03
0x125a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x125d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1260: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1278: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x127b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1284: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1287: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x128d: mov_imm:
	regs[5] = 0xf2d2b02a, opcode= 0x03
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1299: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x129c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x129f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12b7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c0: mov_imm:
	regs[5] = 0xdf9f70f7, opcode= 0x03
0x12c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x12d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x12de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12f6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12f9: mov_imm:
	regs[5] = 0xf24a3ab5, opcode= 0x03
0x12ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1308: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1311: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1314: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1317: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x131a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x131d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1320: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1323: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1326: mov_imm:
	regs[5] = 0xeb84000, opcode= 0x03
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x132f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1332: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1344: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1347: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x134a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x134d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1356: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1359: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1362: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x136b: mov_imm:
	regs[5] = 0x129aad01, opcode= 0x03
0x1371: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1374: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1377: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x138f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1392: mov_imm:
	regs[5] = 0x990ce15, opcode= 0x03
0x1398: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x139b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x139e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x13a4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x13aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13c8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13cb: mov_imm:
	regs[5] = 0x81efb815, opcode= 0x03
0x13d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13d4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13fe: mov_imm:
	regs[5] = 0x6ff1d593, opcode= 0x03
0x1404: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x140a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1416: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x141c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x141f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1428: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x142b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x142e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x143a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1443: mov_imm:
	regs[5] = 0x9c5349bf, opcode= 0x03
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x144f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1452: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x146d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x147c: mov_imm:
	regs[5] = 0xee5b2ba9, opcode= 0x03
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x148e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1494: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x149a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x149d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14bb: mov_imm:
	regs[5] = 0xee918472, opcode= 0x03
0x14c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14c4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14dc: mov_imm:
	regs[5] = 0x91d0f913, opcode= 0x03
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14fa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1500: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1503: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1506: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1509: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x150f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1512: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x151b: mov_imm:
	regs[5] = 0xe65dd9da, opcode= 0x03
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1530: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1533: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1536: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1539: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x154e: mov_imm:
	regs[5] = 0x8fa6dd76, opcode= 0x03
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x155d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1566: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1572: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1575: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x157b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x157e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1593: mov_imm:
	regs[5] = 0x971b57ff, opcode= 0x03
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x15a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15c3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15c6: mov_imm:
	regs[5] = 0x2aedd40b, opcode= 0x03
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15d5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15d8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x15de: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x15e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15f6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x15f9: mov_imm:
	regs[5] = 0x6c61c068, opcode= 0x03
0x15ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x160e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x161a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1626: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1629: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x162c: mov_imm:
	regs[5] = 0x41965e76, opcode= 0x03
0x1632: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x163b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x163e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x164a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1650: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1653: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x165f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1662: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1665: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1671: mov_imm:
	regs[5] = 0x234d492, opcode= 0x03
0x1677: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x167a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x167e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1683: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x168c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x168f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1692: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1695: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x169e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16a1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x16a4: mov_imm:
	regs[5] = 0x3e8e3e8a, opcode= 0x03
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16b3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x16b6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x16bc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16e0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16e9: mov_imm:
	regs[5] = 0x4df76a43, opcode= 0x03
0x16ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16f2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1701: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1704: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1707: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1710: mov_imm:
	regs[5] = 0x204fb37a, opcode= 0x03
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x171c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x171f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1722: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1728: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x172e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1731: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1734: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1737: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x173a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1743: mov_imm:
	regs[5] = 0xbb44989b, opcode= 0x03
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x174c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x174f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1755: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x175b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1764: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x176a: mov_imm:
	regs[5] = 0xce04bdff, opcode= 0x03
0x1770: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1773: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x177c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1782: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x17b5: mov_imm:
	regs[5] = 0x7c7b6492, opcode= 0x03
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x17e2: mov_imm:
	regs[5] = 0xf5205428, opcode= 0x03
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x17f4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1800: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1803: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x180c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x180f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1812: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1824: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1827: mov_imm:
	regs[5] = 0x4814fd9b, opcode= 0x03
0x182d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1830: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1833: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1836: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1839: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1842: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1845: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x184e: mov_imm:
	regs[5] = 0x1c762bb, opcode= 0x03
0x1854: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x185d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1860: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1866: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x186c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x186f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1872: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1875: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1878: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x187b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1881: mov_imm:
	regs[5] = 0xf14addfd, opcode= 0x03
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1897: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x189c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x189f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18b4: mov_imm:
	regs[5] = 0x4837d007, opcode= 0x03
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1905: mov_imm:
	regs[5] = 0xef9a493b, opcode= 0x03
0x190b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x190e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1911: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x191a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1935: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1938: mov_imm:
	regs[5] = 0x56b65c80, opcode= 0x03
0x193e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1950: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1956: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x195f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1962: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1965: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1968: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1974: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1977: mov_imm:
	regs[5] = 0x73e8bd15, opcode= 0x03
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1983: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x198c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x198f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1995: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1998: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x199b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x199e: mov_imm:
	regs[5] = 0xaa7d0c7f, opcode= 0x03
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19ad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x19b0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x19b6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x19bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19d4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19dd: mov_imm:
	regs[5] = 0x94659080, opcode= 0x03
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19ec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a07: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a13: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a1c: mov_imm:
	regs[5] = 0x7a6c5b28, opcode= 0x03
0x1a22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a25: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a28: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1a2e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1a34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a3d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a52: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a58: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a5b: mov_imm:
	regs[5] = 0xd522ab1b, opcode= 0x03
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a6d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a70: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a7f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a85: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a88: mov_imm:
	regs[5] = 0xb75290af, opcode= 0x03
0x1a8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a97: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a9a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1aa0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1aa6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aaf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ab2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ab5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ab8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ac4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ac7: mov_imm:
	regs[5] = 0xb6b6b2ef, opcode= 0x03
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ad9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ae5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ae8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1aeb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1aee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1af1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1afa: mov_imm:
	regs[5] = 0x8cd201c5, opcode= 0x03
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b1b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b42: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b4b: mov_imm:
	regs[5] = 0x23b32f4f, opcode= 0x03
0x1b51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b5a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b5d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b60: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b69: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b6f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b72: mov_imm:
	regs[5] = 0x9273be94, opcode= 0x03
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b81: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b84: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1b8a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b96: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b99: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ba2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ba8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1bb7: mov_imm:
	regs[5] = 0x6f395d66, opcode= 0x03
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bcf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1bde: mov_imm:
	regs[5] = 0xe22572fd, opcode= 0x03
0x1be4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1be7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1bea: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bf6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1bfc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c08: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c0e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c11: mov_imm:
	regs[5] = 0x36ccca85, opcode= 0x03
0x1c17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c20: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c2f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c38: mov_imm:
	regs[5] = 0x8609fe36, opcode= 0x03
0x1c3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c44: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c62: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c71: mov_imm:
	regs[5] = 0xc5ad8f9, opcode= 0x03
0x1c77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c7a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c7d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c80: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c95: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c98: mov_imm:
	regs[5] = 0xac93aeae, opcode= 0x03
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ca1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1cbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1cd1: mov_imm:
	regs[5] = 0x4bf488ce, opcode= 0x03
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1cef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cfb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d04: mov_imm:
	regs[5] = 0x9167dd59, opcode= 0x03
0x1d0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d0d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d10: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d16: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d1c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d34: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d3d: mov_imm:
	regs[5] = 0xebcfe864, opcode= 0x03
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d52: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d67: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d6d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d70: mov_imm:
	regs[5] = 0x8950cb70, opcode= 0x03
0x1d76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d79: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d7c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1d82: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1d88: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d8b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1da0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1da9: mov_imm:
	regs[5] = 0x60dfc27a, opcode= 0x03
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1db5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1db8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1dbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1dc1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1dd0: mov_imm:
	regs[5] = 0x714d2f58, opcode= 0x03
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ddc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1de8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1df1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1df4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1df7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1dfa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e06: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e09: mov_imm:
	regs[5] = 0x99c04855, opcode= 0x03
0x1e0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e18: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e1b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e1e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e2d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e3c: mov_imm:
	regs[5] = 0x26b4826e, opcode= 0x03
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e4b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e4e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e5a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e69: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e7b: mov_imm:
	regs[5] = 0xe47d20a5, opcode= 0x03
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ea2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ea5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ea8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1eab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1eae: mov_imm:
	regs[5] = 0x5a377e4a, opcode= 0x03
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ebd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ed5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ede: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ee1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ee4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ee7: mov_imm:
	regs[5] = 0xee383997, opcode= 0x03
0x1eed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ef9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f02: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f1a: mov_imm:
	regs[5] = 0x8ee6da21, opcode= 0x03
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5f: mov_imm:
	regs[5] = 0x74a0f444, opcode= 0x03
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f6e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f71: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f95: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f9e: mov_imm:
	regs[5] = 0x529a9ffb, opcode= 0x03
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fa7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x1fb6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x1fbc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fbf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fda: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fe3: mov_imm:
	regs[5] = 0x7e60e9ae, opcode= 0x03
0x1fe9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ff5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ff8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ffb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ffe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2001: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x200a: mov_imm:
	regs[5] = 0xc35aa258, opcode= 0x03
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2013: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2022: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2028: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2031: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x203a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x203d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2046: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2049: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x204f: mov_imm:
	regs[5] = 0x2f9c4f3c, opcode= 0x03
0x2055: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x205e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2067: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2070: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2073: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x208e: mov_imm:
	regs[5] = 0xad30050, opcode= 0x03
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2097: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20a0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x20a6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x20ac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20af: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20ca: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d3: mov_imm:
	regs[5] = 0xd084ebeb, opcode= 0x03
0x20d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20dc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2103: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210c: mov_imm:
	regs[5] = 0x5fa532bf, opcode= 0x03
0x2112: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2115: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x211e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2124: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x212a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2133: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2145: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2148: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x214b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x214e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2151: mov_imm:
	regs[5] = 0x4caa94e9, opcode= 0x03
0x2157: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2160: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2169: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x216c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x216f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2172: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2175: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2178: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x217b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x217e: mov_imm:
	regs[5] = 0xbb57a5ba, opcode= 0x03
0x2184: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2187: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2190: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2196: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21c6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21cf: mov_imm:
	regs[5] = 0x8bb5fef3, opcode= 0x03
0x21d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21d8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21ed: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x21fc: mov_imm:
	regs[5] = 0x28cd6b93, opcode= 0x03
0x2202: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2205: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2208: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2214: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x221a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x221d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2220: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2223: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x222c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x222f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2238: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2241: mov_imm:
	regs[5] = 0x3f385ca, opcode= 0x03
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2256: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2268: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x226e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2271: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x227a: mov_imm:
	regs[5] = 0x877bc60f, opcode= 0x03
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x228f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2292: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2298: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x229e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x22b3: mov_imm:
	regs[5] = 0xed581bf6, opcode= 0x03
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x22bc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22bf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22d1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22d7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22da: mov_imm:
	regs[5] = 0x3013a17e, opcode= 0x03
0x22e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x22e3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22ec: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2304: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2307: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x230a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x230d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2310: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2313: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2316: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x231f: mov_imm:
	regs[5] = 0x8ed07b91, opcode= 0x03
0x2325: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2328: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x232b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2334: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2337: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x233a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x233d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2340: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2343: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x234c: mov_imm:
	regs[5] = 0x3628b05c, opcode= 0x03
0x2352: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2355: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2358: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x235e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2364: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2376: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2379: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x237c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2385: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x238b: mov_imm:
	regs[5] = 0xbf983583, opcode= 0x03
0x2391: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2394: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x239d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23be: mov_imm:
	regs[5] = 0xdbc76c68, opcode= 0x03
0x23c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x23d6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23df: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23fd: mov_imm:
	regs[5] = 0xccbc80c0, opcode= 0x03
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2406: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2409: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x240c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x240f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2418: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x241b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x241e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2421: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2424: mov_imm:
	regs[5] = 0x88c1d26, opcode= 0x03
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2469: mov_imm:
	regs[5] = 0x8fa03e86, opcode= 0x03
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x247b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x248a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x248d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2496: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2499: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x249d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24a2: mov_imm:
	regs[5] = 0x713b555f, opcode= 0x03
0x24a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24ab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24b4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24d8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24db: mov_imm:
	regs[5] = 0xbeff7987, opcode= 0x03
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x24f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2508: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x250e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2511: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2514: mov_imm:
	regs[5] = 0x55044123, opcode= 0x03
0x251a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2523: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2526: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x252c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2538: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x253c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2541: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2544: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2547: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2550: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2559: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x255c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x255f: mov_imm:
	regs[5] = 0x5df8eb9c, opcode= 0x03
0x2565: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2568: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x256b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x256e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2571: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2574: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2577: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2583: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2586: mov_imm:
	regs[5] = 0x858e0b77, opcode= 0x03
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2592: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2595: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x259e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x25a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x25cb: mov_imm:
	regs[5] = 0x32676662, opcode= 0x03
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2604: mov_imm:
	regs[5] = 0x759e537a, opcode= 0x03
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x261c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2637: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x263a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x263d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2640: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2643: mov_imm:
	regs[5] = 0x8e497af, opcode= 0x03
0x2649: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2652: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x265e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2661: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2673: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x267c: mov_imm:
	regs[5] = 0x6e4c14f7, opcode= 0x03
0x2682: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x268e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x269d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26b5: mov_imm:
	regs[5] = 0xa2f4c38a, opcode= 0x03
0x26bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x26c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x26e2: mov_imm:
	regs[5] = 0x7364f872, opcode= 0x03
0x26e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x26fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2700: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2703: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x270c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2710: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x271e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2721: mov_imm:
	regs[5] = 0x86f7f18d, opcode= 0x03
0x2727: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x272a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x272d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2730: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2739: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2742: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2745: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2748: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x274b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x274e: mov_imm:
	regs[5] = 0x1cac02f2, opcode= 0x03
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x275a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2760: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x276c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x276f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2772: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2775: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2781: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2784: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2787: mov_imm:
	regs[5] = 0x975d807a, opcode= 0x03
0x278d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2796: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2799: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x279c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27cc: mov_imm:
	regs[5] = 0xe9cd8337, opcode= 0x03
0x27d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27d5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2805: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x280e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2811: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x281d: mov_imm:
	regs[5] = 0xbaf4f52e, opcode= 0x03
0x2823: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2826: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2829: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2835: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2838: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x283b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x283e: mov_imm:
	regs[5] = 0x4a0289cc, opcode= 0x03
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x284d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2850: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2856: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x285c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2874: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x287d: mov_imm:
	regs[5] = 0x5087ba8d, opcode= 0x03
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x288c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x288f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2892: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2895: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2898: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28a1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x28b6: mov_imm:
	regs[5] = 0x9291f98, opcode= 0x03
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ef: mov_imm:
	regs[5] = 0x8a512760, opcode= 0x03
0x28f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28f8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2901: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2916: mov_imm:
	regs[5] = 0x3376e41c, opcode= 0x03
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2940: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2955: mov_imm:
	regs[5] = 0xb35f3556, opcode= 0x03
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2964: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2967: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x296a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x296d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2970: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2973: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2976: mov_imm:
	regs[5] = 0xe7b1026f, opcode= 0x03
0x297c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x297f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2982: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2997: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x299a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x299d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29b5: mov_imm:
	regs[5] = 0xf409bb64, opcode= 0x03
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29e8: mov_imm:
	regs[5] = 0x58aa2df6, opcode= 0x03
0x29ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29f1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x29f4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x29fa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a00: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a09: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a27: mov_imm:
	regs[5] = 0xb1e699c3, opcode= 0x03
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a30: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a51: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a54: mov_imm:
	regs[5] = 0xf5a66c3c, opcode= 0x03
0x2a5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a5d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a66: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2a6c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2a72: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a7b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a8a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a96: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a99: mov_imm:
	regs[5] = 0x407eab2d, opcode= 0x03
0x2a9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2aa2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2aa5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2aa8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ab4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ac6: mov_imm:
	regs[5] = 0xe978917c, opcode= 0x03
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2aed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2af0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2af9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2afc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2aff: mov_imm:
	regs[5] = 0x21a164b3, opcode= 0x03
0x2b05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b14: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b1d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b23: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b2c: mov_imm:
	regs[5] = 0x4a8029a8, opcode= 0x03
0x2b32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b35: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b38: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2b44: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b56: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b65: mov_imm:
	regs[5] = 0x4db147c5, opcode= 0x03
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b77: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b7a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b8c: mov_imm:
	regs[5] = 0x5ebaa681, opcode= 0x03
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ba4: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2baa: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bb9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bc8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2bd1: mov_imm:
	regs[5] = 0x53577cdd, opcode= 0x03
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2be9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bf5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2bf8: mov_imm:
	regs[5] = 0xbd59831a, opcode= 0x03
0x2bfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c01: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c10: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c13: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c3a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c3d: mov_imm:
	regs[5] = 0x853e5701, opcode= 0x03
0x2c43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c46: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c49: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c4c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c61: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c64: mov_imm:
	regs[5] = 0xe95b29fe, opcode= 0x03
0x2c6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2c7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c7f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c8e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c94: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c97: mov_imm:
	regs[5] = 0x82494e3, opcode= 0x03
0x2c9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ca0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ca3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cc1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2cc7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2cca: mov_imm:
	regs[5] = 0x2ebc2b0, opcode= 0x03
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cf1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cf4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d06: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d0c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d15: mov_imm:
	regs[5] = 0xeccd658e, opcode= 0x03
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d2a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d3f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d45: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d48: mov_imm:
	regs[5] = 0xb2d46044, opcode= 0x03
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d51: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d5a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2d60: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2d66: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d7e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d87: mov_imm:
	regs[5] = 0x88815502, opcode= 0x03
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2db1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dba: mov_imm:
	regs[5] = 0xfd63742d, opcode= 0x03
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dc9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2dcc: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2dd2: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2de7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ded: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2df3: mov_imm:
	regs[5] = 0xcade2144, opcode= 0x03
0x2df9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e02: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e17: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e1a: mov_imm:
	regs[5] = 0x6a43e188, opcode= 0x03
0x2e20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e26: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e50: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e56: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e59: mov_imm:
	regs[5] = 0x4877ea64, opcode= 0x03
0x2e5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e68: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e8c: mov_imm:
	regs[5] = 0x44a935d8, opcode= 0x03
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ebc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ebf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ec8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ecb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2edd: mov_imm:
	regs[5] = 0xe8bdc4b2, opcode= 0x03
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ee6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ee9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2efb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f22: mov_imm:
	regs[5] = 0x5a27fdfc, opcode= 0x03
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f31: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f34: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2f40: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f52: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f61: mov_imm:
	regs[5] = 0x4b5980e7, opcode= 0x03
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f70: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f76: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f85: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f88: mov_imm:
	regs[5] = 0xb5426f81, opcode= 0x03
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f94: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2fbb: mov_imm:
	regs[5] = 0xe5a7791a, opcode= 0x03
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fee: mov_imm:
	regs[5] = 0xcf40cef2, opcode= 0x03
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3000: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3006: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x300c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3027: mov_imm:
	regs[5] = 0xbdab02d8, opcode= 0x03
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x303c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x304e: mov_imm:
	regs[5] = 0x5df25ee6, opcode= 0x03
0x3054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3057: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x305a: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3066: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3069: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x306c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3075: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x308a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3093: mov_imm:
	regs[5] = 0x31072c20, opcode= 0x03
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30bd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30c0: mov_imm:
	regs[5] = 0x992434cb, opcode= 0x03
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30d2: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x30d8: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x310b: mov_imm:
	regs[5] = 0xf8af89e0, opcode= 0x03
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3114: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3117: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3124: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x312f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x313b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x313e: mov_imm:
	regs[5] = 0xbda590d8, opcode= 0x03
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3153: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x315c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x318f: mov_imm:
	regs[5] = 0xb4518dca, opcode= 0x03
0x3195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3198: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x319b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31b6: mov_imm:
	regs[5] = 0x2bd090b3, opcode= 0x03
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31d4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x31da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31f8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31fb: mov_imm:
	regs[5] = 0x8579d89e, opcode= 0x03
0x3201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3219: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x321c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x321f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3222: mov_imm:
	regs[5] = 0xdb3dde8f, opcode= 0x03
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x322b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3234: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x323a: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3243: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x324c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x325b: mov_imm:
	regs[5] = 0x58cea0fa, opcode= 0x03
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x326a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x326d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3270: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x327c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x327f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3285: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x328e: mov_imm:
	regs[5] = 0x468b5b1e, opcode= 0x03
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a6: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x32b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32d9: mov_imm:
	regs[5] = 0x14c79c8c, opcode= 0x03
0x32df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x32e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32fa: mov_imm:
	regs[5] = 0xaacacd15, opcode= 0x03
0x3300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3303: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3306: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x330c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3318: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3321: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x332a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x332d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3330: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3336: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x333f: mov_imm:
	regs[5] = 0x1e94b09e, opcode= 0x03
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3348: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3363: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3369: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x336c: mov_imm:
	regs[5] = 0xca668b3, opcode= 0x03
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x337b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x337e: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3384: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x338a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x338d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33ab: mov_imm:
	regs[5] = 0x90289f5d, opcode= 0x03
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33cf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33d8: mov_imm:
	regs[5] = 0xbea16893, opcode= 0x03
0x33de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x33f6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3402: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x340e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3417: mov_imm:
	regs[5] = 0xf30799a6, opcode= 0x03
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x342c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x342f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3435: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3441: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3444: mov_imm:
	regs[5] = 0xf5581d4a, opcode= 0x03
0x344a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x344d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3450: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3456: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x345c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x346b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x346e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3471: mov_imm:
	regs[5] = 0xfb3eec3d, opcode= 0x03
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x347a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x347d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3480: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3489: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x348c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x348f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3498: mov_imm:
	regs[5] = 0xcd670d46, opcode= 0x03
0x349e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x34aa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34d4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x34d7: mov_imm:
	regs[5] = 0xc5b891a4, opcode= 0x03
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34e6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x350d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3516: mov_imm:
	regs[5] = 0x69f718bc, opcode= 0x03
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x352e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3531: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x353a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x353d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3546: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3549: mov_imm:
	regs[5] = 0xacac37fb, opcode= 0x03
0x354f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3552: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3555: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x355e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3567: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x356a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x356d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3570: mov_imm:
	regs[5] = 0x97e795f0, opcode= 0x03
0x3576: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3579: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x357c: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3582: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x358e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3597: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x359a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x35af: mov_imm:
	regs[5] = 0x928727c5, opcode= 0x03
0x35b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35b8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x35e8: mov_imm:
	regs[5] = 0xd838eff5, opcode= 0x03
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3618: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3624: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3627: mov_imm:
	regs[5] = 0xc01a0797, opcode= 0x03
0x362d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3630: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3633: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x363c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x363f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3654: mov_imm:
	regs[5] = 0x6bcbd521, opcode= 0x03
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3663: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3666: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x366c: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3678: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x367b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x367e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x368a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x368d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3690: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3693: mov_imm:
	regs[5] = 0xda8f3dfa, opcode= 0x03
0x3699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x369c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36c3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36c6: mov_imm:
	regs[5] = 0x4f6b4d73, opcode= 0x03
0x36cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36d8: mov_imm:
	regs[20] = 0x4, opcode= 0x03
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e4: mov_imm:
	regs[21] = 0x5, opcode= 0x03
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3708: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x370b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x370e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3711: mov_imm:
	regs[5] = 0x26d0a135, opcode= 0x03
0x3717: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3720: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3729: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3732: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3735: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3738: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x373b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x373e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3741: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3744: mov_imm:
	regs[5] = 0xbaf9817c, opcode= 0x03
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3754: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3759: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x375c: mov_imm:
	regs[30] = 0xdc2e3a5e, opcode= 0x03
0x3762: mov_imm:
	regs[31] = 0x1a5d6018, opcode= 0x03
0x3768: xor_regs:
	regs[0] ^= regs[30], opcode= 0x04
0x376b: xor_regs:
	regs[1] ^= regs[31], opcode= 0x04
max register index:31
