<!DOCTYPE html>
<html lang="cs">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Procesory CPU - architektura, j√°dra, vl√°kna, cache, instrukƒçn√≠ cyklus a v√Ωrobci.">
    <title>3. Procesory (CPU) - HW | Maturita Port√°l</title>
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600&family=Outfit:wght@700;800&display=swap"
        rel="stylesheet">
    <link rel="stylesheet" href="../../styles.css">
</head>

<body>
    <div class="container">
        <header>
            <a href="../../index.html" class="logo">MaturitaPort√°l</a>
            <nav>
                <ul>
                    <li><a href="../../index.html">Dom≈Ø</a></li>
                    <li><a href="../../literatura/index.html">Literatura</a></li>
                    <li><a href="../index.html" class="active">ICT</a></li>
                </ul>
            </nav>
        </header>

        <main>
            <nav class="breadcrumb">
                <a href="../../index.html">Dom≈Ø</a>
                <span class="separator">‚Ä∫</span>
                <a href="../index.html">ICT</a>
                <span class="separator">‚Ä∫</span>
                <a href="../hw.html">Hardware</a>
                <span class="separator">‚Ä∫</span>
                <span class="current">Procesory (CPU)</span>
            </nav>

            <div class="book-header animate-fade-in">
                <h1>‚ö° Procesory (CPU)</h1>
                <p class="author">T√©ma 3 - Hardware</p>
                <div class="meta">
                    <span class="meta-item">üñ•Ô∏è Hardware</span>
                    <span class="meta-item">üìö Maturitn√≠ okruh</span>
                </div>
            </div>

            <div class="glass-panel animate-fade-in book-content">
                <p>Procesor (CPU - Central Processing Unit) je <strong>"mozek" poƒç√≠taƒçe</strong>, kter√Ω vykon√°v√°
                    instrukce program≈Ø a zpracov√°v√° data.</p>

                <h2>1. Z√°kladn√≠ architektura CPU</h2>

                <h3>Von Neumannova architektura</h3>
                <ul>
                    <li>Program a data jsou ulo≈æeny ve <strong>spoleƒçn√© pamƒõti</strong></li>
                    <li>Instrukce se zpracov√°vaj√≠ <strong>sekvenƒçnƒõ</strong></li>
                    <li>Komponenty: ALU, ≈ôadiƒç, registry, sbƒõrnice</li>
                    <li><strong>Bottleneck:</strong> Von Neumannovo √∫zk√© hrdlo (sd√≠len√° sbƒõrnice)</li>
                </ul>

                <h3>Harvardsk√° architektura</h3>
                <ul>
                    <li>Oddƒõlen√° pamƒõ≈• pro <strong>program a data</strong></li>
                    <li>Mo≈ænost souƒçasn√©ho p≈ô√≠stupu k obƒõma pamƒõtem</li>
                    <li>Pou≈æ√≠v√° se v DSP a mikrokontrol√©rech</li>
                </ul>

                <h2>2. Komponenty procesoru</h2>

                <h3>ALU (Arithmetic Logic Unit)</h3>
                <ul>
                    <li>Prov√°d√≠ aritmetick√© operace (sƒç√≠t√°n√≠, n√°soben√≠...)</li>
                    <li>Prov√°d√≠ logick√© operace (AND, OR, XOR, NOT)</li>
                    <li>Modern√≠ CPU maj√≠ v√≠ce ALU jednotek</li>
                </ul>

                <h3>≈òadiƒç (Control Unit)</h3>
                <ul>
                    <li>Dek√≥duje instrukce</li>
                    <li>≈ò√≠d√≠ tok dat mezi komponenty</li>
                    <li>Generuje ≈ô√≠d√≠c√≠ sign√°ly</li>
                </ul>

                <h3>Registry</h3>
                <ul>
                    <li>Nejrychlej≈°√≠ pamƒõ≈•ov√© bu≈àky p≈ô√≠mo v CPU</li>
                    <li><strong>Obecn√© registry:</strong> Pro doƒçasn√° data (EAX, EBX v x86)</li>
                    <li><strong>Programov√Ω ƒç√≠taƒç (PC):</strong> Adresa dal≈°√≠ instrukce</li>
                    <li><strong>Stavov√Ω registr:</strong> P≈ô√≠znaky (zero, carry, overflow)</li>
                </ul>

                <h2>3. Instrukƒçn√≠ cyklus</h2>
                <p>Z√°kladn√≠ cyklus zpracov√°n√≠ instrukce (Fetch-Decode-Execute):</p>
                <ol>
                    <li><strong>Fetch:</strong> Naƒçten√≠ instrukce z pamƒõti</li>
                    <li><strong>Decode:</strong> Dek√≥dov√°n√≠ instrukce (co m√° dƒõlat)</li>
                    <li><strong>Execute:</strong> Proveden√≠ operace</li>
                    <li><strong>Write-back:</strong> Z√°pis v√Ωsledku</li>
                </ol>

                <h3>Pipeline (z≈ôetƒõzen√≠)</h3>
                <ul>
                    <li>P≈ôekr√Ωv√°n√≠ f√°z√≠ v√≠ce instrukc√≠ souƒçasnƒõ</li>
                    <li>Zvy≈°uje propustnost (throughput)</li>
                    <li><strong>Hazardy:</strong> Datov√©, ≈ô√≠d√≠c√≠, struktur√°ln√≠ konflikty</li>
                    <li><strong>Branch prediction:</strong> Predikce vƒõtven√≠ pro sn√≠≈æen√≠ penalizace</li>
                </ul>

                <h2>4. J√°dra a vl√°kna</h2>

                <h3>J√°dra (Cores)</h3>
                <ul>
                    <li>Fyzick√© v√Ωpoƒçetn√≠ jednotky v CPU</li>
                    <li>Ka≈æd√© j√°dro m≈Ø≈æe zpracov√°vat instrukce nez√°visle</li>
                    <li>V√≠ce jader = lep≈°√≠ multitasking a paraleln√≠ zpracov√°n√≠</li>
                </ul>

                <h3>Vl√°kna (Threads)</h3>
                <ul>
                    <li><strong>SMT (Simultaneous Multithreading):</strong> Intel = Hyper-Threading</li>
                    <li>Jedno j√°dro m≈Ø≈æe zpracov√°vat 2 vl√°kna souƒçasnƒõ</li>
                    <li>Vyu≈æ√≠v√° nevyu≈æit√© zdroje j√°dra</li>
                    <li>P≈ô√≠klad: 8 jader / 16 vl√°ken</li>
                </ul>

                <h3>Hybridn√≠ architektura (Intel 12+ gen)</h3>
                <ul>
                    <li><strong>P-j√°dra (Performance):</strong> V√Ωkonn√° j√°dra pro n√°roƒçn√© √∫lohy</li>
                    <li><strong>E-j√°dra (Efficient):</strong> √ösporn√° j√°dra pro pozad√≠</li>
                    <li>Lep≈°√≠ pomƒõr v√Ωkon/spot≈ôeba</li>
                </ul>

                <h2>5. Cache pamƒõ≈•</h2>
                <p>Rychl√° mezipamƒõ≈• mezi CPU a RAM:</p>
                <ul>
                    <li><strong>L1 Cache:</strong> Nejrychlej≈°√≠, nejmen≈°√≠ (32-64 KB na j√°dro), rozdƒõlena na instrukce a
                        data</li>
                    <li><strong>L2 Cache:</strong> Vƒõt≈°√≠, pomalej≈°√≠ (256 KB - 1 MB na j√°dro)</li>
                    <li><strong>L3 Cache:</strong> Sd√≠len√° mezi j√°dry (8-64+ MB), nejpomalej≈°√≠ cache</li>
                </ul>

                <h3>Principy fungov√°n√≠ cache</h3>
                <ul>
                    <li><strong>Cache hit:</strong> Data nalezena v cache (rychl√©)</li>
                    <li><strong>Cache miss:</strong> Data mus√≠ b√Ωt naƒçtena z RAM (pomal√©)</li>
                    <li><strong>Hit rate:</strong> Procento √∫spƒõ≈°n√Ωch p≈ô√≠stup≈Ø</li>
                </ul>

                <h2>6. Taktovac√≠ frekvence</h2>
                <ul>
                    <li><strong>Base clock:</strong> Z√°kladn√≠ frekvence (nap≈ô. 3.6 GHz)</li>
                    <li><strong>Boost clock:</strong> Maxim√°ln√≠ frekvence p≈ôi z√°tƒõ≈æi (nap≈ô. 5.2 GHz)</li>
                    <li><strong>P≈ôetaktov√°n√≠ (OC):</strong> Zv√Ω≈°en√≠ frekvence nad specifikaci</li>
                    <li>Vy≈°≈°√≠ frekvence = vy≈°≈°√≠ v√Ωkon, ale i spot≈ôeba a teplota</li>
                </ul>

                <h2>7. V√Ωrobn√≠ proces</h2>
                <ul>
                    <li>Mƒõ≈ô√≠ se v nanometrech (nm)</li>
                    <li><strong>Men≈°√≠ proces:</strong> V√≠ce tranzistor≈Ø, ni≈æ≈°√≠ spot≈ôeba, ni≈æ≈°√≠ teplota</li>
                    <li>Aktu√°ln√≠ procesy: 7nm, 5nm, 4nm, 3nm</li>
                    <li><strong>V√Ωrobci:</strong> TSMC, Samsung, Intel Foundry</li>
                </ul>

                <h2>8. Instrukƒçn√≠ sady</h2>

                <h3>CISC (Complex Instruction Set Computer)</h3>
                <ul>
                    <li>Mnoho komplexn√≠ch instrukc√≠</li>
                    <li>P≈ô√≠klad: x86, x86-64 (Intel, AMD)</li>
                    <li>Dominuje v desktopech a serverech</li>
                </ul>

                <h3>RISC (Reduced Instruction Set Computer)</h3>
                <ul>
                    <li>Jednoduch√©, optimalizovan√© instrukce</li>
                    <li>P≈ô√≠klad: ARM (mobily, Apple M-series), RISC-V</li>
                    <li>Vy≈°≈°√≠ energetick√° efektivita</li>
                </ul>

                <h3>Roz≈°√≠≈ôen√≠ instrukƒçn√≠ sady</h3>
                <ul>
                    <li><strong>SSE, AVX:</strong> Vektorov√© operace (SIMD)</li>
                    <li><strong>AES-NI:</strong> Hardwarov√© ≈°ifrov√°n√≠</li>
                    <li><strong>AVX-512:</strong> Pokroƒçil√© vektorov√© operace</li>
                </ul>

                <h2>9. Hlavn√≠ v√Ωrobci</h2>

                <h3>Intel</h3>
                <ul>
                    <li>Core i3, i5, i7, i9 (desktop)</li>
                    <li>Xeon (servery)</li>
                    <li>Aktu√°ln√≠: 14. generace (Raptor Lake Refresh)</li>
                </ul>

                <h3>AMD</h3>
                <ul>
                    <li>Ryzen 3, 5, 7, 9 (desktop)</li>
                    <li>EPYC (servery)</li>
                    <li>Aktu√°ln√≠: Ryzen 9000 (Zen 5)</li>
                </ul>

                <h3>Apple</h3>
                <ul>
                    <li>M1, M2, M3, M4 (ARM-based)</li>
                    <li>Vysok√° efektivita, integrovan√° GPU</li>
                </ul>

                <h2>10. TDP a spot≈ôeba</h2>
                <ul>
                    <li><strong>TDP (Thermal Design Power):</strong> Tepeln√Ω v√Ωkon, kter√Ω mus√≠ chladiƒç odv√©st</li>
                    <li>Typick√© hodnoty: 65W (bƒõ≈æn√©), 125W (v√Ωkonn√©), 200W+ (HEDT)</li>
                    <li><strong>Skuteƒçn√° spot≈ôeba</strong> m≈Ø≈æe b√Ωt vy≈°≈°√≠ p≈ôi boost</li>
                </ul>

                <h2>üéì Shrnut√≠ pro maturitu</h2>
                <div
                    style="background: rgba(139, 92, 246, 0.1); padding: 1rem; border-radius: 8px; border-left: 4px solid #8b5cf6;">
                    <ul>
                        <li><strong>CPU</strong> = mozek poƒç√≠taƒçe, vykon√°v√° instrukce</li>
                        <li><strong>Komponenty:</strong> ALU, ≈ôadiƒç, registry, cache</li>
                        <li><strong>Instrukƒçn√≠ cyklus:</strong> Fetch ‚Üí Decode ‚Üí Execute ‚Üí Write-back</li>
                        <li><strong>J√°dra</strong> = fyzick√© jednotky, <strong>vl√°kna</strong> = logick√© (HT/SMT)</li>
                        <li><strong>Cache:</strong> L1 (nejrychlej≈°√≠) > L2 > L3 (nejvƒõt≈°√≠)</li>
                        <li><strong>CISC</strong> (x86) vs <strong>RISC</strong> (ARM)</li>
                        <li><strong>Frekvence:</strong> Base clock a Boost clock (GHz)</li>
                        <li><strong>V√Ωrobci:</strong> Intel (Core), AMD (Ryzen), Apple (M-series)</li>
                    </ul>
                </div>
            </div>
        </main>

        <footer>
            <p>¬© 2025 MaturitaPort√°l | Vytvo≈ôeno pro p≈ô√≠pravu na maturitu</p>
            <p style="margin-top: 0.5rem; font-size: 0.85rem;">
                <a href="privacy.html" style="color: var(--text-muted);">Z√°sady ochrany osobn√≠ch √∫daj≈Ø</a> | 
                <a href="mailto:prasecibota@gmail.com" style="color: var(--text-muted);">Kontakt</a>
            </p>
        </footer>
    </div>

    <script src="../../script.js"></script>
</body>

</html>