// Seed: 3505793184
module module_0 (
    id_1
);
  input id_1;
  always @(negedge (1 - 1) or 1 == id_1 && 1'b0) begin
    if (1'b0) id_1 <= id_1;
    id_1 <= 1;
    id_1 = id_1 < id_1;
  end
  type_10(
      id_1, 1'h0
  );
  logic id_2;
  logic id_3;
  type_12(
      id_2, id_4, {id_4}
  );
  assign id_4 = 1;
  logic id_5;
  logic id_6;
  logic id_7 = id_5;
  logic id_8 = 1;
  logic id_9 = id_2;
endmodule
