<stg><name>preProcessing</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %b_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %b_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_4_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %b_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_5_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %b_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_6_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %b_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_7_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %b_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_8_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %b_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_9_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %b_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_10_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %b_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_11_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %b_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_12_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %b_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_13_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %b_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_14_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %b_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_15_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %b_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_16_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %b_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_17_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %b_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_18_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm

]]></Node>
<StgValue><ssdm name="end_flag"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:26 %br_ln292 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.cond:0 %end_flag_3 = phi i1 %end_flag, void %entry, i1 %end_flag_4, void %for.inc465

]]></Node>
<StgValue><ssdm name="end_flag_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:1 %br_ln292 = br i1 %end_flag_3, void %LOOP_SHA256_GEN_FULL_BLKS, void %for.end467

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:1 %len = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %len_strm

]]></Node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:2 %left = trunc i64 %len

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:3 %trunc_ln485 = trunc i64 %len

]]></Node>
<StgValue><ssdm name="trunc_ln485"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:4 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %len, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="59" op_0_bw="58">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:5 %zext_ln299 = zext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:6 %trunc_ln299 = trunc i64 %len

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:7 %icmp_ln299 = icmp_ugt  i6 %left, i6 55

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="59" op_0_bw="1" op_1_bw="59" op_2_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:8 %select_ln299 = select i1 %icmp_ln299, i59 2, i59 1

]]></Node>
<StgValue><ssdm name="select_ln299"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:9 %blk_num = add i59 %select_ln299, i59 %zext_ln299

]]></Node>
<StgValue><ssdm name="blk_num"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:10 %zext_ln299_1 = zext i59 %blk_num

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:11 %write_ln301 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm, i64 %zext_ln299_1

]]></Node>
<StgValue><ssdm name="write_ln301"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:12 %write_ln302 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end467:0 %write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln494"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
for.end467:1 %ret_ln496 = ret

]]></Node>
<StgValue><ssdm name="ret_ln496"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:13 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="64" op_3_bw="512" op_4_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:14 %call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="call_ln299"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="64" op_3_bw="512" op_4_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:14 %call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="call_ln299"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:0 %specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln292"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:15 %empty_92 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:16 %icmp_ln343 = icmp_eq  i6 %left, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:17 %br_ln343 = br i1 %icmp_ln343, void %LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:0 %cmp116 = icmp_ult  i6 %left, i6 56

]]></Node>
<StgValue><ssdm name="cmp116"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc90:0 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="448">
<![CDATA[
for.inc90:1 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_23, i448 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc90:2 %or_ln365 = or i512 %or_ln, i512 2147483648

]]></Node>
<StgValue><ssdm name="or_ln365"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc90:3 %tmp_24 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %or_ln365, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="480" op_2_bw="32">
<![CDATA[
for.inc90:4 %or_ln365_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i480.i32, i480 %tmp_24, i32 0

]]></Node>
<StgValue><ssdm name="or_ln365_s"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc90:5 %or_ln365_1 = or i512 %or_ln365_s, i512 2147483648

]]></Node>
<StgValue><ssdm name="or_ln365_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc90:6 %write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln365_1

]]></Node>
<StgValue><ssdm name="write_ln365"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.inc90:7 %br_ln367 = br void %for.inc465

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %len, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:2 %rev = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:3 %trunc_ln375_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %len, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln375_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:4 %select_ln375 = select i1 %cmp116, i4 7, i4 8

]]></Node>
<StgValue><ssdm name="select_ln375"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:5 %empty_93 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="3" op_4_bw="2" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:6 %call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="3" op_4_bw="2" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:6 %call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc

]]></Node>
<StgValue><ssdm name="call_ln375"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:7 %b_18_loc_load = load i32 %b_18_loc

]]></Node>
<StgValue><ssdm name="b_18_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:8 %b_17_loc_load = load i32 %b_17_loc

]]></Node>
<StgValue><ssdm name="b_17_loc_load"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:9 %b_16_loc_load = load i32 %b_16_loc

]]></Node>
<StgValue><ssdm name="b_16_loc_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:10 %b_15_loc_load = load i32 %b_15_loc

]]></Node>
<StgValue><ssdm name="b_15_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:11 %b_14_loc_load = load i32 %b_14_loc

]]></Node>
<StgValue><ssdm name="b_14_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:12 %b_13_loc_load = load i32 %b_13_loc

]]></Node>
<StgValue><ssdm name="b_13_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:13 %b_12_loc_load = load i32 %b_12_loc

]]></Node>
<StgValue><ssdm name="b_12_loc_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:14 %b_11_loc_load = load i32 %b_11_loc

]]></Node>
<StgValue><ssdm name="b_11_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:15 %b_10_loc_load = load i32 %b_10_loc

]]></Node>
<StgValue><ssdm name="b_10_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:16 %b_9_loc_load = load i32 %b_9_loc

]]></Node>
<StgValue><ssdm name="b_9_loc_load"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:17 %b_8_loc_load = load i32 %b_8_loc

]]></Node>
<StgValue><ssdm name="b_8_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:18 %b_7_loc_load = load i32 %b_7_loc

]]></Node>
<StgValue><ssdm name="b_7_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:19 %b_6_loc_load = load i32 %b_6_loc

]]></Node>
<StgValue><ssdm name="b_6_loc_load"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:20 %b_5_loc_load = load i32 %b_5_loc

]]></Node>
<StgValue><ssdm name="b_5_loc_load"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:21 %b_4_loc_load = load i32 %b_4_loc

]]></Node>
<StgValue><ssdm name="b_4_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:22 %b_loc_load = load i32 %b_loc

]]></Node>
<StgValue><ssdm name="b_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:23 %empty_94 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE:24 %br_ln460 = br i1 %cmp116, void %for.inc442, void %do.end425

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.inc442:0 %or_ln471_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %b_18_loc_load, i32 %b_17_loc_load, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load

]]></Node>
<StgValue><ssdm name="or_ln471_s"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc442:1 %write_ln471 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln471_s

]]></Node>
<StgValue><ssdm name="write_ln471"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc442:2 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end425:0 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
do.end425:1 %or_ln467_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i29 %trunc_ln485, i3 0, i32 %tmp_s, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load

]]></Node>
<StgValue><ssdm name="or_ln467_s"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
do.end425:2 %write_ln467 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln467_s

]]></Node>
<StgValue><ssdm name="write_ln467"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
do.end425:3 %br_ln469 = br void %if.end463

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
<literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="448">
<![CDATA[
for.inc442:3 %or_ln489_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_1, i448 0

]]></Node>
<StgValue><ssdm name="or_ln489_s"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
<literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc442:4 %write_ln489 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln489_s

]]></Node>
<StgValue><ssdm name="write_ln489"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
<literal name="cmp116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
for.inc442:5 %br_ln0 = br void %if.end463

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.end463:0 %br_ln0 = br void %for.inc465

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc465:0 %end_flag_4 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm

]]></Node>
<StgValue><ssdm name="end_flag_4"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc465:1 %br_ln292 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
