# Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# E:/FPGA/Xilinx/LSFR/lsfr_test
# E:/FPGA/Xilinx/LSFR/lsfr_test/script/
# E:/FPGA/Xilinx/LSFR/lsfr_test/src/
# E:/FPGA/Xilinx/LSFR/lsfr_test/sim/
# reading D:/modeltech64_2019.2/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work ./work/modelsim_lib 
# Copying D:/modeltech64_2019.2/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:40:54 on Apr 08,2023
# vlog -reportprogress 300 -93 -work work E:/FPGA/Xilinx/LSFR/lsfr_test/sim/tb_fibonacci_lsfr/tb_fibonacci_lsfr.v E:/FPGA/Xilinx/LSFR/lsfr_test/src/fibonacci_lsfr/fibonacci_lsfr.v 
# -- Compiling module tb_fibonacci_lsfr
# -- Compiling module fibonacci_lsfr
# 
# Top level modules:
# 	tb_fibonacci_lsfr
# End time: 12:40:54 on Apr 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns -voptargs="+acc" work.tb_fibonacci_lsfr 
# Start time: 12:40:55 on Apr 08,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fibonacci_lsfr(fast)
# Loading work.fibonacci_lsfr(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
pwr
# invalid command name "pwr"
pwf
# invalid command name "pwf"
pwd
# E:/FPGA/Xilinx/LSFR/lsfr_test/script
