module Register # (N = 1) 
(
	input 	logic				Clk,
	input		logic				Load,
	input		logic[N-1:0]	Din,
	output	logic[N-1:0]	Dout
);
