
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e14  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b160  08011fa8  08011fa8  00012fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803d108  0803d108  0003f21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0803d108  0803d108  0003e108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803d110  0803d110  0003f21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803d110  0803d110  0003e110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803d114  0803d114  0003e114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0803d118  0003f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f4c  20000220  0803d334  0003f220  2**3
                  ALLOC
 10 ._user_heap_stack 00001404  2000216c  0803d334  0004016c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003f21c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d1db  00000000  00000000  0003f24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004582  00000000  00000000  0005c427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  000609b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f3  00000000  00000000  00062200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029992  00000000  00000000  000634f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026376  00000000  00000000  0008ce85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddd57  00000000  00000000  000b31fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190f52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a1c  00000000  00000000  00190f98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  001989b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011f8c 	.word	0x08011f8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08011f8c 	.word	0x08011f8c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6493      	str	r3, [r2, #72]	@ 0x48
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001062:	4a1f      	ldr	r2, [pc, #124]	@ (80010e0 <MX_DMA_Init+0xa0>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6493      	str	r3, [r2, #72]	@ 0x48
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <MX_DMA_Init+0xa0>)
 800106c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200c      	movs	r0, #12
 800107c:	f002 ff51 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001080:	200c      	movs	r0, #12
 8001082:	f002 ff6a 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	200d      	movs	r0, #13
 800108c:	f002 ff49 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001090:	200d      	movs	r0, #13
 8001092:	f002 ff62 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	200e      	movs	r0, #14
 800109c:	f002 ff41 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010a0:	200e      	movs	r0, #14
 80010a2:	f002 ff5a 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	200f      	movs	r0, #15
 80010ac:	f002 ff39 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80010b0:	200f      	movs	r0, #15
 80010b2:	f002 ff52 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2100      	movs	r1, #0
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f002 ff31 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f002 ff4a 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f002 ff29 	bl	8003f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f002 ff42 	bl	8003f5a <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fa:	4b38      	ldr	r3, [pc, #224]	@ (80011dc <MX_GPIO_Init+0xf8>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a37      	ldr	r2, [pc, #220]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b35      	ldr	r3, [pc, #212]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <MX_GPIO_Init+0xf8>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a2b      	ldr	r2, [pc, #172]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <MX_GPIO_Init+0xf8>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2103      	movs	r1, #3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f003 fb41 	bl	80047d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2110      	movs	r1, #16
 8001152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001156:	f003 fb3b 	bl	80047d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8001160:	481f      	ldr	r0, [pc, #124]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 8001162:	f003 fb35 	bl	80047d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin ASIC_RST_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|ASIC_RST_Pin;
 8001166:	2313      	movs	r3, #19
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001180:	f003 f994 	bl	80044ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001184:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	4619      	mov	r1, r3
 800119c:	4810      	ldr	r0, [pc, #64]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 800119e:	f003 f985 	bl	80044ac <HAL_GPIO_Init>

  /*Configure GPIO pins : AFULL_Pin EMPTY_Pin */
  GPIO_InitStruct.Pin = AFULL_Pin|EMPTY_Pin;
 80011a2:	2306      	movs	r3, #6
 80011a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011aa:	2302      	movs	r3, #2
 80011ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	4619      	mov	r1, r3
 80011b4:	480a      	ldr	r0, [pc, #40]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 80011b6:	f003 f979 	bl	80044ac <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin S3_Pin S4_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin|S4_Pin;
 80011ba:	f640 4318 	movw	r3, #3096	@ 0xc18
 80011be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4619      	mov	r1, r3
 80011ce:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_GPIO_Init+0xfc>)
 80011d0:	f003 f96c 	bl	80044ac <HAL_GPIO_Init>

}
 80011d4:	bf00      	nop
 80011d6:	3720      	adds	r7, #32
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400

080011e4 <main>:
uint8_t res = 0;
uint8_t open = 0;
SD_Config current_config;

int main(void)
{
 80011e4:	b590      	push	{r4, r7, lr}
 80011e6:	b087      	sub	sp, #28
 80011e8:	af02      	add	r7, sp, #8
  HAL_Init();
 80011ea:	f002 fd26 	bl	8003c3a <HAL_Init>
  SystemClock_Config();
 80011ee:	f000 f8d7 	bl	80013a0 <SystemClock_Config>
  MX_GPIO_Init();
 80011f2:	f7ff ff77 	bl	80010e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f6:	f7ff ff23 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011fa:	f001 fb77 	bl	80028ec <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80011fe:	f000 ff13 	bl	8002028 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001202:	f007 fac9 	bl	8008798 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001206:	f000 fed1 	bl	8001fac <MX_SPI1_Init>
  MX_TIM6_Init();
 800120a:	f001 faf7 	bl	80027fc <MX_TIM6_Init>
  MX_TIM2_Init();
 800120e:	f001 faa7 	bl	8002760 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001212:	4847      	ldr	r0, [pc, #284]	@ (8001330 <main+0x14c>)
 8001214:	f005 fa84 	bl	8006720 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001218:	4846      	ldr	r0, [pc, #280]	@ (8001334 <main+0x150>)
 800121a:	f005 fa81 	bl	8006720 <HAL_TIM_Base_Start_IT>
  UART_Queue_Init();
 800121e:	f002 fbfd 	bl	8003a1c <UART_Queue_Init>
  if(SD_Init() == SD_OK)
 8001222:	f000 f9ab 	bl	800157c <SD_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d134      	bne.n	8001296 <main+0xb2>
  {
	res=f_mount(&fs,"0:",1);
 800122c:	2201      	movs	r2, #1
 800122e:	4942      	ldr	r1, [pc, #264]	@ (8001338 <main+0x154>)
 8001230:	4842      	ldr	r0, [pc, #264]	@ (800133c <main+0x158>)
 8001232:	f00b f857 	bl	800c2e4 <f_mount>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	4b41      	ldr	r3, [pc, #260]	@ (8001340 <main+0x15c>)
 800123c:	701a      	strb	r2, [r3, #0]
	if(res != FR_OK)
 800123e:	4b40      	ldr	r3, [pc, #256]	@ (8001340 <main+0x15c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <main+0x66>
		Error_Handler();
 8001246:	f000 f8fa 	bl	800143e <Error_Handler>
	if(file_exists(CONFIG_FILE) != FR_OK)
 800124a:	4b3e      	ldr	r3, [pc, #248]	@ (8001344 <main+0x160>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fc4f 	bl	8001af2 <file_exists>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <main+0x7a>
		create_default_config();
 800125a:	f000 fe3b 	bl	8001ed4 <create_default_config>
	int log_num = get_next_log_number();
 800125e:	f000 fc61 	bl	8001b24 <get_next_log_number>
 8001262:	60f8      	str	r0, [r7, #12]
	snprintf(current_log_file, sizeof(current_log_file), "%s%05d.txt", LOG_PREFIX, log_num);
 8001264:	4b38      	ldr	r3, [pc, #224]	@ (8001348 <main+0x164>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	4613      	mov	r3, r2
 800126e:	4a37      	ldr	r2, [pc, #220]	@ (800134c <main+0x168>)
 8001270:	2114      	movs	r1, #20
 8001272:	4837      	ldr	r0, [pc, #220]	@ (8001350 <main+0x16c>)
 8001274:	f00d fb2c 	bl	800e8d0 <sniprintf>
	f_open(&fil, current_log_file, FA_CREATE_NEW | FA_WRITE);
 8001278:	2206      	movs	r2, #6
 800127a:	4935      	ldr	r1, [pc, #212]	@ (8001350 <main+0x16c>)
 800127c:	4835      	ldr	r0, [pc, #212]	@ (8001354 <main+0x170>)
 800127e:	f00b f877 	bl	800c370 <f_open>
	current_config = load_and_apply_config();
 8001282:	4c35      	ldr	r4, [pc, #212]	@ (8001358 <main+0x174>)
 8001284:	463b      	mov	r3, r7
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fe50 	bl	8001f2c <load_and_apply_config>
 800128c:	4623      	mov	r3, r4
 800128e:	463a      	mov	r2, r7
 8001290:	6810      	ldr	r0, [r2, #0]
 8001292:	6851      	ldr	r1, [r2, #4]
 8001294:	c303      	stmia	r3!, {r0, r1}
  }
  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8001296:	2240      	movs	r2, #64	@ 0x40
 8001298:	4930      	ldr	r1, [pc, #192]	@ (800135c <main+0x178>)
 800129a:	4831      	ldr	r0, [pc, #196]	@ (8001360 <main+0x17c>)
 800129c:	f005 ff6e 	bl	800717c <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80012a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001360 <main+0x17c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001360 <main+0x17c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 0210 	orr.w	r2, r2, #16
 80012ae:	601a      	str	r2, [r3, #0]
  ON_G();
 80012b0:	2201      	movs	r2, #1
 80012b2:	2102      	movs	r1, #2
 80012b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b8:	f003 fa8a 	bl	80047d0 <HAL_GPIO_WritePin>

  while (1)
  {
	  maintain_processing_buffer();
 80012bc:	f002 fb0c 	bl	80038d8 <maintain_processing_buffer>
	  if(data_ready)
 80012c0:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <main+0x180>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d019      	beq.n	80012fe <main+0x11a>
	  {
		  CMD_Status state1 = CMD_Judge();
 80012ca:	f001 fcf9 	bl	8002cc0 <CMD_Judge>
 80012ce:	4603      	mov	r3, r0
 80012d0:	72fb      	strb	r3, [r7, #11]
		  if(state1 == CMD_OK)
 80012d2:	7afb      	ldrb	r3, [r7, #11]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10b      	bne.n	80012f0 <main+0x10c>
		  {
			  CMD_Status state2 = CMD_Execute();
 80012d8:	f001 fde6 	bl	8002ea8 <CMD_Execute>
 80012dc:	4603      	mov	r3, r0
 80012de:	72bb      	strb	r3, [r7, #10]
			  if(state2 != CMD_OK)
 80012e0:	7abb      	ldrb	r3, [r7, #10]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00b      	beq.n	80012fe <main+0x11a>
				  CMD_HANDLE_ERROR(state2);
 80012e6:	7abb      	ldrb	r3, [r7, #10]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f002 fb2b 	bl	8003944 <CMD_HANDLE_ERROR>
 80012ee:	e006      	b.n	80012fe <main+0x11a>
		  }
		  else if(state1 == CMD_END);
 80012f0:	7afb      	ldrb	r3, [r7, #11]
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d003      	beq.n	80012fe <main+0x11a>
		  else
			  CMD_HANDLE_ERROR(state1);
 80012f6:	7afb      	ldrb	r3, [r7, #11]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 fb23 	bl	8003944 <CMD_HANDLE_ERROR>
	  }
	  if(sampling_ready == 1)
 80012fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <main+0x184>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	b29b      	uxth	r3, r3
 8001304:	2b01      	cmp	r3, #1
 8001306:	d1d9      	bne.n	80012bc <main+0xd8>
	  {
		  if(ReadResult() == HAL_OK)
 8001308:	f001 fc2a 	bl	8002b60 <ReadResult>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1d4      	bne.n	80012bc <main+0xd8>
		  {
			  Send_Data();
 8001312:	f002 fa33 	bl	800377c <Send_Data>
			  f_write(&fil, datatx, transmitlength, &bw);
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <main+0x188>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <main+0x18c>)
 800131e:	4915      	ldr	r1, [pc, #84]	@ (8001374 <main+0x190>)
 8001320:	480c      	ldr	r0, [pc, #48]	@ (8001354 <main+0x170>)
 8001322:	f00b fc77 	bl	800cc14 <f_write>
			  f_sync(&fil);
 8001326:	480b      	ldr	r0, [pc, #44]	@ (8001354 <main+0x170>)
 8001328:	f00b fe28 	bl	800cf7c <f_sync>
	  maintain_processing_buffer();
 800132c:	e7c6      	b.n	80012bc <main+0xd8>
 800132e:	bf00      	nop
 8001330:	20000924 	.word	0x20000924
 8001334:	20000970 	.word	0x20000970
 8001338:	08011fa8 	.word	0x08011fa8
 800133c:	20000280 	.word	0x20000280
 8001340:	20000714 	.word	0x20000714
 8001344:	20000000 	.word	0x20000000
 8001348:	20000004 	.word	0x20000004
 800134c:	08011fac 	.word	0x08011fac
 8001350:	20000724 	.word	0x20000724
 8001354:	200004b8 	.word	0x200004b8
 8001358:	20000718 	.word	0x20000718
 800135c:	2000023c 	.word	0x2000023c
 8001360:	200009bc 	.word	0x200009bc
 8001364:	2000027e 	.word	0x2000027e
 8001368:	2000002e 	.word	0x2000002e
 800136c:	20000034 	.word	0x20000034
 8001370:	20000710 	.word	0x20000710
 8001374:	20000f1c 	.word	0x20000f1c

08001378 <_write>:
  }
}


int _write(int file, char *ptr, int len)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 100);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	b29a      	uxth	r2, r3
 8001388:	2364      	movs	r3, #100	@ 0x64
 800138a:	68b9      	ldr	r1, [r7, #8]
 800138c:	4803      	ldr	r0, [pc, #12]	@ (800139c <_write+0x24>)
 800138e:	f005 fdef 	bl	8006f70 <HAL_UART_Transmit>
    return len;
 8001392:	687b      	ldr	r3, [r7, #4]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	200009bc 	.word	0x200009bc

080013a0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b096      	sub	sp, #88	@ 0x58
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	2244      	movs	r2, #68	@ 0x44
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f00d fb43 	bl	800ea3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013c6:	f003 fa43 	bl	8004850 <HAL_PWREx_ControlVoltageScaling>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d0:	f000 f835 	bl	800143e <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d4:	2301      	movs	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80013d8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80013dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013de:	2302      	movs	r3, #2
 80013e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013e2:	2303      	movs	r3, #3
 80013e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013e6:	2301      	movs	r3, #1
 80013e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80013ea:	2314      	movs	r3, #20
 80013ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013ee:	2307      	movs	r3, #7
 80013f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013f6:	2302      	movs	r3, #2
 80013f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	4618      	mov	r0, r3
 8001400:	f003 fa7c 	bl	80048fc <HAL_RCC_OscConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800140a:	f000 f818 	bl	800143e <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140e:	230f      	movs	r3, #15
 8001410:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001412:	2303      	movs	r3, #3
 8001414:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001422:	463b      	mov	r3, r7
 8001424:	2104      	movs	r1, #4
 8001426:	4618      	mov	r0, r3
 8001428:	f003 fe7c 	bl	8005124 <HAL_RCC_ClockConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001432:	f000 f804 	bl	800143e <Error_Handler>
  }
}
 8001436:	bf00      	nop
 8001438:	3758      	adds	r7, #88	@ 0x58
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <Error_Handler>:

void Error_Handler(void)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001442:	b672      	cpsid	i
}
 8001444:	bf00      	nop
  __disable_irq();
  while (1)
  {
	  SHINE_R();
 8001446:	f000 f806 	bl	8001456 <SHINE_R>
	  HAL_Delay(1000);
 800144a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800144e:	f002 fc69 	bl	8003d24 <HAL_Delay>
	  SHINE_R();
 8001452:	bf00      	nop
 8001454:	e7f7      	b.n	8001446 <Error_Handler+0x8>

08001456 <SHINE_R>:
const char *LOG_PREFIX = "log";
char current_log_file[20];
static int cached_max_log_num = -1;

void SHINE_R(void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800145a:	2101      	movs	r1, #1
 800145c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001460:	f003 f9ce 	bl	8004800 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8001464:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001468:	f002 fc5c 	bl	8003d24 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800146c:	2101      	movs	r1, #1
 800146e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001472:	f003 f9c5 	bl	8004800 <HAL_GPIO_TogglePin>
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <SPI_TransmitReceive>:
	HAL_Delay(1000);
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}

uint8_t SPI_TransmitReceive(uint8_t data) //
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af02      	add	r7, sp, #8
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1 ,100);
 8001486:	f107 020f 	add.w	r2, r7, #15
 800148a:	1df9      	adds	r1, r7, #7
 800148c:	2364      	movs	r3, #100	@ 0x64
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2301      	movs	r3, #1
 8001492:	4804      	ldr	r0, [pc, #16]	@ (80014a4 <SPI_TransmitReceive+0x28>)
 8001494:	f004 fc49 	bl	8005d2a <HAL_SPI_TransmitReceive>
    return rx_data;
 8001498:	7bfb      	ldrb	r3, [r7, #15]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000079c 	.word	0x2000079c

080014a8 <SD_PowerOnSeq>:

void SD_PowerOnSeq(void) //80
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 80014ae:	2201      	movs	r2, #1
 80014b0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014b4:	4809      	ldr	r0, [pc, #36]	@ (80014dc <SD_PowerOnSeq+0x34>)
 80014b6:	f003 f98b 	bl	80047d0 <HAL_GPIO_WritePin>
    for(uint8_t i=0; i<10; i++)
 80014ba:	2300      	movs	r3, #0
 80014bc:	71fb      	strb	r3, [r7, #7]
 80014be:	e005      	b.n	80014cc <SD_PowerOnSeq+0x24>
    {
        SPI_TransmitReceive(0xFF);
 80014c0:	20ff      	movs	r0, #255	@ 0xff
 80014c2:	f7ff ffdb 	bl	800147c <SPI_TransmitReceive>
    for(uint8_t i=0; i<10; i++)
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	3301      	adds	r3, #1
 80014ca:	71fb      	strb	r3, [r7, #7]
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	2b09      	cmp	r3, #9
 80014d0:	d9f6      	bls.n	80014c0 <SD_PowerOnSeq+0x18>
    }
}
 80014d2:	bf00      	nop
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	48000400 	.word	0x48000400

080014e0 <SD_SendCmd>:

uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)  //cmdargcrc
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
	uint8_t retry = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	73fb      	strb	r3, [r7, #15]
	uint8_t response;
	do{
		retry=SPI_TransmitReceive(0xFF);
 80014f4:	20ff      	movs	r0, #255	@ 0xff
 80014f6:	f7ff ffc1 	bl	800147c <SPI_TransmitReceive>
 80014fa:	4603      	mov	r3, r0
 80014fc:	73fb      	strb	r3, [r7, #15]
	}while(retry!=0xFF);  //CMD8
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	2bff      	cmp	r3, #255	@ 0xff
 8001502:	d1f7      	bne.n	80014f4 <SD_SendCmd+0x14>

    SPI_TransmitReceive(0x40 | cmd);
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800150a:	b2db      	uxtb	r3, r3
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ffb5 	bl	800147c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 24) & 0xFF);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	0e1b      	lsrs	r3, r3, #24
 8001516:	b2db      	uxtb	r3, r3
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ffaf 	bl	800147c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 16) & 0xFF);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	0c1b      	lsrs	r3, r3, #16
 8001522:	b2db      	uxtb	r3, r3
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ffa9 	bl	800147c <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 8)  & 0xFF);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	0a1b      	lsrs	r3, r3, #8
 800152e:	b2db      	uxtb	r3, r3
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ffa3 	bl	800147c <SPI_TransmitReceive>
    SPI_TransmitReceive(arg & 0xFF);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff9e 	bl	800147c <SPI_TransmitReceive>
    SPI_TransmitReceive(crc | 0x01);
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff97 	bl	800147c <SPI_TransmitReceive>
    retry = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]

	do {
	response = SPI_TransmitReceive(0xFF);
 8001552:	20ff      	movs	r0, #255	@ 0xff
 8001554:	f7ff ff92 	bl	800147c <SPI_TransmitReceive>
 8001558:	4603      	mov	r3, r0
 800155a:	73bb      	strb	r3, [r7, #14]
	retry++;
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	3301      	adds	r3, #1
 8001560:	73fb      	strb	r3, [r7, #15]
	} while ((response & 0x80) && (retry < 0xFF));
 8001562:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001566:	2b00      	cmp	r3, #0
 8001568:	da02      	bge.n	8001570 <SD_SendCmd+0x90>
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	2bff      	cmp	r3, #255	@ 0xff
 800156e:	d1f0      	bne.n	8001552 <SD_SendCmd+0x72>
	return response;
 8001570:	7bbb      	ldrb	r3, [r7, #14]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <SD_Init>:

SD_Status SD_Init(void) //SD
{
 800157c:	b590      	push	{r4, r7, lr}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
	uint8_t r1;
	uint8_t buff[6] = {0};
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	809a      	strh	r2, [r3, #4]
	uint16_t retry;
	uint8_t i;

	SD_PowerOnSeq();
 800158a:	f7ff ff8d 	bl	80014a8 <SD_PowerOnSeq>
	SD_CS_LOW();
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001594:	487a      	ldr	r0, [pc, #488]	@ (8001780 <SD_Init+0x204>)
 8001596:	f003 f91b 	bl	80047d0 <HAL_GPIO_WritePin>

	retry = 1000; // 
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	81fb      	strh	r3, [r7, #14]
	do {
	    r1 = SD_SendCmd(CMD0, 0, 0x95);
 80015a0:	2295      	movs	r2, #149	@ 0x95
 80015a2:	2100      	movs	r1, #0
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff ff9b 	bl	80014e0 <SD_SendCmd>
 80015aa:	4603      	mov	r3, r0
 80015ac:	733b      	strb	r3, [r7, #12]
	    retry--;
 80015ae:	89fb      	ldrh	r3, [r7, #14]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	81fb      	strh	r3, [r7, #14]
	} while (r1 != 0x01 && retry > 0);
 80015b4:	7b3b      	ldrb	r3, [r7, #12]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d002      	beq.n	80015c0 <SD_Init+0x44>
 80015ba:	89fb      	ldrh	r3, [r7, #14]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1ef      	bne.n	80015a0 <SD_Init+0x24>

	if (retry == 0)
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d107      	bne.n	80015d6 <SD_Init+0x5a>
	{
	    SD_CS_HIGH();
 80015c6:	2201      	movs	r2, #1
 80015c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015cc:	486c      	ldr	r0, [pc, #432]	@ (8001780 <SD_Init+0x204>)
 80015ce:	f003 f8ff 	bl	80047d0 <HAL_GPIO_WritePin>
	    return SD_ERROR; // 
 80015d2:	2301      	movs	r3, #1
 80015d4:	e0d0      	b.n	8001778 <SD_Init+0x1fc>
	}

	SD_TYPE=0;
 80015d6:	4b6b      	ldr	r3, [pc, #428]	@ (8001784 <SD_Init+0x208>)
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
	r1 = SD_SendCmd(CMD8, 0x1AA, 0x87);
 80015dc:	2287      	movs	r2, #135	@ 0x87
 80015de:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80015e2:	2008      	movs	r0, #8
 80015e4:	f7ff ff7c 	bl	80014e0 <SD_SendCmd>
 80015e8:	4603      	mov	r3, r0
 80015ea:	733b      	strb	r3, [r7, #12]
	if(r1==0x01)
 80015ec:	7b3b      	ldrb	r3, [r7, #12]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d161      	bne.n	80016b6 <SD_Init+0x13a>
	{
		for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0xFF);
 80015f2:	2300      	movs	r3, #0
 80015f4:	737b      	strb	r3, [r7, #13]
 80015f6:	e00d      	b.n	8001614 <SD_Init+0x98>
 80015f8:	7b7c      	ldrb	r4, [r7, #13]
 80015fa:	20ff      	movs	r0, #255	@ 0xff
 80015fc:	f7ff ff3e 	bl	800147c <SPI_TransmitReceive>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	f104 0310 	add.w	r3, r4, #16
 8001608:	443b      	add	r3, r7
 800160a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800160e:	7b7b      	ldrb	r3, [r7, #13]
 8001610:	3301      	adds	r3, #1
 8001612:	737b      	strb	r3, [r7, #13]
 8001614:	7b7b      	ldrb	r3, [r7, #13]
 8001616:	2b03      	cmp	r3, #3
 8001618:	d9ee      	bls.n	80015f8 <SD_Init+0x7c>
		if(buff[2]==0X01&&buff[3]==0XAA)
 800161a:	79bb      	ldrb	r3, [r7, #6]
 800161c:	2b01      	cmp	r3, #1
 800161e:	f040 8098 	bne.w	8001752 <SD_Init+0x1d6>
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	2baa      	cmp	r3, #170	@ 0xaa
 8001626:	f040 8094 	bne.w	8001752 <SD_Init+0x1d6>
		{
			retry=0XFFFE;
 800162a:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800162e:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001630:	2200      	movs	r2, #0
 8001632:	2100      	movs	r1, #0
 8001634:	2037      	movs	r0, #55	@ 0x37
 8001636:	f7ff ff53 	bl	80014e0 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0x40000000,0);
 800163a:	2200      	movs	r2, #0
 800163c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001640:	2029      	movs	r0, #41	@ 0x29
 8001642:	f7ff ff4d 	bl	80014e0 <SD_SendCmd>
 8001646:	4603      	mov	r3, r0
 8001648:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 800164a:	7b3b      	ldrb	r3, [r7, #12]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <SD_Init+0xde>
 8001650:	89fb      	ldrh	r3, [r7, #14]
 8001652:	1e5a      	subs	r2, r3, #1
 8001654:	81fa      	strh	r2, [r7, #14]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1ea      	bne.n	8001630 <SD_Init+0xb4>
			r1=SD_SendCmd(CMD58,0,0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	203a      	movs	r0, #58	@ 0x3a
 8001660:	f7ff ff3e 	bl	80014e0 <SD_SendCmd>
 8001664:	4603      	mov	r3, r0
 8001666:	733b      	strb	r3, [r7, #12]
			if(retry&&r1==0)
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d071      	beq.n	8001752 <SD_Init+0x1d6>
 800166e:	7b3b      	ldrb	r3, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d16e      	bne.n	8001752 <SD_Init+0x1d6>
			{
				for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0XFF);
 8001674:	2300      	movs	r3, #0
 8001676:	737b      	strb	r3, [r7, #13]
 8001678:	e00d      	b.n	8001696 <SD_Init+0x11a>
 800167a:	7b7c      	ldrb	r4, [r7, #13]
 800167c:	20ff      	movs	r0, #255	@ 0xff
 800167e:	f7ff fefd 	bl	800147c <SPI_TransmitReceive>
 8001682:	4603      	mov	r3, r0
 8001684:	461a      	mov	r2, r3
 8001686:	f104 0310 	add.w	r3, r4, #16
 800168a:	443b      	add	r3, r7
 800168c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001690:	7b7b      	ldrb	r3, [r7, #13]
 8001692:	3301      	adds	r3, #1
 8001694:	737b      	strb	r3, [r7, #13]
 8001696:	7b7b      	ldrb	r3, [r7, #13]
 8001698:	2b03      	cmp	r3, #3
 800169a:	d9ee      	bls.n	800167a <SD_Init+0xfe>
				if(buff[0]&0x40){
 800169c:	793b      	ldrb	r3, [r7, #4]
 800169e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d003      	beq.n	80016ae <SD_Init+0x132>
					SD_TYPE=V2HC;
 80016a6:	4b37      	ldr	r3, [pc, #220]	@ (8001784 <SD_Init+0x208>)
 80016a8:	2206      	movs	r2, #6
 80016aa:	701a      	strb	r2, [r3, #0]
 80016ac:	e051      	b.n	8001752 <SD_Init+0x1d6>
				}else {
					SD_TYPE=V2;
 80016ae:	4b35      	ldr	r3, [pc, #212]	@ (8001784 <SD_Init+0x208>)
 80016b0:	2204      	movs	r2, #4
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	e04d      	b.n	8001752 <SD_Init+0x1d6>
			}
		}
	}
	else
	{
		SD_SendCmd(CMD55,0,0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	2037      	movs	r0, #55	@ 0x37
 80016bc:	f7ff ff10 	bl	80014e0 <SD_SendCmd>
		r1=SD_SendCmd(ACMD41,0,0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2100      	movs	r1, #0
 80016c4:	2029      	movs	r0, #41	@ 0x29
 80016c6:	f7ff ff0b 	bl	80014e0 <SD_SendCmd>
 80016ca:	4603      	mov	r3, r0
 80016cc:	733b      	strb	r3, [r7, #12]
		if(r1<=1)
 80016ce:	7b3b      	ldrb	r3, [r7, #12]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d81a      	bhi.n	800170a <SD_Init+0x18e>
		{
			SD_TYPE=V1;
 80016d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001784 <SD_Init+0x208>)
 80016d6:	2202      	movs	r2, #2
 80016d8:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 80016da:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80016de:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2100      	movs	r1, #0
 80016e4:	2037      	movs	r0, #55	@ 0x37
 80016e6:	f7ff fefb 	bl	80014e0 <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0,0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	2029      	movs	r0, #41	@ 0x29
 80016f0:	f7ff fef6 	bl	80014e0 <SD_SendCmd>
 80016f4:	4603      	mov	r3, r0
 80016f6:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 80016f8:	7b3b      	ldrb	r3, [r7, #12]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d01a      	beq.n	8001734 <SD_Init+0x1b8>
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	1e5a      	subs	r2, r3, #1
 8001702:	81fa      	strh	r2, [r7, #14]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1eb      	bne.n	80016e0 <SD_Init+0x164>
 8001708:	e014      	b.n	8001734 <SD_Init+0x1b8>
		}else
		{
			SD_TYPE=MMC;
 800170a:	4b1e      	ldr	r3, [pc, #120]	@ (8001784 <SD_Init+0x208>)
 800170c:	2201      	movs	r2, #1
 800170e:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 8001710:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001714:	81fb      	strh	r3, [r7, #14]
			do
			{
				r1=SD_SendCmd(CMD1,0,0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	2001      	movs	r0, #1
 800171c:	f7ff fee0 	bl	80014e0 <SD_SendCmd>
 8001720:	4603      	mov	r3, r0
 8001722:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 8001724:	7b3b      	ldrb	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d004      	beq.n	8001734 <SD_Init+0x1b8>
 800172a:	89fb      	ldrh	r3, [r7, #14]
 800172c:	1e5a      	subs	r2, r3, #1
 800172e:	81fa      	strh	r2, [r7, #14]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f0      	bne.n	8001716 <SD_Init+0x19a>
		}
		if(retry==0||SD_SendCmd(CMD16,512,0)!=0)SD_TYPE=ERR;
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d008      	beq.n	800174c <SD_Init+0x1d0>
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001740:	2010      	movs	r0, #16
 8001742:	f7ff fecd 	bl	80014e0 <SD_SendCmd>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <SD_Init+0x1d6>
 800174c:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <SD_Init+0x208>)
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
	}
	SD_CS_HIGH();
 8001752:	2201      	movs	r2, #1
 8001754:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001758:	4809      	ldr	r0, [pc, #36]	@ (8001780 <SD_Init+0x204>)
 800175a:	f003 f839 	bl	80047d0 <HAL_GPIO_WritePin>
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800175e:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <SD_Init+0x20c>)
 8001760:	2208      	movs	r2, #8
 8001762:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi2);
 8001764:	4808      	ldr	r0, [pc, #32]	@ (8001788 <SD_Init+0x20c>)
 8001766:	f004 fa3d 	bl	8005be4 <HAL_SPI_Init>

    if(SD_TYPE != ERR)
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <SD_Init+0x208>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <SD_Init+0x1fa>
    	return SD_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	e000      	b.n	8001778 <SD_Init+0x1fc>
    else
    	return SD_ERROR;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	bd90      	pop	{r4, r7, pc}
 8001780:	48000400 	.word	0x48000400
 8001784:	20000720 	.word	0x20000720
 8001788:	2000079c 	.word	0x2000079c

0800178c <SD_ReceiveData>:

uint8_t SD_ReceiveData(uint8_t *data, uint16_t len) //SDlen512
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	460b      	mov	r3, r1
 8001796:	807b      	strh	r3, [r7, #2]
   uint8_t r1;
   SD_CS_LOW();
 8001798:	2200      	movs	r2, #0
 800179a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800179e:	4817      	ldr	r0, [pc, #92]	@ (80017fc <SD_ReceiveData+0x70>)
 80017a0:	f003 f816 	bl	80047d0 <HAL_GPIO_WritePin>
   do
   {
      r1 = SPI_TransmitReceive(0xFF);
 80017a4:	20ff      	movs	r0, #255	@ 0xff
 80017a6:	f7ff fe69 	bl	800147c <SPI_TransmitReceive>
 80017aa:	4603      	mov	r3, r0
 80017ac:	73fb      	strb	r3, [r7, #15]
      HAL_Delay(100);
 80017ae:	2064      	movs	r0, #100	@ 0x64
 80017b0:	f002 fab8 	bl	8003d24 <HAL_Delay>
   }while(r1 != 0xFE); // sdspi0xFE
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80017b8:	d1f4      	bne.n	80017a4 <SD_ReceiveData+0x18>
  while(len--)
 80017ba:	e009      	b.n	80017d0 <SD_ReceiveData+0x44>
  {
   *data = SPI_TransmitReceive(0xFF);
 80017bc:	20ff      	movs	r0, #255	@ 0xff
 80017be:	f7ff fe5d 	bl	800147c <SPI_TransmitReceive>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	701a      	strb	r2, [r3, #0]
   data++;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3301      	adds	r3, #1
 80017ce:	607b      	str	r3, [r7, #4]
  while(len--)
 80017d0:	887b      	ldrh	r3, [r7, #2]
 80017d2:	1e5a      	subs	r2, r3, #1
 80017d4:	807a      	strh	r2, [r7, #2]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1f0      	bne.n	80017bc <SD_ReceiveData+0x30>
  }
  SPI_TransmitReceive(0xFF);
 80017da:	20ff      	movs	r0, #255	@ 0xff
 80017dc:	f7ff fe4e 	bl	800147c <SPI_TransmitReceive>
  SPI_TransmitReceive(0xFF);
 80017e0:	20ff      	movs	r0, #255	@ 0xff
 80017e2:	f7ff fe4b 	bl	800147c <SPI_TransmitReceive>
  SD_CS_HIGH();
 80017e6:	2201      	movs	r2, #1
 80017e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ec:	4803      	ldr	r0, [pc, #12]	@ (80017fc <SD_ReceiveData+0x70>)
 80017ee:	f002 ffef 	bl	80047d0 <HAL_GPIO_WritePin>
  return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	48000400 	.word	0x48000400

08001800 <SD_SendBlock>:

uint8_t SD_SendBlock(uint8_t*buf,uint8_t cmd) //512
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
	uint16_t i;
	uint8_t r1;
	do{
		r1=SPI_TransmitReceive(0xFF);
 800180c:	20ff      	movs	r0, #255	@ 0xff
 800180e:	f7ff fe35 	bl	800147c <SPI_TransmitReceive>
 8001812:	4603      	mov	r3, r0
 8001814:	737b      	strb	r3, [r7, #13]
	}while(r1!=0xFF);
 8001816:	7b7b      	ldrb	r3, [r7, #13]
 8001818:	2bff      	cmp	r3, #255	@ 0xff
 800181a:	d1f7      	bne.n	800180c <SD_SendBlock+0xc>

	SPI_TransmitReceive(cmd);
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fe2c 	bl	800147c <SPI_TransmitReceive>
	if(cmd!=0xFD) //0xFD
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	2bfd      	cmp	r3, #253	@ 0xfd
 8001828:	d022      	beq.n	8001870 <SD_SendBlock+0x70>
	{
		for(i = 0;i < 512;i++)
 800182a:	2300      	movs	r3, #0
 800182c:	81fb      	strh	r3, [r7, #14]
 800182e:	e009      	b.n	8001844 <SD_SendBlock+0x44>
			SPI_TransmitReceive(buf[i]);
 8001830:	89fb      	ldrh	r3, [r7, #14]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fe1f 	bl	800147c <SPI_TransmitReceive>
		for(i = 0;i < 512;i++)
 800183e:	89fb      	ldrh	r3, [r7, #14]
 8001840:	3301      	adds	r3, #1
 8001842:	81fb      	strh	r3, [r7, #14]
 8001844:	89fb      	ldrh	r3, [r7, #14]
 8001846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800184a:	d3f1      	bcc.n	8001830 <SD_SendBlock+0x30>
		SPI_TransmitReceive(0xFF);
 800184c:	20ff      	movs	r0, #255	@ 0xff
 800184e:	f7ff fe15 	bl	800147c <SPI_TransmitReceive>
		SPI_TransmitReceive(0xFF);
 8001852:	20ff      	movs	r0, #255	@ 0xff
 8001854:	f7ff fe12 	bl	800147c <SPI_TransmitReceive>
		i=SPI_TransmitReceive(0xFF);
 8001858:	20ff      	movs	r0, #255	@ 0xff
 800185a:	f7ff fe0f 	bl	800147c <SPI_TransmitReceive>
 800185e:	4603      	mov	r3, r0
 8001860:	81fb      	strh	r3, [r7, #14]
		if((i&0x1F)!=0x05) //530x05
 8001862:	89fb      	ldrh	r3, [r7, #14]
 8001864:	f003 031f 	and.w	r3, r3, #31
 8001868:	2b05      	cmp	r3, #5
 800186a:	d001      	beq.n	8001870 <SD_SendBlock+0x70>
			return 2;
 800186c:	2302      	movs	r3, #2
 800186e:	e000      	b.n	8001872 <SD_SendBlock+0x72>
	}
    return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <SD_ReadDisk>:

uint8_t SD_ReadDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	4613      	mov	r3, r2
 8001888:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001890:	4824      	ldr	r0, [pc, #144]	@ (8001924 <SD_ReadDisk+0xa8>)
 8001892:	f002 ff9d 	bl	80047d0 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 8001896:	4b24      	ldr	r3, [pc, #144]	@ (8001928 <SD_ReadDisk+0xac>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b06      	cmp	r3, #6
 800189c:	d002      	beq.n	80018a4 <SD_ReadDisk+0x28>
		sector *= 512;
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	025b      	lsls	r3, r3, #9
 80018a2:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d111      	bne.n	80018ce <SD_ReadDisk+0x52>
	{
		r1=SD_SendCmd(CMD17,sector,0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	68b9      	ldr	r1, [r7, #8]
 80018ae:	2011      	movs	r0, #17
 80018b0:	f7ff fe16 	bl	80014e0 <SD_SendCmd>
 80018b4:	4603      	mov	r3, r0
 80018b6:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d127      	bne.n	800190e <SD_ReadDisk+0x92>
			r1=SD_ReceiveData(buf,512);
 80018be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f7ff ff62 	bl	800178c <SD_ReceiveData>
 80018c8:	4603      	mov	r3, r0
 80018ca:	75fb      	strb	r3, [r7, #23]
 80018cc:	e01f      	b.n	800190e <SD_ReadDisk+0x92>
	}
	else
	{
		r1=SD_SendCmd(CMD18,sector,0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	2012      	movs	r0, #18
 80018d4:	f7ff fe04 	bl	80014e0 <SD_SendCmd>
 80018d8:	4603      	mov	r3, r0
 80018da:	75fb      	strb	r3, [r7, #23]
		do
		{
			r1=SD_ReceiveData(buf,512);
 80018dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f7ff ff53 	bl	800178c <SD_ReceiveData>
 80018e6:	4603      	mov	r3, r0
 80018e8:	75fb      	strb	r3, [r7, #23]
			buf+=512;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80018f0:	60fb      	str	r3, [r7, #12]
		}while(--cnt && r1==0);
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	71fb      	strb	r3, [r7, #7]
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <SD_ReadDisk+0x88>
 80018fe:	7dfb      	ldrb	r3, [r7, #23]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0eb      	beq.n	80018dc <SD_ReadDisk+0x60>
		SD_SendCmd(CMD12,0,0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	200c      	movs	r0, #12
 800190a:	f7ff fde9 	bl	80014e0 <SD_SendCmd>
	}
	SD_CS_HIGH();
 800190e:	2201      	movs	r2, #1
 8001910:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001914:	4803      	ldr	r0, [pc, #12]	@ (8001924 <SD_ReadDisk+0xa8>)
 8001916:	f002 ff5b 	bl	80047d0 <HAL_GPIO_WritePin>
	return r1;
 800191a:	7dfb      	ldrb	r3, [r7, #23]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	48000400 	.word	0x48000400
 8001928:	20000720 	.word	0x20000720

0800192c <SD_WriteDisk>:

uint8_t SD_WriteDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	4613      	mov	r3, r2
 8001938:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001940:	482d      	ldr	r0, [pc, #180]	@ (80019f8 <SD_WriteDisk+0xcc>)
 8001942:	f002 ff45 	bl	80047d0 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 8001946:	4b2d      	ldr	r3, [pc, #180]	@ (80019fc <SD_WriteDisk+0xd0>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b06      	cmp	r3, #6
 800194c:	d002      	beq.n	8001954 <SD_WriteDisk+0x28>
		sector *= 512;
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	025b      	lsls	r3, r3, #9
 8001952:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d110      	bne.n	800197c <SD_WriteDisk+0x50>
	{
		r1=SD_SendCmd(CMD24,sector,0);
 800195a:	2200      	movs	r2, #0
 800195c:	68b9      	ldr	r1, [r7, #8]
 800195e:	2018      	movs	r0, #24
 8001960:	f7ff fdbe 	bl	80014e0 <SD_SendCmd>
 8001964:	4603      	mov	r3, r0
 8001966:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001968:	7dfb      	ldrb	r3, [r7, #23]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d138      	bne.n	80019e0 <SD_WriteDisk+0xb4>
		{
			r1=SD_SendBlock(buf,0xFE);
 800196e:	21fe      	movs	r1, #254	@ 0xfe
 8001970:	68f8      	ldr	r0, [r7, #12]
 8001972:	f7ff ff45 	bl	8001800 <SD_SendBlock>
 8001976:	4603      	mov	r3, r0
 8001978:	75fb      	strb	r3, [r7, #23]
 800197a:	e031      	b.n	80019e0 <SD_WriteDisk+0xb4>
		}
	}
	else
	{
		if(SD_TYPE!=MMC)
 800197c:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <SD_WriteDisk+0xd0>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d00a      	beq.n	800199a <SD_WriteDisk+0x6e>
		{
			SD_SendCmd(CMD55,0,0);
 8001984:	2200      	movs	r2, #0
 8001986:	2100      	movs	r1, #0
 8001988:	2037      	movs	r0, #55	@ 0x37
 800198a:	f7ff fda9 	bl	80014e0 <SD_SendCmd>
			SD_SendCmd(CMD23,cnt,0);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2200      	movs	r2, #0
 8001992:	4619      	mov	r1, r3
 8001994:	2017      	movs	r0, #23
 8001996:	f7ff fda3 	bl	80014e0 <SD_SendCmd>
		}
 		r1=SD_SendCmd(CMD25,sector,0);
 800199a:	2200      	movs	r2, #0
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	2019      	movs	r0, #25
 80019a0:	f7ff fd9e 	bl	80014e0 <SD_SendCmd>
 80019a4:	4603      	mov	r3, r0
 80019a6:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 80019a8:	7dfb      	ldrb	r3, [r7, #23]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d118      	bne.n	80019e0 <SD_WriteDisk+0xb4>
		{
			do
			{
				r1=SD_SendBlock(buf,0xFC); //0xFC
 80019ae:	21fc      	movs	r1, #252	@ 0xfc
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f7ff ff25 	bl	8001800 <SD_SendBlock>
 80019b6:	4603      	mov	r3, r0
 80019b8:	75fb      	strb	r3, [r7, #23]
				buf+=512;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80019c0:	60fb      	str	r3, [r7, #12]
			}while(--cnt && r1==0);
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <SD_WriteDisk+0xa8>
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0ec      	beq.n	80019ae <SD_WriteDisk+0x82>
			r1=SD_SendBlock(0,0xFD);
 80019d4:	21fd      	movs	r1, #253	@ 0xfd
 80019d6:	2000      	movs	r0, #0
 80019d8:	f7ff ff12 	bl	8001800 <SD_SendBlock>
 80019dc:	4603      	mov	r3, r0
 80019de:	75fb      	strb	r3, [r7, #23]
		}
	}
	SD_CS_HIGH();
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019e6:	4804      	ldr	r0, [pc, #16]	@ (80019f8 <SD_WriteDisk+0xcc>)
 80019e8:	f002 fef2 	bl	80047d0 <HAL_GPIO_WritePin>
	return r1;
 80019ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	48000400 	.word	0x48000400
 80019fc:	20000720 	.word	0x20000720

08001a00 <SD_GETCSD>:

uint8_t SD_GETCSD(uint8_t *csd_data) //CSD
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	SD_CS_LOW();
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a0e:	4810      	ldr	r0, [pc, #64]	@ (8001a50 <SD_GETCSD+0x50>)
 8001a10:	f002 fede 	bl	80047d0 <HAL_GPIO_WritePin>
	uint8_t r1;
    if(SD_SendCmd(CMD9,0,0) == 0)
 8001a14:	2200      	movs	r2, #0
 8001a16:	2100      	movs	r1, #0
 8001a18:	2009      	movs	r0, #9
 8001a1a:	f7ff fd61 	bl	80014e0 <SD_SendCmd>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d105      	bne.n	8001a30 <SD_GETCSD+0x30>
    {
    	r1=SD_ReceiveData(csd_data, 16);
 8001a24:	2110      	movs	r1, #16
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff feb0 	bl	800178c <SD_ReceiveData>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	73fb      	strb	r3, [r7, #15]
    }
	SD_CS_HIGH();
 8001a30:	2201      	movs	r2, #1
 8001a32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a36:	4806      	ldr	r0, [pc, #24]	@ (8001a50 <SD_GETCSD+0x50>)
 8001a38:	f002 feca 	bl	80047d0 <HAL_GPIO_WritePin>
	if(r1)
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SD_GETCSD+0x46>
		return 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <SD_GETCSD+0x48>
	else
		return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	48000400 	.word	0x48000400

08001a54 <SD_GetSectorCount>:

uint32_t SD_GetSectorCount(void) //SD
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
	uint16_t csize;
    if(SD_GETCSD(csd)!=0)
 8001a5a:	463b      	mov	r3, r7
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ffcf 	bl	8001a00 <SD_GETCSD>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <SD_GetSectorCount+0x18>
    	return 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	e03e      	b.n	8001aea <SD_GetSectorCount+0x96>
    if((csd[0]&0xC0)==0x40)
 8001a6c:	783b      	ldrb	r3, [r7, #0]
 8001a6e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a72:	2b40      	cmp	r3, #64	@ 0x40
 8001a74:	d10c      	bne.n	8001a90 <SD_GetSectorCount+0x3c>
    {
		csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001a76:	7a7b      	ldrb	r3, [r7, #9]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	7a3b      	ldrb	r3, [r7, #8]
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	4413      	add	r3, r2
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	3301      	adds	r3, #1
 8001a86:	823b      	strh	r3, [r7, #16]
		Capacity = (uint32_t)csize << 10;
 8001a88:	8a3b      	ldrh	r3, [r7, #16]
 8001a8a:	029b      	lsls	r3, r3, #10
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e02b      	b.n	8001ae8 <SD_GetSectorCount+0x94>
    }
    else
    {
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001a90:	797b      	ldrb	r3, [r7, #5]
 8001a92:	f003 030f 	and.w	r3, r3, #15
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	7abb      	ldrb	r3, [r7, #10]
 8001a9a:	09db      	lsrs	r3, r3, #7
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	7a7b      	ldrb	r3, [r7, #9]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f003 0306 	and.w	r3, r3, #6
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	74fb      	strb	r3, [r7, #19]
		csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001ab6:	7a3b      	ldrb	r3, [r7, #8]
 8001ab8:	099b      	lsrs	r3, r3, #6
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	461a      	mov	r2, r3
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	4413      	add	r3, r2
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	79bb      	ldrb	r3, [r7, #6]
 8001aca:	029b      	lsls	r3, r3, #10
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	4413      	add	r3, r2
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	3301      	adds	r3, #1
 8001ada:	823b      	strh	r3, [r7, #16]
		Capacity= (uint32_t)csize << (n - 9);
 8001adc:	8a3a      	ldrh	r2, [r7, #16]
 8001ade:	7cfb      	ldrb	r3, [r7, #19]
 8001ae0:	3b09      	subs	r3, #9
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001ae8:	697b      	ldr	r3, [r7, #20]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <file_exists>:

FRESULT file_exists(const char *path) //
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b0ca      	sub	sp, #296	@ 0x128
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001afc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b00:	6018      	str	r0, [r3, #0]
    FILINFO fno;
    return f_stat(path, &fno);
 8001b02:	f107 0208 	add.w	r2, r7, #8
 8001b06:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001b0a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b0e:	4611      	mov	r1, r2
 8001b10:	6818      	ldr	r0, [r3, #0]
 8001b12:	f00b fcc5 	bl	800d4a0 <f_stat>
 8001b16:	4603      	mov	r3, r0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <get_next_log_number>:

int get_next_log_number(void) //sd+1
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b0e4      	sub	sp, #400	@ 0x190
 8001b28:	af00      	add	r7, sp, #0
    if (cached_max_log_num == -1)
 8001b2a:	4b54      	ldr	r3, [pc, #336]	@ (8001c7c <get_next_log_number+0x158>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b32:	f040 8096 	bne.w	8001c62 <get_next_log_number+0x13e>
    {
        DIR dir;
        FILINFO fno;
        const char *prefix = LOG_PREFIX;
 8001b36:	4b52      	ldr	r3, [pc, #328]	@ (8001c80 <get_next_log_number+0x15c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        const size_t prefix_len = strlen(prefix);
 8001b3e:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001b42:	f7fe fba5 	bl	8000290 <strlen>
 8001b46:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
        int max_num = -1;
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

        if (f_opendir(&dir, "/") == FR_OK)
 8001b52:	463b      	mov	r3, r7
 8001b54:	494b      	ldr	r1, [pc, #300]	@ (8001c84 <get_next_log_number+0x160>)
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00b fb6c 	bl	800d234 <f_opendir>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d179      	bne.n	8001c56 <get_next_log_number+0x132>
        {
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001b62:	e063      	b.n	8001c2c <get_next_log_number+0x108>
            {
                char* name = fno.fname;
 8001b64:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b68:	331a      	adds	r3, #26
 8001b6a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                size_t len = strlen(name);
 8001b6e:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001b72:	f7fe fb8d 	bl	8000290 <strlen>
 8001b76:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174

                if (len == prefix_len + 9 && strncmp(name, prefix, prefix_len) == 0)
 8001b7a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001b7e:	3309      	adds	r3, #9
 8001b80:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d151      	bne.n	8001c2c <get_next_log_number+0x108>
 8001b88:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001b8c:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8001b90:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001b94:	f00c ff59 	bl	800ea4a <strncmp>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d146      	bne.n	8001c2c <get_next_log_number+0x108>
                {
                    int num = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001baa:	e024      	b.n	8001bf6 <get_next_log_number+0xd2>
                    {
                        char c = name[prefix_len + i];
 8001bac:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001bb0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001bb4:	4413      	add	r3, r2
 8001bb6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
                        if (c < '0' || c > '9') break;
 8001bc2:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001bc6:	2b2f      	cmp	r3, #47	@ 0x2f
 8001bc8:	d919      	bls.n	8001bfe <get_next_log_number+0xda>
 8001bca:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001bce:	2b39      	cmp	r3, #57	@ 0x39
 8001bd0:	d815      	bhi.n	8001bfe <get_next_log_number+0xda>
                        num = num * 10 + (c - '0');
 8001bd2:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	461a      	mov	r2, r3
 8001be0:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001be4:	3b30      	subs	r3, #48	@ 0x30
 8001be6:	4413      	add	r3, r2
 8001be8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    for (int i = 0; i < 5; i++)
 8001bec:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001bf6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	ddd6      	ble.n	8001bac <get_next_log_number+0x88>
                    }

                    if (strcmp(name + prefix_len + 5, ".txt") == 0)
 8001bfe:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c02:	3305      	adds	r3, #5
 8001c04:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001c08:	4413      	add	r3, r2
 8001c0a:	491f      	ldr	r1, [pc, #124]	@ (8001c88 <get_next_log_number+0x164>)
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fadf 	bl	80001d0 <strcmp>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d109      	bne.n	8001c2c <get_next_log_number+0x108>
                    {
                        if (num > max_num) max_num = num;
 8001c18:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8001c1c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dd03      	ble.n	8001c2c <get_next_log_number+0x108>
 8001c24:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001c28:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0)
 8001c2c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001c30:	463b      	mov	r3, r7
 8001c32:	4611      	mov	r1, r2
 8001c34:	4618      	mov	r0, r3
 8001c36:	f00b fbe1 	bl	800d3fc <f_readdir>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d106      	bne.n	8001c4e <get_next_log_number+0x12a>
 8001c40:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001c44:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001c48:	7e9b      	ldrb	r3, [r3, #26]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d18a      	bne.n	8001b64 <get_next_log_number+0x40>
                    }
                }
            }
            f_closedir(&dir);
 8001c4e:	463b      	mov	r3, r7
 8001c50:	4618      	mov	r0, r3
 8001c52:	f00b fbad 	bl	800d3b0 <f_closedir>
        }
        cached_max_log_num = (max_num < 0) ? 0 : max_num;
 8001c56:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c5a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001c5e:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <get_next_log_number+0x158>)
 8001c60:	6013      	str	r3, [r2, #0]
    }
    	return ++cached_max_log_num;
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <get_next_log_number+0x158>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	3301      	adds	r3, #1
 8001c68:	4a04      	ldr	r2, [pc, #16]	@ (8001c7c <get_next_log_number+0x158>)
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <get_next_log_number+0x158>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000008 	.word	0x20000008
 8001c80:	20000004 	.word	0x20000004
 8001c84:	08011fc8 	.word	0x08011fc8
 8001c88:	08011fcc 	.word	0x08011fcc

08001c8c <read_config>:
#include "sdconfig.h"
#include "user_spi.h"
#include "user_usart.h"

FRESULT read_config(char *buffer, uint16_t buf_size) //
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	f5ad 7d1d 	sub.w	sp, sp, #628	@ 0x274
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001c98:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001c9c:	6018      	str	r0, [r3, #0]
 8001c9e:	460a      	mov	r2, r1
 8001ca0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001ca4:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001ca8:	801a      	strh	r2, [r3, #0]
    FIL fil;
    FRESULT res = f_open(&fil, CONFIG_FILE, FA_READ);
 8001caa:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <read_config+0x94>)
 8001cac:	6819      	ldr	r1, [r3, #0]
 8001cae:	f107 0310 	add.w	r3, r7, #16
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f00a fb5b 	bl	800c370 <f_open>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
    if(res == FR_OK)
 8001cc0:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d124      	bne.n	8001d12 <read_config+0x86>
    {
        UINT br;
        f_read(&fil, buffer, buf_size - 1, &br);
 8001cc8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001ccc:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	461c      	mov	r4, r3
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001cde:	f5a2 711b 	sub.w	r1, r2, #620	@ 0x26c
 8001ce2:	f107 0010 	add.w	r0, r7, #16
 8001ce6:	4622      	mov	r2, r4
 8001ce8:	6809      	ldr	r1, [r1, #0]
 8001cea:	f00a fe1b 	bl	800c924 <f_read>
        buffer[br] = '\0';
 8001cee:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001cf2:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001cfc:	f5a2 721b 	sub.w	r2, r2, #620	@ 0x26c
 8001d00:	6812      	ldr	r2, [r2, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
        f_close(&fil);
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f00b fa67 	bl	800d1e0 <f_close>
    }
    return res;
 8001d12:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd90      	pop	{r4, r7, pc}
 8001d20:	20000000 	.word	0x20000000

08001d24 <parse_config>:

SD_Config parse_config(const char *config_text) //
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
	SD_Config config =
 8001d2e:	4b47      	ldr	r3, [pc, #284]	@ (8001e4c <parse_config+0x128>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	813b      	strh	r3, [r7, #8]
 8001d36:	4b46      	ldr	r3, [pc, #280]	@ (8001e50 <parse_config+0x12c>)
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	817b      	strh	r3, [r7, #10]
 8001d3c:	4b45      	ldr	r3, [pc, #276]	@ (8001e54 <parse_config+0x130>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	81bb      	strh	r3, [r7, #12]
 8001d42:	4b45      	ldr	r3, [pc, #276]	@ (8001e58 <parse_config+0x134>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	81fb      	strh	r3, [r7, #14]
		.peakth = PEAKTH,
		.almstth = ALMSTTH,
		.pkwnd = PKWND
	};

    const char *section = strstr(config_text, CONFIG_SECTION);
 8001d48:	4944      	ldr	r1, [pc, #272]	@ (8001e5c <parse_config+0x138>)
 8001d4a:	6838      	ldr	r0, [r7, #0]
 8001d4c:	f00c fe8f 	bl	800ea6e <strstr>
 8001d50:	6138      	str	r0, [r7, #16]
    if (!section) return config;
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d107      	bne.n	8001d68 <parse_config+0x44>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f107 0308 	add.w	r3, r7, #8
 8001d60:	cb03      	ldmia	r3!, {r0, r1}
 8001d62:	6010      	str	r0, [r2, #0]
 8001d64:	6051      	str	r1, [r2, #4]
 8001d66:	e06c      	b.n	8001e42 <parse_config+0x11e>

    const char *ptr = section + strlen(CONFIG_SECTION);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	330a      	adds	r3, #10
 8001d6c:	617b      	str	r3, [r7, #20]

    while (*ptr != '\0' && *ptr != '[')
 8001d6e:	e059      	b.n	8001e24 <parse_config+0x100>
    {
        if (strncmp(ptr, RECODE_KEY, strlen(RECODE_KEY)) == 0)
 8001d70:	220c      	movs	r2, #12
 8001d72:	493b      	ldr	r1, [pc, #236]	@ (8001e60 <parse_config+0x13c>)
 8001d74:	6978      	ldr	r0, [r7, #20]
 8001d76:	f00c fe68 	bl	800ea4a <strncmp>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d109      	bne.n	8001d94 <parse_config+0x70>
        {
            ptr += strlen(RECODE_KEY) + 1;
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	330d      	adds	r3, #13
 8001d84:	617b      	str	r3, [r7, #20]
            config.receiver_code = atoi(ptr);
 8001d86:	6978      	ldr	r0, [r7, #20]
 8001d88:	f00b fd33 	bl	800d7f2 <atoi>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	813b      	strh	r3, [r7, #8]
 8001d92:	e038      	b.n	8001e06 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PEAKTH_KEY, strlen(PEAKTH_KEY)) == 0)
 8001d94:	2206      	movs	r2, #6
 8001d96:	4933      	ldr	r1, [pc, #204]	@ (8001e64 <parse_config+0x140>)
 8001d98:	6978      	ldr	r0, [r7, #20]
 8001d9a:	f00c fe56 	bl	800ea4a <strncmp>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d109      	bne.n	8001db8 <parse_config+0x94>
        {
            ptr += strlen(PEAKTH_KEY) + 1;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	3307      	adds	r3, #7
 8001da8:	617b      	str	r3, [r7, #20]
            config.peakth = atoi(ptr);
 8001daa:	6978      	ldr	r0, [r7, #20]
 8001dac:	f00b fd21 	bl	800d7f2 <atoi>
 8001db0:	4603      	mov	r3, r0
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	817b      	strh	r3, [r7, #10]
 8001db6:	e026      	b.n	8001e06 <parse_config+0xe2>
        }
        else if (strncmp(ptr, ALMSTTH_KEY, strlen(ALMSTTH_KEY)) == 0)
 8001db8:	2207      	movs	r2, #7
 8001dba:	492b      	ldr	r1, [pc, #172]	@ (8001e68 <parse_config+0x144>)
 8001dbc:	6978      	ldr	r0, [r7, #20]
 8001dbe:	f00c fe44 	bl	800ea4a <strncmp>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d109      	bne.n	8001ddc <parse_config+0xb8>
        {
            ptr += strlen(ALMSTTH_KEY) + 1;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	3308      	adds	r3, #8
 8001dcc:	617b      	str	r3, [r7, #20]
            config.almstth = atoi(ptr);
 8001dce:	6978      	ldr	r0, [r7, #20]
 8001dd0:	f00b fd0f 	bl	800d7f2 <atoi>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	81bb      	strh	r3, [r7, #12]
 8001dda:	e014      	b.n	8001e06 <parse_config+0xe2>
        }
        else if (strncmp(ptr, PKWND_KEY, strlen(PKWND_KEY)) == 0)
 8001ddc:	2205      	movs	r2, #5
 8001dde:	4923      	ldr	r1, [pc, #140]	@ (8001e6c <parse_config+0x148>)
 8001de0:	6978      	ldr	r0, [r7, #20]
 8001de2:	f00c fe32 	bl	800ea4a <strncmp>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d10c      	bne.n	8001e06 <parse_config+0xe2>
		{
			ptr += strlen(PKWND_KEY) + 1;
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	3306      	adds	r3, #6
 8001df0:	617b      	str	r3, [r7, #20]
			config.pkwnd = atoi(ptr);
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f00b fcfd 	bl	800d7f2 <atoi>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	81fb      	strh	r3, [r7, #14]
		}

        while (*ptr != '\n' && *ptr != '\0') ptr++;
 8001dfe:	e002      	b.n	8001e06 <parse_config+0xe2>
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	3301      	adds	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b0a      	cmp	r3, #10
 8001e0c:	d003      	beq.n	8001e16 <parse_config+0xf2>
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f4      	bne.n	8001e00 <parse_config+0xdc>
        if (*ptr == '\n') ptr++;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b0a      	cmp	r3, #10
 8001e1c:	d102      	bne.n	8001e24 <parse_config+0x100>
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	3301      	adds	r3, #1
 8001e22:	617b      	str	r3, [r7, #20]
    while (*ptr != '\0' && *ptr != '[')
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <parse_config+0x110>
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b5b      	cmp	r3, #91	@ 0x5b
 8001e32:	d19d      	bne.n	8001d70 <parse_config+0x4c>
    }

    return config;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	461a      	mov	r2, r3
 8001e38:	f107 0308 	add.w	r3, r7, #8
 8001e3c:	cb03      	ldmia	r3!, {r0, r1}
 8001e3e:	6010      	str	r0, [r2, #0]
 8001e40:	6051      	str	r1, [r2, #4]
}
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000022 	.word	0x20000022
 8001e50:	20000010 	.word	0x20000010
 8001e54:	20000012 	.word	0x20000012
 8001e58:	20000014 	.word	0x20000014
 8001e5c:	08011fd4 	.word	0x08011fd4
 8001e60:	08011fe0 	.word	0x08011fe0
 8001e64:	08011ff0 	.word	0x08011ff0
 8001e68:	08011ff8 	.word	0x08011ff8
 8001e6c:	08012000 	.word	0x08012000

08001e70 <apply_config>:

void apply_config(SD_Config *config) // 
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	receivercode = config->receiver_code;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	881a      	ldrh	r2, [r3, #0]
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <apply_config+0x54>)
 8001e7e:	801a      	strh	r2, [r3, #0]
	PEAKTH = config->peakth;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	885a      	ldrh	r2, [r3, #2]
 8001e84:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <apply_config+0x58>)
 8001e86:	801a      	strh	r2, [r3, #0]
	ALMSTTH = config->almstth;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	889a      	ldrh	r2, [r3, #4]
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <apply_config+0x5c>)
 8001e8e:	801a      	strh	r2, [r3, #0]
	PKWND = config->pkwnd;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	88da      	ldrh	r2, [r3, #6]
 8001e94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <apply_config+0x60>)
 8001e96:	801a      	strh	r2, [r3, #0]
	ASIC_CMD(0x01, PEAKTH);
 8001e98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <apply_config+0x58>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	f000 fe2a 	bl	8002af8 <ASIC_CMD>
	ASIC_CMD(0x02, ALMSTTH);
 8001ea4:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <apply_config+0x5c>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	2002      	movs	r0, #2
 8001eac:	f000 fe24 	bl	8002af8 <ASIC_CMD>
	ASIC_CMD(0x04, PKWND);
 8001eb0:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <apply_config+0x60>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	2004      	movs	r0, #4
 8001eb8:	f000 fe1e 	bl	8002af8 <ASIC_CMD>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000022 	.word	0x20000022
 8001ec8:	20000010 	.word	0x20000010
 8001ecc:	20000012 	.word	0x20000012
 8001ed0:	20000014 	.word	0x20000014

08001ed4 <create_default_config>:

void create_default_config(void) //
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8001eda:	af00      	add	r7, sp, #0
    FIL fil;
    if(f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <create_default_config+0x50>)
 8001ede:	6819      	ldr	r1, [r3, #0]
 8001ee0:	f107 0308 	add.w	r3, r7, #8
 8001ee4:	220a      	movs	r2, #10
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f00a fa42 	bl	800c370 <f_open>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d113      	bne.n	8001f1a <create_default_config+0x46>
    {
        const char *default_config =
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <create_default_config+0x54>)
 8001ef4:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
            "PEAKTH=200\n"
        	"ALMSTTH=32\n"
        	"PKWND=5000";

        UINT bw;
        f_write(&fil, default_config, strlen(default_config), &bw);
 8001ef8:	f8d7 0264 	ldr.w	r0, [r7, #612]	@ 0x264
 8001efc:	f7fe f9c8 	bl	8000290 <strlen>
 8001f00:	4602      	mov	r2, r0
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	f107 0008 	add.w	r0, r7, #8
 8001f08:	f8d7 1264 	ldr.w	r1, [r7, #612]	@ 0x264
 8001f0c:	f00a fe82 	bl	800cc14 <f_write>
        f_close(&fil);
 8001f10:	f107 0308 	add.w	r3, r7, #8
 8001f14:	4618      	mov	r0, r3
 8001f16:	f00b f963 	bl	800d1e0 <f_close>
    }
}
 8001f1a:	bf00      	nop
 8001f1c:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000000 	.word	0x20000000
 8001f28:	08012008 	.word	0x08012008

08001f2c <load_and_apply_config>:

SD_Config load_and_apply_config(void) //
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b096      	sub	sp, #88	@ 0x58
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
    char config_buf[64];
    SD_Config config =
 8001f34:	4b19      	ldr	r3, [pc, #100]	@ (8001f9c <load_and_apply_config+0x70>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	823b      	strh	r3, [r7, #16]
 8001f3c:	4b18      	ldr	r3, [pc, #96]	@ (8001fa0 <load_and_apply_config+0x74>)
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	827b      	strh	r3, [r7, #18]
 8001f42:	4b18      	ldr	r3, [pc, #96]	@ (8001fa4 <load_and_apply_config+0x78>)
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	82bb      	strh	r3, [r7, #20]
 8001f48:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <load_and_apply_config+0x7c>)
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	82fb      	strh	r3, [r7, #22]
        .peakth = PEAKTH,
        .almstth = ALMSTTH,
        .pkwnd = PKWND
    };

    if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 8001f4e:	f107 0318 	add.w	r3, r7, #24
 8001f52:	2140      	movs	r1, #64	@ 0x40
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fe99 	bl	8001c8c <read_config>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d111      	bne.n	8001f84 <load_and_apply_config+0x58>
    {
        config = parse_config(config_buf);
 8001f60:	463b      	mov	r3, r7
 8001f62:	f107 0218 	add.w	r2, r7, #24
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fedb 	bl	8001d24 <parse_config>
 8001f6e:	f107 0310 	add.w	r3, r7, #16
 8001f72:	463a      	mov	r2, r7
 8001f74:	6810      	ldr	r0, [r2, #0]
 8001f76:	6851      	ldr	r1, [r2, #4]
 8001f78:	c303      	stmia	r3!, {r0, r1}
        apply_config(&config);
 8001f7a:	f107 0310 	add.w	r3, r7, #16
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff ff76 	bl	8001e70 <apply_config>
    }
    return config;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	461a      	mov	r2, r3
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	cb03      	ldmia	r3!, {r0, r1}
 8001f8e:	6010      	str	r0, [r2, #0]
 8001f90:	6051      	str	r1, [r2, #4]
}
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	3758      	adds	r7, #88	@ 0x58
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000022 	.word	0x20000022
 8001fa0:	20000010 	.word	0x20000010
 8001fa4:	20000012 	.word	0x20000012
 8001fa8:	20000014 	.word	0x20000014

08001fac <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <MX_SPI1_Init+0x78>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fbe:	4b18      	ldr	r3, [pc, #96]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fc6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fde:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fe2:	2208      	movs	r2, #8
 8001fe4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <MX_SPI1_Init+0x74>)
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <MX_SPI1_Init+0x74>)
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002004:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <MX_SPI1_Init+0x74>)
 8002006:	2208      	movs	r2, #8
 8002008:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	@ (8002020 <MX_SPI1_Init+0x74>)
 800200c:	f003 fdea 	bl	8005be4 <HAL_SPI_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002016:	f7ff fa12 	bl	800143e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000738 	.word	0x20000738
 8002024:	40013000 	.word	0x40013000

08002028 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800202c:	4b1b      	ldr	r3, [pc, #108]	@ (800209c <MX_SPI2_Init+0x74>)
 800202e:	4a1c      	ldr	r2, [pc, #112]	@ (80020a0 <MX_SPI2_Init+0x78>)
 8002030:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002032:	4b1a      	ldr	r3, [pc, #104]	@ (800209c <MX_SPI2_Init+0x74>)
 8002034:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002038:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800203a:	4b18      	ldr	r3, [pc, #96]	@ (800209c <MX_SPI2_Init+0x74>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002040:	4b16      	ldr	r3, [pc, #88]	@ (800209c <MX_SPI2_Init+0x74>)
 8002042:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002046:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002048:	4b14      	ldr	r3, [pc, #80]	@ (800209c <MX_SPI2_Init+0x74>)
 800204a:	2200      	movs	r2, #0
 800204c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800204e:	4b13      	ldr	r3, [pc, #76]	@ (800209c <MX_SPI2_Init+0x74>)
 8002050:	2200      	movs	r2, #0
 8002052:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <MX_SPI2_Init+0x74>)
 8002056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800205a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <MX_SPI2_Init+0x74>)
 800205e:	2238      	movs	r2, #56	@ 0x38
 8002060:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002062:	4b0e      	ldr	r3, [pc, #56]	@ (800209c <MX_SPI2_Init+0x74>)
 8002064:	2200      	movs	r2, #0
 8002066:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002068:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <MX_SPI2_Init+0x74>)
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800206e:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <MX_SPI2_Init+0x74>)
 8002070:	2200      	movs	r2, #0
 8002072:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002074:	4b09      	ldr	r3, [pc, #36]	@ (800209c <MX_SPI2_Init+0x74>)
 8002076:	2207      	movs	r2, #7
 8002078:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800207a:	4b08      	ldr	r3, [pc, #32]	@ (800209c <MX_SPI2_Init+0x74>)
 800207c:	2200      	movs	r2, #0
 800207e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002080:	4b06      	ldr	r3, [pc, #24]	@ (800209c <MX_SPI2_Init+0x74>)
 8002082:	2208      	movs	r2, #8
 8002084:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002086:	4805      	ldr	r0, [pc, #20]	@ (800209c <MX_SPI2_Init+0x74>)
 8002088:	f003 fdac 	bl	8005be4 <HAL_SPI_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002092:	f7ff f9d4 	bl	800143e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	2000079c 	.word	0x2000079c
 80020a0:	40003800 	.word	0x40003800

080020a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a9b      	ldr	r2, [pc, #620]	@ (8002330 <HAL_SPI_MspInit+0x28c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	f040 8095 	bne.w	80021f2 <HAL_SPI_MspInit+0x14e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020c8:	4b9a      	ldr	r3, [pc, #616]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020cc:	4a99      	ldr	r2, [pc, #612]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020ce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80020d4:	4b97      	ldr	r3, [pc, #604]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020dc:	61bb      	str	r3, [r7, #24]
 80020de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e0:	4b94      	ldr	r3, [pc, #592]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e4:	4a93      	ldr	r2, [pc, #588]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ec:	4b91      	ldr	r3, [pc, #580]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	617b      	str	r3, [r7, #20]
 80020f6:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80020f8:	23a0      	movs	r3, #160	@ 0xa0
 80020fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002104:	2303      	movs	r3, #3
 8002106:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002108:	2305      	movs	r3, #5
 800210a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210c:	f107 031c 	add.w	r3, r7, #28
 8002110:	4619      	mov	r1, r3
 8002112:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002116:	f002 f9c9 	bl	80044ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800211a:	2340      	movs	r3, #64	@ 0x40
 800211c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002122:	2301      	movs	r3, #1
 8002124:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800212a:	2305      	movs	r3, #5
 800212c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212e:	f107 031c 	add.w	r3, r7, #28
 8002132:	4619      	mov	r1, r3
 8002134:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002138:	f002 f9b8 	bl	80044ac <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800213c:	4b7e      	ldr	r3, [pc, #504]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 800213e:	4a7f      	ldr	r2, [pc, #508]	@ (800233c <HAL_SPI_MspInit+0x298>)
 8002140:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002142:	4b7d      	ldr	r3, [pc, #500]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002144:	2201      	movs	r2, #1
 8002146:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002148:	4b7b      	ldr	r3, [pc, #492]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800214e:	4b7a      	ldr	r3, [pc, #488]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002150:	2200      	movs	r2, #0
 8002152:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002154:	4b78      	ldr	r3, [pc, #480]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002156:	2280      	movs	r2, #128	@ 0x80
 8002158:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800215a:	4b77      	ldr	r3, [pc, #476]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 800215c:	2200      	movs	r2, #0
 800215e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002160:	4b75      	ldr	r3, [pc, #468]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002166:	4b74      	ldr	r3, [pc, #464]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002168:	2200      	movs	r2, #0
 800216a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800216c:	4b72      	ldr	r3, [pc, #456]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 800216e:	2200      	movs	r2, #0
 8002170:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002172:	4871      	ldr	r0, [pc, #452]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002174:	f001 ff18 	bl	8003fa8 <HAL_DMA_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 800217e:	f7ff f95e 	bl	800143e <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a6c      	ldr	r2, [pc, #432]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 8002186:	659a      	str	r2, [r3, #88]	@ 0x58
 8002188:	4a6b      	ldr	r2, [pc, #428]	@ (8002338 <HAL_SPI_MspInit+0x294>)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800218e:	4b6c      	ldr	r3, [pc, #432]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 8002190:	4a6c      	ldr	r2, [pc, #432]	@ (8002344 <HAL_SPI_MspInit+0x2a0>)
 8002192:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002194:	4b6a      	ldr	r3, [pc, #424]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 8002196:	2201      	movs	r2, #1
 8002198:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800219a:	4b69      	ldr	r3, [pc, #420]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 800219c:	2210      	movs	r2, #16
 800219e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a0:	4b67      	ldr	r3, [pc, #412]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021a6:	4b66      	ldr	r3, [pc, #408]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021a8:	2280      	movs	r2, #128	@ 0x80
 80021aa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021ac:	4b64      	ldr	r3, [pc, #400]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021b2:	4b63      	ldr	r3, [pc, #396]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80021b8:	4b61      	ldr	r3, [pc, #388]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021be:	4b60      	ldr	r3, [pc, #384]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80021c4:	485e      	ldr	r0, [pc, #376]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021c6:	f001 feef 	bl	8003fa8 <HAL_DMA_Init>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 80021d0:	f7ff f935 	bl	800143e <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a5a      	ldr	r2, [pc, #360]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54
 80021da:	4a59      	ldr	r2, [pc, #356]	@ (8002340 <HAL_SPI_MspInit+0x29c>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2023      	movs	r0, #35	@ 0x23
 80021e6:	f001 fe9c 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80021ea:	2023      	movs	r0, #35	@ 0x23
 80021ec:	f001 feb5 	bl	8003f5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80021f0:	e099      	b.n	8002326 <HAL_SPI_MspInit+0x282>
  else if(spiHandle->Instance==SPI2)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a54      	ldr	r2, [pc, #336]	@ (8002348 <HAL_SPI_MspInit+0x2a4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	f040 8094 	bne.w	8002326 <HAL_SPI_MspInit+0x282>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021fe:	4b4d      	ldr	r3, [pc, #308]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 8002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002202:	4a4c      	ldr	r2, [pc, #304]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 8002204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002208:	6593      	str	r3, [r2, #88]	@ 0x58
 800220a:	4b4a      	ldr	r3, [pc, #296]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002216:	4b47      	ldr	r3, [pc, #284]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221a:	4a46      	ldr	r2, [pc, #280]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002222:	4b44      	ldr	r3, [pc, #272]	@ (8002334 <HAL_SPI_MspInit+0x290>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800222e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223c:	2303      	movs	r3, #3
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002240:	2305      	movs	r3, #5
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4619      	mov	r1, r3
 800224a:	4840      	ldr	r0, [pc, #256]	@ (800234c <HAL_SPI_MspInit+0x2a8>)
 800224c:	f002 f92e 	bl	80044ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002250:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800225a:	2301      	movs	r3, #1
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225e:	2303      	movs	r3, #3
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002262:	2305      	movs	r3, #5
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002266:	f107 031c 	add.w	r3, r7, #28
 800226a:	4619      	mov	r1, r3
 800226c:	4837      	ldr	r0, [pc, #220]	@ (800234c <HAL_SPI_MspInit+0x2a8>)
 800226e:	f002 f91d 	bl	80044ac <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002272:	4b37      	ldr	r3, [pc, #220]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 8002274:	4a37      	ldr	r2, [pc, #220]	@ (8002354 <HAL_SPI_MspInit+0x2b0>)
 8002276:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8002278:	4b35      	ldr	r3, [pc, #212]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 800227a:	2201      	movs	r2, #1
 800227c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800227e:	4b34      	ldr	r3, [pc, #208]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 8002280:	2200      	movs	r2, #0
 8002282:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002284:	4b32      	ldr	r3, [pc, #200]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 8002286:	2200      	movs	r2, #0
 8002288:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800228a:	4b31      	ldr	r3, [pc, #196]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 800228c:	2280      	movs	r2, #128	@ 0x80
 800228e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002290:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 8002292:	2200      	movs	r2, #0
 8002294:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002296:	4b2e      	ldr	r3, [pc, #184]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800229c:	4b2c      	ldr	r3, [pc, #176]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 800229e:	2200      	movs	r2, #0
 80022a0:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80022a8:	4829      	ldr	r0, [pc, #164]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 80022aa:	f001 fe7d 	bl	8003fa8 <HAL_DMA_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 80022b4:	f7ff f8c3 	bl	800143e <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a25      	ldr	r2, [pc, #148]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 80022bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80022be:	4a24      	ldr	r2, [pc, #144]	@ (8002350 <HAL_SPI_MspInit+0x2ac>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80022c4:	4b24      	ldr	r3, [pc, #144]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022c6:	4a25      	ldr	r2, [pc, #148]	@ (800235c <HAL_SPI_MspInit+0x2b8>)
 80022c8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 80022ca:	4b23      	ldr	r3, [pc, #140]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022cc:	2201      	movs	r2, #1
 80022ce:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022d0:	4b21      	ldr	r3, [pc, #132]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022d2:	2210      	movs	r2, #16
 80022d4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d6:	4b20      	ldr	r3, [pc, #128]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022de:	2280      	movs	r2, #128	@ 0x80
 80022e0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80022ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022f4:	4b18      	ldr	r3, [pc, #96]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80022fa:	4817      	ldr	r0, [pc, #92]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 80022fc:	f001 fe54 	bl	8003fa8 <HAL_DMA_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_SPI_MspInit+0x266>
      Error_Handler();
 8002306:	f7ff f89a 	bl	800143e <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 800230e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002310:	4a11      	ldr	r2, [pc, #68]	@ (8002358 <HAL_SPI_MspInit+0x2b4>)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	2024      	movs	r0, #36	@ 0x24
 800231c:	f001 fe01 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002320:	2024      	movs	r0, #36	@ 0x24
 8002322:	f001 fe1a 	bl	8003f5a <HAL_NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3730      	adds	r7, #48	@ 0x30
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40013000 	.word	0x40013000
 8002334:	40021000 	.word	0x40021000
 8002338:	20000800 	.word	0x20000800
 800233c:	4002001c 	.word	0x4002001c
 8002340:	20000848 	.word	0x20000848
 8002344:	40020030 	.word	0x40020030
 8002348:	40003800 	.word	0x40003800
 800234c:	48000400 	.word	0x48000400
 8002350:	20000890 	.word	0x20000890
 8002354:	40020044 	.word	0x40020044
 8002358:	200008d8 	.word	0x200008d8
 800235c:	40020058 	.word	0x40020058

08002360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002366:	4b0f      	ldr	r3, [pc, #60]	@ (80023a4 <HAL_MspInit+0x44>)
 8002368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800236a:	4a0e      	ldr	r2, [pc, #56]	@ (80023a4 <HAL_MspInit+0x44>)
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	6613      	str	r3, [r2, #96]	@ 0x60
 8002372:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <HAL_MspInit+0x44>)
 8002374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800237e:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <HAL_MspInit+0x44>)
 8002380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002382:	4a08      	ldr	r2, [pc, #32]	@ (80023a4 <HAL_MspInit+0x44>)
 8002384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002388:	6593      	str	r3, [r2, #88]	@ 0x58
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_MspInit+0x44>)
 800238c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	40021000 	.word	0x40021000

080023a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <NMI_Handler+0x4>

080023b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <HardFault_Handler+0x4>

080023b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <MemManage_Handler+0x4>

080023c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <BusFault_Handler+0x4>

080023c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <UsageFault_Handler+0x4>

080023d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023fe:	f001 fc71 	bl	8003ce4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002402:	f001 fdc4 	bl	8003f8e <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002410:	4802      	ldr	r0, [pc, #8]	@ (800241c <DMA1_Channel2_IRQHandler+0x10>)
 8002412:	f001 ff60 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000800 	.word	0x20000800

08002420 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <DMA1_Channel3_IRQHandler+0x10>)
 8002426:	f001 ff56 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000848 	.word	0x20000848

08002434 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002438:	4802      	ldr	r0, [pc, #8]	@ (8002444 <DMA1_Channel4_IRQHandler+0x10>)
 800243a:	f001 ff4c 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000890 	.word	0x20000890

08002448 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800244c:	4802      	ldr	r0, [pc, #8]	@ (8002458 <DMA1_Channel5_IRQHandler+0x10>)
 800244e:	f001 ff42 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200008d8 	.word	0x200008d8

0800245c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800245c:	b5b0      	push	{r4, r5, r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002460:	480c      	ldr	r0, [pc, #48]	@ (8002494 <TIM2_IRQHandler+0x38>)
 8002462:	f004 f9b1 	bl	80067c8 <HAL_TIM_IRQHandler>
  if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE))
 8002466:	4b0b      	ldr	r3, [pc, #44]	@ (8002494 <TIM2_IRQHandler+0x38>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d10c      	bne.n	800248e <TIM2_IRQHandler+0x32>
    {
        __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8002474:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <TIM2_IRQHandler+0x38>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 0201 	mvn.w	r2, #1
 800247c:	611a      	str	r2, [r3, #16]
        high_counter += 0x100000000;
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <TIM2_IRQHandler+0x3c>)
 8002480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002484:	1c5d      	adds	r5, r3, #1
 8002486:	4614      	mov	r4, r2
 8002488:	4b03      	ldr	r3, [pc, #12]	@ (8002498 <TIM2_IRQHandler+0x3c>)
 800248a:	e9c3 4500 	strd	r4, r5, [r3]
    }
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bdb0      	pop	{r4, r5, r7, pc}
 8002492:	bf00      	nop
 8002494:	20000924 	.word	0x20000924
 8002498:	20000f00 	.word	0x20000f00

0800249c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <SPI1_IRQHandler+0x10>)
 80024a2:	f003 fe61 	bl	8006168 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000738 	.word	0x20000738

080024b0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024b4:	4802      	ldr	r0, [pc, #8]	@ (80024c0 <SPI2_IRQHandler+0x10>)
 80024b6:	f003 fe57 	bl	8006168 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000079c 	.word	0x2000079c

080024c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 80024c8:	4830      	ldr	r0, [pc, #192]	@ (800258c <USART1_IRQHandler+0xc8>)
 80024ca:	f004 ff55 	bl	8007378 <HAL_UART_IRQHandler>
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)
 80024ce:	4b2f      	ldr	r3, [pc, #188]	@ (800258c <USART1_IRQHandler+0xc8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	2b10      	cmp	r3, #16
 80024da:	d155      	bne.n	8002588 <USART1_IRQHandler+0xc4>
      {
    	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80024dc:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <USART1_IRQHandler+0xc8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2210      	movs	r2, #16
 80024e2:	621a      	str	r2, [r3, #32]
    	  HAL_UART_AbortReceive(&huart1);
 80024e4:	4829      	ldr	r0, [pc, #164]	@ (800258c <USART1_IRQHandler+0xc8>)
 80024e6:	f004 fe95 	bl	8007214 <HAL_UART_AbortReceive>
    	  rx_length = sizeof(rx_buffer) - __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 80024ea:	4b28      	ldr	r3, [pc, #160]	@ (800258c <USART1_IRQHandler+0xc8>)
 80024ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	4b25      	ldr	r3, [pc, #148]	@ (8002590 <USART1_IRQHandler+0xcc>)
 80024fc:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024fe:	b672      	cpsid	i
}
 8002500:	bf00      	nop
    	  __disable_irq();
    	  if(rp != wp && wp + rx_length <= &processing_buffer[BUF_SIZE])
 8002502:	4b24      	ldr	r3, [pc, #144]	@ (8002594 <USART1_IRQHandler+0xd0>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <USART1_IRQHandler+0xd4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d01a      	beq.n	8002544 <USART1_IRQHandler+0x80>
 800250e:	4b22      	ldr	r3, [pc, #136]	@ (8002598 <USART1_IRQHandler+0xd4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a1f      	ldr	r2, [pc, #124]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002514:	8812      	ldrh	r2, [r2, #0]
 8002516:	b292      	uxth	r2, r2
 8002518:	4413      	add	r3, r2
 800251a:	4a20      	ldr	r2, [pc, #128]	@ (800259c <USART1_IRQHandler+0xd8>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d811      	bhi.n	8002544 <USART1_IRQHandler+0x80>
    	  {
    		  memcpy(wp, rx_buffer, rx_length);
 8002520:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <USART1_IRQHandler+0xd4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1a      	ldr	r2, [pc, #104]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002526:	8812      	ldrh	r2, [r2, #0]
 8002528:	b292      	uxth	r2, r2
 800252a:	491d      	ldr	r1, [pc, #116]	@ (80025a0 <USART1_IRQHandler+0xdc>)
 800252c:	4618      	mov	r0, r3
 800252e:	f00c fb3c 	bl	800ebaa <memcpy>
    		  wp += rx_length;
 8002532:	4b17      	ldr	r3, [pc, #92]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	b29a      	uxth	r2, r3
 8002538:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <USART1_IRQHandler+0xd4>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4413      	add	r3, r2
 800253e:	4a16      	ldr	r2, [pc, #88]	@ (8002598 <USART1_IRQHandler+0xd4>)
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e012      	b.n	800256a <USART1_IRQHandler+0xa6>
    	  }
    	  else
    	  {
    		  memcpy(processing_buffer, rx_buffer, rx_length);
 8002544:	4b12      	ldr	r3, [pc, #72]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	b29b      	uxth	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	4914      	ldr	r1, [pc, #80]	@ (80025a0 <USART1_IRQHandler+0xdc>)
 800254e:	4815      	ldr	r0, [pc, #84]	@ (80025a4 <USART1_IRQHandler+0xe0>)
 8002550:	f00c fb2b 	bl	800ebaa <memcpy>
    		  rp = processing_buffer;
 8002554:	4b0f      	ldr	r3, [pc, #60]	@ (8002594 <USART1_IRQHandler+0xd0>)
 8002556:	4a13      	ldr	r2, [pc, #76]	@ (80025a4 <USART1_IRQHandler+0xe0>)
 8002558:	601a      	str	r2, [r3, #0]
    		  wp = rp + rx_length;
 800255a:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <USART1_IRQHandler+0xd0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a0c      	ldr	r2, [pc, #48]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002560:	8812      	ldrh	r2, [r2, #0]
 8002562:	b292      	uxth	r2, r2
 8002564:	4413      	add	r3, r2
 8002566:	4a0c      	ldr	r2, [pc, #48]	@ (8002598 <USART1_IRQHandler+0xd4>)
 8002568:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800256a:	b662      	cpsie	i
}
 800256c:	bf00      	nop
    	  }
		  __enable_irq();
		  if(rx_length > 0)
 800256e:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <USART1_IRQHandler+0xcc>)
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	b29b      	uxth	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d002      	beq.n	800257e <USART1_IRQHandler+0xba>
			  data_ready = 1;
 8002578:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <USART1_IRQHandler+0xe4>)
 800257a:	2201      	movs	r2, #1
 800257c:	801a      	strh	r2, [r3, #0]
    	  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 800257e:	2240      	movs	r2, #64	@ 0x40
 8002580:	4907      	ldr	r1, [pc, #28]	@ (80025a0 <USART1_IRQHandler+0xdc>)
 8002582:	4802      	ldr	r0, [pc, #8]	@ (800258c <USART1_IRQHandler+0xc8>)
 8002584:	f004 fdfa 	bl	800717c <HAL_UART_Receive_DMA>
      }
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	200009bc 	.word	0x200009bc
 8002590:	2000027c 	.word	0x2000027c
 8002594:	2000001c 	.word	0x2000001c
 8002598:	20000018 	.word	0x20000018
 800259c:	20000ee8 	.word	0x20000ee8
 80025a0:	2000023c 	.word	0x2000023c
 80025a4:	20000ae8 	.word	0x20000ae8
 80025a8:	2000027e 	.word	0x2000027e

080025ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025b0:	4802      	ldr	r0, [pc, #8]	@ (80025bc <TIM6_DAC_IRQHandler+0x10>)
 80025b2:	f004 f909 	bl	80067c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000970 	.word	0x20000970

080025c0 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80025c4:	4802      	ldr	r0, [pc, #8]	@ (80025d0 <DMA2_Channel6_IRQHandler+0x10>)
 80025c6:	f001 fe86 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000a8c 	.word	0x20000a8c

080025d4 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80025d8:	4802      	ldr	r0, [pc, #8]	@ (80025e4 <DMA2_Channel7_IRQHandler+0x10>)
 80025da:	f001 fe7c 	bl	80042d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000a44 	.word	0x20000a44

080025e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return 1;
 80025ec:	2301      	movs	r3, #1
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_kill>:

int _kill(int pid, int sig)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002602:	f00c faa5 	bl	800eb50 <__errno>
 8002606:	4603      	mov	r3, r0
 8002608:	2216      	movs	r2, #22
 800260a:	601a      	str	r2, [r3, #0]
  return -1;
 800260c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002610:	4618      	mov	r0, r3
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <_exit>:

void _exit (int status)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002620:	f04f 31ff 	mov.w	r1, #4294967295
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ffe7 	bl	80025f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800262a:	bf00      	nop
 800262c:	e7fd      	b.n	800262a <_exit+0x12>

0800262e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b086      	sub	sp, #24
 8002632:	af00      	add	r7, sp, #0
 8002634:	60f8      	str	r0, [r7, #12]
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
 800263e:	e00a      	b.n	8002656 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002640:	f3af 8000 	nop.w
 8002644:	4601      	mov	r1, r0
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	60ba      	str	r2, [r7, #8]
 800264c:	b2ca      	uxtb	r2, r1
 800264e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	3301      	adds	r3, #1
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	429a      	cmp	r2, r3
 800265c:	dbf0      	blt.n	8002640 <_read+0x12>
  }

  return len;
 800265e:	687b      	ldr	r3, [r7, #4]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002670:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002690:	605a      	str	r2, [r3, #4]
  return 0;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <_isatty>:

int _isatty(int file)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026a8:	2301      	movs	r3, #1
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b085      	sub	sp, #20
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d8:	4a14      	ldr	r2, [pc, #80]	@ (800272c <_sbrk+0x5c>)
 80026da:	4b15      	ldr	r3, [pc, #84]	@ (8002730 <_sbrk+0x60>)
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026e4:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <_sbrk+0x64>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d102      	bne.n	80026f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026ec:	4b11      	ldr	r3, [pc, #68]	@ (8002734 <_sbrk+0x64>)
 80026ee:	4a12      	ldr	r2, [pc, #72]	@ (8002738 <_sbrk+0x68>)
 80026f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026f2:	4b10      	ldr	r3, [pc, #64]	@ (8002734 <_sbrk+0x64>)
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4413      	add	r3, r2
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d207      	bcs.n	8002710 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002700:	f00c fa26 	bl	800eb50 <__errno>
 8002704:	4603      	mov	r3, r0
 8002706:	220c      	movs	r2, #12
 8002708:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
 800270e:	e009      	b.n	8002724 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002710:	4b08      	ldr	r3, [pc, #32]	@ (8002734 <_sbrk+0x64>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002716:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <_sbrk+0x64>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4413      	add	r3, r2
 800271e:	4a05      	ldr	r2, [pc, #20]	@ (8002734 <_sbrk+0x64>)
 8002720:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002722:	68fb      	ldr	r3, [r7, #12]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000c000 	.word	0x2000c000
 8002730:	00000400 	.word	0x00000400
 8002734:	20000920 	.word	0x20000920
 8002738:	20002170 	.word	0x20002170

0800273c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <SystemInit+0x20>)
 8002742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002746:	4a05      	ldr	r2, [pc, #20]	@ (800275c <SystemInit+0x20>)
 8002748:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800274c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b088      	sub	sp, #32
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002766:	f107 0310 	add.w	r3, r7, #16
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	605a      	str	r2, [r3, #4]
 8002770:	609a      	str	r2, [r3, #8]
 8002772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002774:	1d3b      	adds	r3, r7, #4
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800277e:	4b1e      	ldr	r3, [pc, #120]	@ (80027f8 <MX_TIM2_Init+0x98>)
 8002780:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002784:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002786:	4b1c      	ldr	r3, [pc, #112]	@ (80027f8 <MX_TIM2_Init+0x98>)
 8002788:	224f      	movs	r2, #79	@ 0x4f
 800278a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800278c:	4b1a      	ldr	r3, [pc, #104]	@ (80027f8 <MX_TIM2_Init+0x98>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002792:	4b19      	ldr	r3, [pc, #100]	@ (80027f8 <MX_TIM2_Init+0x98>)
 8002794:	f04f 32ff 	mov.w	r2, #4294967295
 8002798:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279a:	4b17      	ldr	r3, [pc, #92]	@ (80027f8 <MX_TIM2_Init+0x98>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a0:	4b15      	ldr	r3, [pc, #84]	@ (80027f8 <MX_TIM2_Init+0x98>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027a6:	4814      	ldr	r0, [pc, #80]	@ (80027f8 <MX_TIM2_Init+0x98>)
 80027a8:	f003 ff62 	bl	8006670 <HAL_TIM_Base_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80027b2:	f7fe fe44 	bl	800143e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027bc:	f107 0310 	add.w	r3, r7, #16
 80027c0:	4619      	mov	r1, r3
 80027c2:	480d      	ldr	r0, [pc, #52]	@ (80027f8 <MX_TIM2_Init+0x98>)
 80027c4:	f004 f907 	bl	80069d6 <HAL_TIM_ConfigClockSource>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80027ce:	f7fe fe36 	bl	800143e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	4619      	mov	r1, r3
 80027de:	4806      	ldr	r0, [pc, #24]	@ (80027f8 <MX_TIM2_Init+0x98>)
 80027e0:	f004 faf4 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80027ea:	f7fe fe28 	bl	800143e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027ee:	bf00      	nop
 80027f0:	3720      	adds	r7, #32
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000924 	.word	0x20000924

080027fc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800280c:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <MX_TIM6_Init+0x68>)
 800280e:	4a16      	ldr	r2, [pc, #88]	@ (8002868 <MX_TIM6_Init+0x6c>)
 8002810:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8002812:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <MX_TIM6_Init+0x68>)
 8002814:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002818:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <MX_TIM6_Init+0x68>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8002820:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <MX_TIM6_Init+0x68>)
 8002822:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002826:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002828:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <MX_TIM6_Init+0x68>)
 800282a:	2200      	movs	r2, #0
 800282c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800282e:	480d      	ldr	r0, [pc, #52]	@ (8002864 <MX_TIM6_Init+0x68>)
 8002830:	f003 ff1e 	bl	8006670 <HAL_TIM_Base_Init>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800283a:	f7fe fe00 	bl	800143e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	4619      	mov	r1, r3
 800284a:	4806      	ldr	r0, [pc, #24]	@ (8002864 <MX_TIM6_Init+0x68>)
 800284c:	f004 fabe 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002856:	f7fe fdf2 	bl	800143e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000970 	.word	0x20000970
 8002868:	40001000 	.word	0x40001000

0800286c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287c:	d114      	bne.n	80028a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800287e:	4b19      	ldr	r3, [pc, #100]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002882:	4a18      	ldr	r2, [pc, #96]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	6593      	str	r3, [r2, #88]	@ 0x58
 800288a:	4b16      	ldr	r3, [pc, #88]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 800288c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002896:	2200      	movs	r2, #0
 8002898:	2100      	movs	r1, #0
 800289a:	201c      	movs	r0, #28
 800289c:	f001 fb41 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028a0:	201c      	movs	r0, #28
 80028a2:	f001 fb5a 	bl	8003f5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80028a6:	e018      	b.n	80028da <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0e      	ldr	r2, [pc, #56]	@ (80028e8 <HAL_TIM_Base_MspInit+0x7c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d113      	bne.n	80028da <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028b2:	4b0c      	ldr	r3, [pc, #48]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 80028b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b6:	4a0b      	ldr	r2, [pc, #44]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 80028b8:	f043 0310 	orr.w	r3, r3, #16
 80028bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80028be:	4b09      	ldr	r3, [pc, #36]	@ (80028e4 <HAL_TIM_Base_MspInit+0x78>)
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	2036      	movs	r0, #54	@ 0x36
 80028d0:	f001 fb27 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80028d4:	2036      	movs	r0, #54	@ 0x36
 80028d6:	f001 fb40 	bl	8003f5a <HAL_NVIC_EnableIRQ>
}
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000
 80028e8:	40001000 	.word	0x40001000

080028ec <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028f0:	4b14      	ldr	r3, [pc, #80]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 80028f2:	4a15      	ldr	r2, [pc, #84]	@ (8002948 <MX_USART1_UART_Init+0x5c>)
 80028f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80028f6:	4b13      	ldr	r3, [pc, #76]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 80028f8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80028fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002904:	4b0f      	ldr	r3, [pc, #60]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002906:	2200      	movs	r2, #0
 8002908:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002912:	220c      	movs	r2, #12
 8002914:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002918:	2200      	movs	r2, #0
 800291a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 800291e:	2200      	movs	r2, #0
 8002920:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002922:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002924:	2200      	movs	r2, #0
 8002926:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 800292a:	2200      	movs	r2, #0
 800292c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800292e:	4805      	ldr	r0, [pc, #20]	@ (8002944 <MX_USART1_UART_Init+0x58>)
 8002930:	f004 fad0 	bl	8006ed4 <HAL_UART_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800293a:	f7fe fd80 	bl	800143e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	200009bc 	.word	0x200009bc
 8002948:	40013800 	.word	0x40013800

0800294c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b0a2      	sub	sp, #136	@ 0x88
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	2260      	movs	r2, #96	@ 0x60
 800296a:	2100      	movs	r1, #0
 800296c:	4618      	mov	r0, r3
 800296e:	f00c f864 	bl	800ea3a <memset>
  if(uartHandle->Instance==USART1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a4f      	ldr	r2, [pc, #316]	@ (8002ab4 <HAL_UART_MspInit+0x168>)
 8002978:	4293      	cmp	r3, r2
 800297a:	f040 8096 	bne.w	8002aaa <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800297e:	2301      	movs	r3, #1
 8002980:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002982:	2300      	movs	r3, #0
 8002984:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4618      	mov	r0, r3
 800298c:	f002 fdee 	bl	800556c <HAL_RCCEx_PeriphCLKConfig>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002996:	f7fe fd52 	bl	800143e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800299a:	4b47      	ldr	r3, [pc, #284]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 800299c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299e:	4a46      	ldr	r2, [pc, #280]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 80029a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80029a6:	4b44      	ldr	r3, [pc, #272]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 80029a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	4b41      	ldr	r3, [pc, #260]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 80029b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b6:	4a40      	ldr	r2, [pc, #256]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029be:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab8 <HAL_UART_MspInit+0x16c>)
 80029c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029ce:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	2302      	movs	r3, #2
 80029d2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029d4:	2301      	movs	r3, #1
 80029d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d8:	2303      	movs	r3, #3
 80029da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029de:	2307      	movs	r3, #7
 80029e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80029e8:	4619      	mov	r1, r3
 80029ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029ee:	f001 fd5d 	bl	80044ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 80029f2:	4b32      	ldr	r3, [pc, #200]	@ (8002abc <HAL_UART_MspInit+0x170>)
 80029f4:	4a32      	ldr	r2, [pc, #200]	@ (8002ac0 <HAL_UART_MspInit+0x174>)
 80029f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80029f8:	4b30      	ldr	r3, [pc, #192]	@ (8002abc <HAL_UART_MspInit+0x170>)
 80029fa:	2202      	movs	r2, #2
 80029fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029fe:	4b2f      	ldr	r3, [pc, #188]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a04:	4b2d      	ldr	r3, [pc, #180]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a0c:	2280      	movs	r2, #128	@ 0x80
 8002a0e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a10:	4b2a      	ldr	r3, [pc, #168]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a16:	4b29      	ldr	r3, [pc, #164]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a1e:	2220      	movs	r2, #32
 8002a20:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a22:	4b26      	ldr	r3, [pc, #152]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a2a:	4824      	ldr	r0, [pc, #144]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a2c:	f001 fabc 	bl	8003fa8 <HAL_DMA_Init>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8002a36:	f7fe fd02 	bl	800143e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a3e:	675a      	str	r2, [r3, #116]	@ 0x74
 8002a40:	4a1e      	ldr	r2, [pc, #120]	@ (8002abc <HAL_UART_MspInit+0x170>)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8002a46:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a48:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac8 <HAL_UART_MspInit+0x17c>)
 8002a4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8002a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a4e:	2202      	movs	r2, #2
 8002a50:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a52:	4b1c      	ldr	r3, [pc, #112]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a54:	2210      	movs	r2, #16
 8002a56:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a58:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a5e:	4b19      	ldr	r3, [pc, #100]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a60:	2280      	movs	r2, #128	@ 0x80
 8002a62:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a64:	4b17      	ldr	r3, [pc, #92]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a6a:	4b16      	ldr	r3, [pc, #88]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a70:	4b14      	ldr	r3, [pc, #80]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a76:	4b13      	ldr	r3, [pc, #76]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a7c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a7e:	4811      	ldr	r0, [pc, #68]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a80:	f001 fa92 	bl	8003fa8 <HAL_DMA_Init>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002a8a:	f7fe fcd8 	bl	800143e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a92:	671a      	str	r2, [r3, #112]	@ 0x70
 8002a94:	4a0b      	ldr	r2, [pc, #44]	@ (8002ac4 <HAL_UART_MspInit+0x178>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2025      	movs	r0, #37	@ 0x25
 8002aa0:	f001 fa3f 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002aa4:	2025      	movs	r0, #37	@ 0x25
 8002aa6:	f001 fa58 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002aaa:	bf00      	nop
 8002aac:	3788      	adds	r7, #136	@ 0x88
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40013800 	.word	0x40013800
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	20000a44 	.word	0x20000a44
 8002ac0:	40020480 	.word	0x40020480
 8002ac4:	20000a8c 	.word	0x20000a8c
 8002ac8:	4002046c 	.word	0x4002046c

08002acc <ASIC_TransmitReceive>:
uint16_t peaklevel;
uint64_t peaktime;
uint8_t result[6];

uint8_t ASIC_TransmitReceive(uint8_t data) //
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8002ad6:	f107 020f 	add.w	r2, r7, #15
 8002ada:	1df9      	adds	r1, r7, #7
 8002adc:	2364      	movs	r3, #100	@ 0x64
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	4804      	ldr	r0, [pc, #16]	@ (8002af4 <ASIC_TransmitReceive+0x28>)
 8002ae4:	f003 f921 	bl	8005d2a <HAL_SPI_TransmitReceive>
    return rx_data;
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	20000738 	.word	0x20000738

08002af8 <ASIC_CMD>:

void ASIC_CMD(uint8_t address, uint16_t data) //ASIC
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	460a      	mov	r2, r1
 8002b02:	71fb      	strb	r3, [r7, #7]
 8002b04:	4613      	mov	r3, r2
 8002b06:	80bb      	strh	r3, [r7, #4]
	ASIC_CS_LOW();
 8002b08:	2200      	movs	r2, #0
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	4813      	ldr	r0, [pc, #76]	@ (8002b5c <ASIC_CMD+0x64>)
 8002b0e:	f001 fe5f 	bl	80047d0 <HAL_GPIO_WritePin>
	ASIC_TransmitReceive(address);
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff ffd9 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7ff ffd6 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b20:	2000      	movs	r0, #0
 8002b22:	f7ff ffd3 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b26:	2000      	movs	r0, #0
 8002b28:	f7ff ffd0 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f7ff ffcd 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive((data >> 8) & 0xFF);
 8002b32:	88bb      	ldrh	r3, [r7, #4]
 8002b34:	0a1b      	lsrs	r3, r3, #8
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ffc6 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_TransmitReceive(data & 0xFF);
 8002b40:	88bb      	ldrh	r3, [r7, #4]
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff ffc1 	bl	8002acc <ASIC_TransmitReceive>
	ASIC_CS_HIGH();
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	4803      	ldr	r0, [pc, #12]	@ (8002b5c <ASIC_CMD+0x64>)
 8002b50:	f001 fe3e 	bl	80047d0 <HAL_GPIO_WritePin>
}
 8002b54:	bf00      	nop
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	48000400 	.word	0x48000400

08002b60 <ReadResult>:

HAL_StatusTypeDef ReadResult(void) //
{
 8002b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(EMPTY_GPIO_Port, EMPTY_Pin) == GPIO_PIN_SET)
 8002b66:	2104      	movs	r1, #4
 8002b68:	4833      	ldr	r0, [pc, #204]	@ (8002c38 <ReadResult+0xd8>)
 8002b6a:	f001 fe19 	bl	80047a0 <HAL_GPIO_ReadPin>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d107      	bne.n	8002b84 <ReadResult+0x24>
	{
		ON_R();
 8002b74:	2201      	movs	r2, #1
 8002b76:	2101      	movs	r1, #1
 8002b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7c:	f001 fe28 	bl	80047d0 <HAL_GPIO_WritePin>
		return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e055      	b.n	8002c30 <ReadResult+0xd0>
	}
	else
	{
		OFF_R();
 8002b84:	2200      	movs	r2, #0
 8002b86:	2101      	movs	r1, #1
 8002b88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b8c:	f001 fe20 	bl	80047d0 <HAL_GPIO_WritePin>
		ASIC_CS_LOW();
 8002b90:	2200      	movs	r2, #0
 8002b92:	2101      	movs	r1, #1
 8002b94:	4828      	ldr	r0, [pc, #160]	@ (8002c38 <ReadResult+0xd8>)
 8002b96:	f001 fe1b 	bl	80047d0 <HAL_GPIO_WritePin>
		uint16_t i;
		uint8_t address = 0x80;
 8002b9a:	2380      	movs	r3, #128	@ 0x80
 8002b9c:	717b      	strb	r3, [r7, #5]
		ASIC_TransmitReceive(address);
 8002b9e:	797b      	ldrb	r3, [r7, #5]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff93 	bl	8002acc <ASIC_TransmitReceive>
		for(i = 0;i < 6;i++)
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	80fb      	strh	r3, [r7, #6]
 8002baa:	e00a      	b.n	8002bc2 <ReadResult+0x62>
			result[i] = ASIC_TransmitReceive(0x00);
 8002bac:	88fe      	ldrh	r6, [r7, #6]
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f7ff ff8c 	bl	8002acc <ASIC_TransmitReceive>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4b20      	ldr	r3, [pc, #128]	@ (8002c3c <ReadResult+0xdc>)
 8002bba:	559a      	strb	r2, [r3, r6]
		for(i = 0;i < 6;i++)
 8002bbc:	88fb      	ldrh	r3, [r7, #6]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	80fb      	strh	r3, [r7, #6]
 8002bc2:	88fb      	ldrh	r3, [r7, #6]
 8002bc4:	2b05      	cmp	r3, #5
 8002bc6:	d9f1      	bls.n	8002bac <ReadResult+0x4c>
		codeid = (result[0] >> 3) + 1;
 8002bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c3c <ReadResult+0xdc>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	08db      	lsrs	r3, r3, #3
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c40 <ReadResult+0xe0>)
 8002bd6:	701a      	strb	r2, [r3, #0]
		peaklevel = (result[1] >> 1) | ((result[0] & 0x07 ) << 7);
 8002bd8:	4b18      	ldr	r3, [pc, #96]	@ (8002c3c <ReadResult+0xdc>)
 8002bda:	785b      	ldrb	r3, [r3, #1]
 8002bdc:	085b      	lsrs	r3, r3, #1
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	b21a      	sxth	r2, r3
 8002be2:	4b16      	ldr	r3, [pc, #88]	@ (8002c3c <ReadResult+0xdc>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	b21b      	sxth	r3, r3
 8002be8:	01db      	lsls	r3, r3, #7
 8002bea:	b21b      	sxth	r3, r3
 8002bec:	f403 7360 	and.w	r3, r3, #896	@ 0x380
 8002bf0:	b21b      	sxth	r3, r3
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b21b      	sxth	r3, r3
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	4b12      	ldr	r3, [pc, #72]	@ (8002c44 <ReadResult+0xe4>)
 8002bfa:	801a      	strh	r2, [r3, #0]
		peaktime = ((result[1] & 0x01) << 32) | (result[2] << 24) | (result[3] << 16) | (result[4] << 8) | result[5];
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c3c <ReadResult+0xdc>)
 8002bfe:	789b      	ldrb	r3, [r3, #2]
 8002c00:	061a      	lsls	r2, r3, #24
 8002c02:	4b0e      	ldr	r3, [pc, #56]	@ (8002c3c <ReadResult+0xdc>)
 8002c04:	78db      	ldrb	r3, [r3, #3]
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c3c <ReadResult+0xdc>)
 8002c0c:	791b      	ldrb	r3, [r3, #4]
 8002c0e:	021b      	lsls	r3, r3, #8
 8002c10:	4313      	orrs	r3, r2
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <ReadResult+0xdc>)
 8002c14:	7952      	ldrb	r2, [r2, #5]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	17da      	asrs	r2, r3, #31
 8002c1a:	461c      	mov	r4, r3
 8002c1c:	4615      	mov	r5, r2
 8002c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c48 <ReadResult+0xe8>)
 8002c20:	e9c3 4500 	strd	r4, r5, [r3]
		ASIC_CS_HIGH();
 8002c24:	2201      	movs	r2, #1
 8002c26:	2101      	movs	r1, #1
 8002c28:	4803      	ldr	r0, [pc, #12]	@ (8002c38 <ReadResult+0xd8>)
 8002c2a:	f001 fdd1 	bl	80047d0 <HAL_GPIO_WritePin>
		return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
	}
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c38:	48000400 	.word	0x48000400
 8002c3c:	20000ae0 	.word	0x20000ae0
 8002c40:	20000ad4 	.word	0x20000ad4
 8002c44:	20000ad6 	.word	0x20000ad6
 8002c48:	20000ad8 	.word	0x20000ad8

08002c4c <read_be16>:
void Sendheart(void);
uint8_t UART_Send_Data(uint8_t* data, uint16_t len);
void UART_Start_Send(void);

uint16_t read_be16(uint8_t *data) //
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
    return (data[0] << 8) | data[1];
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	b21b      	sxth	r3, r3
 8002c5a:	021b      	lsls	r3, r3, #8
 8002c5c:	b21a      	sxth	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3301      	adds	r3, #1
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	b21b      	sxth	r3, r3
 8002c66:	4313      	orrs	r3, r2
 8002c68:	b21b      	sxth	r3, r3
 8002c6a:	b29b      	uxth	r3, r3
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <Checksum>:

uint16_t Checksum(uint8_t *data, uint16_t length) //
{
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	460b      	mov	r3, r1
 8002c82:	807b      	strh	r3, [r7, #2]
	uint16_t sum;
    if(length <= 1)
 8002c84:	887b      	ldrh	r3, [r7, #2]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d804      	bhi.n	8002c94 <Checksum+0x1c>
    {
    	sum = (uint16_t)data[0];
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002c90:	89fb      	ldrh	r3, [r7, #14]
 8002c92:	e010      	b.n	8002cb6 <Checksum+0x3e>
    }
    else
    {
    	sum = (uint16_t)data[length-1]+Checksum(data, length - 1);
 8002c94:	887b      	ldrh	r3, [r7, #2]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	461c      	mov	r4, r3
 8002ca0:	887b      	ldrh	r3, [r7, #2]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff ffe5 	bl	8002c78 <Checksum>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	4423      	add	r3, r4
 8002cb2:	81fb      	strh	r3, [r7, #14]
    	return sum;
 8002cb4:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd90      	pop	{r4, r7, pc}
	...

08002cc0 <CMD_Judge>:

CMD_Status CMD_Judge(void) //
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
	uint32_t rxcode = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
	uint16_t time;
	uint16_t checksum;
	uint16_t SUM;
	rp1 = rp;
 8002cca:	4b6c      	ldr	r3, [pc, #432]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a6c      	ldr	r2, [pc, #432]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002cd0:	6013      	str	r3, [r2, #0]
	rp2 = rp;
 8002cd2:	4b6a      	ldr	r3, [pc, #424]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a6b      	ldr	r2, [pc, #428]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002cd8:	6013      	str	r3, [r2, #0]
	while (wp > rp)
 8002cda:	e02b      	b.n	8002d34 <CMD_Judge+0x74>
	{
		uint16_t test = (*rp << 8) | *(rp + 1);
 8002cdc:	4b67      	ldr	r3, [pc, #412]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b21b      	sxth	r3, r3
 8002ce4:	021b      	lsls	r3, r3, #8
 8002ce6:	b21a      	sxth	r2, r3
 8002ce8:	4b64      	ldr	r3, [pc, #400]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	3301      	adds	r3, #1
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	b21b      	sxth	r3, r3
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	b21b      	sxth	r3, r3
 8002cf6:	80fb      	strh	r3, [r7, #6]
		if(test == HEAD)
 8002cf8:	88fb      	ldrh	r3, [r7, #6]
 8002cfa:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d103      	bne.n	8002d0a <CMD_Judge+0x4a>
			rp1 = rp;
 8002d02:	4b5e      	ldr	r3, [pc, #376]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a5e      	ldr	r2, [pc, #376]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002d08:	6013      	str	r3, [r2, #0]
		if(test == TAIL)
 8002d0a:	88fb      	ldrh	r3, [r7, #6]
 8002d0c:	f647 62fe 	movw	r2, #32510	@ 0x7efe
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d104      	bne.n	8002d1e <CMD_Judge+0x5e>
			rp2 = rp + 1;
 8002d14:	4b59      	ldr	r3, [pc, #356]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002d1c:	6013      	str	r3, [r2, #0]
		rp++;
 8002d1e:	4b57      	ldr	r3, [pc, #348]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3301      	adds	r3, #1
 8002d24:	4a55      	ldr	r2, [pc, #340]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d26:	6013      	str	r3, [r2, #0]
		if(rp2 > rp1)
 8002d28:	4b56      	ldr	r3, [pc, #344]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b54      	ldr	r3, [pc, #336]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d806      	bhi.n	8002d42 <CMD_Judge+0x82>
	while (wp > rp)
 8002d34:	4b54      	ldr	r3, [pc, #336]	@ (8002e88 <CMD_Judge+0x1c8>)
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	4b50      	ldr	r3, [pc, #320]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d8cd      	bhi.n	8002cdc <CMD_Judge+0x1c>
 8002d40:	e000      	b.n	8002d44 <CMD_Judge+0x84>
			break;
 8002d42:	bf00      	nop
	}
	if(rp == wp)
 8002d44:	4b4d      	ldr	r3, [pc, #308]	@ (8002e7c <CMD_Judge+0x1bc>)
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	4b4f      	ldr	r3, [pc, #316]	@ (8002e88 <CMD_Judge+0x1c8>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d104      	bne.n	8002d5a <CMD_Judge+0x9a>
	{
		data_ready = 0;
 8002d50:	4b4e      	ldr	r3, [pc, #312]	@ (8002e8c <CMD_Judge+0x1cc>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	801a      	strh	r2, [r3, #0]
		return CMD_END;
 8002d56:	2306      	movs	r3, #6
 8002d58:	e08c      	b.n	8002e74 <CMD_Judge+0x1b4>
	}
	for(uint16_t i = 3;i <= 4;i++)
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	813b      	strh	r3, [r7, #8]
 8002d5e:	e012      	b.n	8002d86 <CMD_Judge+0xc6>
		rxcode = (*(rp1 + i) << (32 - 8*i)) | rxcode;
 8002d60:	4b47      	ldr	r3, [pc, #284]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	893b      	ldrh	r3, [r7, #8]
 8002d66:	4413      	add	r3, r2
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	893b      	ldrh	r3, [r7, #8]
 8002d6e:	f1c3 0304 	rsb	r3, r3, #4
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	461a      	mov	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 3;i <= 4;i++)
 8002d80:	893b      	ldrh	r3, [r7, #8]
 8002d82:	3301      	adds	r3, #1
 8002d84:	813b      	strh	r3, [r7, #8]
 8002d86:	893b      	ldrh	r3, [r7, #8]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d9e9      	bls.n	8002d60 <CMD_Judge+0xa0>
	datalength = *(rp1 + 7);
 8002d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	79da      	ldrb	r2, [r3, #7]
 8002d92:	4b3f      	ldr	r3, [pc, #252]	@ (8002e90 <CMD_Judge+0x1d0>)
 8002d94:	701a      	strb	r2, [r3, #0]
	for(time = 0;time < cmd_number;time++)
 8002d96:	2300      	movs	r3, #0
 8002d98:	817b      	strh	r3, [r7, #10]
 8002d9a:	e01b      	b.n	8002dd4 <CMD_Judge+0x114>
	{
		command = (*(rp1 + 5)<< 8) | *(rp1 + 6);
 8002d9c:	4b38      	ldr	r3, [pc, #224]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	3305      	adds	r3, #5
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	b21b      	sxth	r3, r3
 8002da6:	021b      	lsls	r3, r3, #8
 8002da8:	b21a      	sxth	r2, r3
 8002daa:	4b35      	ldr	r3, [pc, #212]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	3306      	adds	r3, #6
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	b21b      	sxth	r3, r3
 8002db4:	4313      	orrs	r3, r2
 8002db6:	b21b      	sxth	r3, r3
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	4b36      	ldr	r3, [pc, #216]	@ (8002e94 <CMD_Judge+0x1d4>)
 8002dbc:	801a      	strh	r2, [r3, #0]
		if(command == cmd[time])
 8002dbe:	897b      	ldrh	r3, [r7, #10]
 8002dc0:	4a35      	ldr	r2, [pc, #212]	@ (8002e98 <CMD_Judge+0x1d8>)
 8002dc2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002dc6:	4b33      	ldr	r3, [pc, #204]	@ (8002e94 <CMD_Judge+0x1d4>)
 8002dc8:	881b      	ldrh	r3, [r3, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d006      	beq.n	8002ddc <CMD_Judge+0x11c>
	for(time = 0;time < cmd_number;time++)
 8002dce:	897b      	ldrh	r3, [r7, #10]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	817b      	strh	r3, [r7, #10]
 8002dd4:	897b      	ldrh	r3, [r7, #10]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d9e0      	bls.n	8002d9c <CMD_Judge+0xdc>
 8002dda:	e000      	b.n	8002dde <CMD_Judge+0x11e>
			break;
 8002ddc:	bf00      	nop
	}
	checksum = (*(rp2 - 3) << 8) | *(rp2 - 2);
 8002dde:	4b29      	ldr	r3, [pc, #164]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	3b03      	subs	r3, #3
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	b21b      	sxth	r3, r3
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	b21a      	sxth	r2, r3
 8002dec:	4b25      	ldr	r3, [pc, #148]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3b02      	subs	r3, #2
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b21b      	sxth	r3, r3
 8002df6:	4313      	orrs	r3, r2
 8002df8:	b21b      	sxth	r3, r3
 8002dfa:	80bb      	strh	r3, [r7, #4]
	rp3 = rp1 + 8;
 8002dfc:	4b20      	ldr	r3, [pc, #128]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	3308      	adds	r3, #8
 8002e02:	4a26      	ldr	r2, [pc, #152]	@ (8002e9c <CMD_Judge+0x1dc>)
 8002e04:	6013      	str	r3, [r2, #0]
	SUM = Checksum(rp1 + 2, datalength + 6);
 8002e06:	4b1e      	ldr	r3, [pc, #120]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	3302      	adds	r3, #2
 8002e0c:	4a20      	ldr	r2, [pc, #128]	@ (8002e90 <CMD_Judge+0x1d0>)
 8002e0e:	7812      	ldrb	r2, [r2, #0]
 8002e10:	3206      	adds	r2, #6
 8002e12:	b292      	uxth	r2, r2
 8002e14:	4611      	mov	r1, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff ff2e 	bl	8002c78 <Checksum>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	807b      	strh	r3, [r7, #2]
	if(rxcode != receivercode || *(rp1 + 2) != version)
 8002e20:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea0 <CMD_Judge+0x1e0>)
 8002e22:	881b      	ldrh	r3, [r3, #0]
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d107      	bne.n	8002e3e <CMD_Judge+0x17e>
 8002e2e:	4b14      	ldr	r3, [pc, #80]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3302      	adds	r3, #2
 8002e34:	781a      	ldrb	r2, [r3, #0]
 8002e36:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea4 <CMD_Judge+0x1e4>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d001      	beq.n	8002e42 <CMD_Judge+0x182>
		return CODE_ERROE;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e018      	b.n	8002e74 <CMD_Judge+0x1b4>
	else if(datalength != rp2 - rp1 - 11)
 8002e42:	4b13      	ldr	r3, [pc, #76]	@ (8002e90 <CMD_Judge+0x1d0>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	4619      	mov	r1, r3
 8002e48:	4b0e      	ldr	r3, [pc, #56]	@ (8002e84 <CMD_Judge+0x1c4>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e80 <CMD_Judge+0x1c0>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	3b0b      	subs	r3, #11
 8002e54:	4299      	cmp	r1, r3
 8002e56:	d001      	beq.n	8002e5c <CMD_Judge+0x19c>
		return LENGTH_ERROE;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	e00b      	b.n	8002e74 <CMD_Judge+0x1b4>
	else if(time >= cmd_number)
 8002e5c:	897b      	ldrh	r3, [r7, #10]
 8002e5e:	2b03      	cmp	r3, #3
 8002e60:	d901      	bls.n	8002e66 <CMD_Judge+0x1a6>
		return CMD_ERROR;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e006      	b.n	8002e74 <CMD_Judge+0x1b4>
	else if(checksum != SUM)
 8002e66:	88ba      	ldrh	r2, [r7, #4]
 8002e68:	887b      	ldrh	r3, [r7, #2]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d001      	beq.n	8002e72 <CMD_Judge+0x1b2>
		return CHECK_ERROR;
 8002e6e:	2304      	movs	r3, #4
 8002e70:	e000      	b.n	8002e74 <CMD_Judge+0x1b4>
	else
		return CMD_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	2000001c 	.word	0x2000001c
 8002e80:	20000eec 	.word	0x20000eec
 8002e84:	20000ef0 	.word	0x20000ef0
 8002e88:	20000018 	.word	0x20000018
 8002e8c:	2000027e 	.word	0x2000027e
 8002e90:	20000ef8 	.word	0x20000ef8
 8002e94:	20000ee8 	.word	0x20000ee8
 8002e98:	20000024 	.word	0x20000024
 8002e9c:	20000ef4 	.word	0x20000ef4
 8002ea0:	20000022 	.word	0x20000022
 8002ea4:	20000020 	.word	0x20000020

08002ea8 <CMD_Execute>:

CMD_Status CMD_Execute(void) //
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
	if(command == cmd1)
 8002eac:	4b20      	ldr	r3, [pc, #128]	@ (8002f30 <CMD_Execute+0x88>)
 8002eae:	881b      	ldrh	r3, [r3, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d121      	bne.n	8002ef8 <CMD_Execute+0x50>
	{
		if(datalength == 0x01 && *rp3 == 0x01)
 8002eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f34 <CMD_Execute+0x8c>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d10b      	bne.n	8002ed4 <CMD_Execute+0x2c>
 8002ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8002f38 <CMD_Execute+0x90>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d106      	bne.n	8002ed4 <CMD_Execute+0x2c>
		{
			Sampling();
 8002ec6:	f000 f83b 	bl	8002f40 <Sampling>
			sampling_ready = 0;
 8002eca:	4b1c      	ldr	r3, [pc, #112]	@ (8002f3c <CMD_Execute+0x94>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e02a      	b.n	8002f2a <CMD_Execute+0x82>
		}
		else if(datalength == 0x01 && *rp3 == 0)
 8002ed4:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <CMD_Execute+0x8c>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d10b      	bne.n	8002ef4 <CMD_Execute+0x4c>
 8002edc:	4b16      	ldr	r3, [pc, #88]	@ (8002f38 <CMD_Execute+0x90>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d106      	bne.n	8002ef4 <CMD_Execute+0x4c>
		{
			Sampling();
 8002ee6:	f000 f82b 	bl	8002f40 <Sampling>
			sampling_ready = 1;
 8002eea:	4b14      	ldr	r3, [pc, #80]	@ (8002f3c <CMD_Execute+0x94>)
 8002eec:	2201      	movs	r2, #1
 8002eee:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e01a      	b.n	8002f2a <CMD_Execute+0x82>
		}
		else
			return INVALID;
 8002ef4:	2305      	movs	r3, #5
 8002ef6:	e018      	b.n	8002f2a <CMD_Execute+0x82>
	}
	else if(command == cmd3)
 8002ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8002f30 <CMD_Execute+0x88>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	d103      	bne.n	8002f08 <CMD_Execute+0x60>
	{
		Parameterset_query();
 8002f00:	f000 f876 	bl	8002ff0 <Parameterset_query>
		return CMD_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	e010      	b.n	8002f2a <CMD_Execute+0x82>
	}
	else if(command == cmd4)
 8002f08:	4b09      	ldr	r3, [pc, #36]	@ (8002f30 <CMD_Execute+0x88>)
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	d109      	bne.n	8002f24 <CMD_Execute+0x7c>
	{
		if(datalength != 0x00)
 8002f10:	4b08      	ldr	r3, [pc, #32]	@ (8002f34 <CMD_Execute+0x8c>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <CMD_Execute+0x74>
			return INVALID;
 8002f18:	2305      	movs	r3, #5
 8002f1a:	e006      	b.n	8002f2a <CMD_Execute+0x82>
		else
		{
			Parameterset_query();
 8002f1c:	f000 f868 	bl	8002ff0 <Parameterset_query>
			return CMD_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	e002      	b.n	8002f2a <CMD_Execute+0x82>
		}
	}
	else
	{
		Send_time();
 8002f24:	f000 fad8 	bl	80034d8 <Send_time>
		return CMD_OK;
 8002f28:	2300      	movs	r3, #0
	}
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000ee8 	.word	0x20000ee8
 8002f34:	20000ef8 	.word	0x20000ef8
 8002f38:	20000ef4 	.word	0x20000ef4
 8002f3c:	2000002e 	.word	0x2000002e

08002f40 <Sampling>:

void Sampling(void) //
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
	uint16_t length =  rp2 - rp1 + 1;
 8002f46:	4b26      	ldr	r3, [pc, #152]	@ (8002fe0 <Sampling+0xa0>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4b26      	ldr	r3, [pc, #152]	@ (8002fe4 <Sampling+0xa4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	807b      	strh	r3, [r7, #2]
	uint16_t SUM;
	for(uint16_t i = 0;i < length;i++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	80bb      	strh	r3, [r7, #4]
 8002f5a:	e033      	b.n	8002fc4 <Sampling+0x84>
	{
		if(i == 5)
 8002f5c:	88bb      	ldrh	r3, [r7, #4]
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d104      	bne.n	8002f6c <Sampling+0x2c>
			samplingtx[i] = 0x01;
 8002f62:	88bb      	ldrh	r3, [r7, #4]
 8002f64:	4a20      	ldr	r2, [pc, #128]	@ (8002fe8 <Sampling+0xa8>)
 8002f66:	2101      	movs	r1, #1
 8002f68:	54d1      	strb	r1, [r2, r3]
 8002f6a:	e028      	b.n	8002fbe <Sampling+0x7e>
		else if(i == length - 4)
 8002f6c:	88ba      	ldrh	r2, [r7, #4]
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	3b04      	subs	r3, #4
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d110      	bne.n	8002f98 <Sampling+0x58>
		{
			SUM = Checksum(&samplingtx[2], i - 2);
 8002f76:	88bb      	ldrh	r3, [r7, #4]
 8002f78:	3b02      	subs	r3, #2
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	481b      	ldr	r0, [pc, #108]	@ (8002fec <Sampling+0xac>)
 8002f80:	f7ff fe7a 	bl	8002c78 <Checksum>
 8002f84:	4603      	mov	r3, r0
 8002f86:	80fb      	strh	r3, [r7, #6]
			samplingtx[i] = (SUM >> 8) & 0xFF;
 8002f88:	88fb      	ldrh	r3, [r7, #6]
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	88bb      	ldrh	r3, [r7, #4]
 8002f90:	b2d1      	uxtb	r1, r2
 8002f92:	4a15      	ldr	r2, [pc, #84]	@ (8002fe8 <Sampling+0xa8>)
 8002f94:	54d1      	strb	r1, [r2, r3]
 8002f96:	e012      	b.n	8002fbe <Sampling+0x7e>
		}
		else if(i == length - 3)
 8002f98:	88ba      	ldrh	r2, [r7, #4]
 8002f9a:	887b      	ldrh	r3, [r7, #2]
 8002f9c:	3b03      	subs	r3, #3
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d105      	bne.n	8002fae <Sampling+0x6e>
			samplingtx[i] = SUM & 0xFF;
 8002fa2:	88bb      	ldrh	r3, [r7, #4]
 8002fa4:	88fa      	ldrh	r2, [r7, #6]
 8002fa6:	b2d1      	uxtb	r1, r2
 8002fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8002fe8 <Sampling+0xa8>)
 8002faa:	54d1      	strb	r1, [r2, r3]
 8002fac:	e007      	b.n	8002fbe <Sampling+0x7e>
		else
			samplingtx[i] = *(rp1 + i);
 8002fae:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe4 <Sampling+0xa4>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	88bb      	ldrh	r3, [r7, #4]
 8002fb4:	441a      	add	r2, r3
 8002fb6:	88bb      	ldrh	r3, [r7, #4]
 8002fb8:	7811      	ldrb	r1, [r2, #0]
 8002fba:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe8 <Sampling+0xa8>)
 8002fbc:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < length;i++)
 8002fbe:	88bb      	ldrh	r3, [r7, #4]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	80bb      	strh	r3, [r7, #4]
 8002fc4:	88ba      	ldrh	r2, [r7, #4]
 8002fc6:	887b      	ldrh	r3, [r7, #2]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d3c7      	bcc.n	8002f5c <Sampling+0x1c>
	}
	UART_Send_Data(samplingtx, length);
 8002fcc:	887b      	ldrh	r3, [r7, #2]
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4805      	ldr	r0, [pc, #20]	@ (8002fe8 <Sampling+0xa8>)
 8002fd2:	f000 fd45 	bl	8003a60 <UART_Send_Data>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000ef0 	.word	0x20000ef0
 8002fe4:	20000eec 	.word	0x20000eec
 8002fe8:	20001f7c 	.word	0x20001f7c
 8002fec:	20001f7e 	.word	0x20001f7e

08002ff0 <Parameterset_query>:

void Parameterset_query(void) //
{
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002ff6:	af02      	add	r7, sp, #8
	uint16_t SUM;
	if(command == cmd3)
 8002ff8:	4b6b      	ldr	r3, [pc, #428]	@ (80031a8 <Parameterset_query+0x1b8>)
 8002ffa:	881b      	ldrh	r3, [r3, #0]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	f040 808b 	bne.w	8003118 <Parameterset_query+0x128>
	{
		uint16_t code = (*rp3 << 8) | *(rp3 + 1);
 8003002:	4b6a      	ldr	r3, [pc, #424]	@ (80031ac <Parameterset_query+0x1bc>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	b21b      	sxth	r3, r3
 800300a:	021b      	lsls	r3, r3, #8
 800300c:	b21a      	sxth	r2, r3
 800300e:	4b67      	ldr	r3, [pc, #412]	@ (80031ac <Parameterset_query+0x1bc>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3301      	adds	r3, #1
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	b21b      	sxth	r3, r3
 8003018:	4313      	orrs	r3, r2
 800301a:	b21b      	sxth	r3, r3
 800301c:	f8a7 32ac 	strh.w	r3, [r7, #684]	@ 0x2ac
		receivercode = code;
 8003020:	4a63      	ldr	r2, [pc, #396]	@ (80031b0 <Parameterset_query+0x1c0>)
 8003022:	f8b7 32ac 	ldrh.w	r3, [r7, #684]	@ 0x2ac
 8003026:	8013      	strh	r3, [r2, #0]
		PEAKTH = read_be16(rp3 + 2);
 8003028:	4b60      	ldr	r3, [pc, #384]	@ (80031ac <Parameterset_query+0x1bc>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	3302      	adds	r3, #2
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff fe0c 	bl	8002c4c <read_be16>
 8003034:	4603      	mov	r3, r0
 8003036:	461a      	mov	r2, r3
 8003038:	4b5e      	ldr	r3, [pc, #376]	@ (80031b4 <Parameterset_query+0x1c4>)
 800303a:	801a      	strh	r2, [r3, #0]
		ALMSTTH = read_be16(rp3 + 4);
 800303c:	4b5b      	ldr	r3, [pc, #364]	@ (80031ac <Parameterset_query+0x1bc>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	3304      	adds	r3, #4
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fe02 	bl	8002c4c <read_be16>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	4b5a      	ldr	r3, [pc, #360]	@ (80031b8 <Parameterset_query+0x1c8>)
 800304e:	801a      	strh	r2, [r3, #0]
		PKWND = read_be16(rp3 + 6);
 8003050:	4b56      	ldr	r3, [pc, #344]	@ (80031ac <Parameterset_query+0x1bc>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	3306      	adds	r3, #6
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fdf8 	bl	8002c4c <read_be16>
 800305c:	4603      	mov	r3, r0
 800305e:	461a      	mov	r2, r3
 8003060:	4b56      	ldr	r3, [pc, #344]	@ (80031bc <Parameterset_query+0x1cc>)
 8003062:	801a      	strh	r2, [r3, #0]
		ASIC_CMD(0x01, PEAKTH);
 8003064:	4b53      	ldr	r3, [pc, #332]	@ (80031b4 <Parameterset_query+0x1c4>)
 8003066:	881b      	ldrh	r3, [r3, #0]
 8003068:	4619      	mov	r1, r3
 800306a:	2001      	movs	r0, #1
 800306c:	f7ff fd44 	bl	8002af8 <ASIC_CMD>
		ASIC_CMD(0x02, ALMSTTH);
 8003070:	4b51      	ldr	r3, [pc, #324]	@ (80031b8 <Parameterset_query+0x1c8>)
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	2002      	movs	r0, #2
 8003078:	f7ff fd3e 	bl	8002af8 <ASIC_CMD>
		ASIC_CMD(0x04, PKWND);
 800307c:	4b4f      	ldr	r3, [pc, #316]	@ (80031bc <Parameterset_query+0x1cc>)
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	4619      	mov	r1, r3
 8003082:	2004      	movs	r0, #4
 8003084:	f7ff fd38 	bl	8002af8 <ASIC_CMD>
		char config_buf[64];
		FIL fil;
		UINT bytes_written;
		if(read_config(config_buf, sizeof(config_buf)) == FR_OK)
 8003088:	463b      	mov	r3, r7
 800308a:	2140      	movs	r1, #64	@ 0x40
 800308c:	4618      	mov	r0, r3
 800308e:	f7fe fdfd 	bl	8001c8c <read_config>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d113      	bne.n	80030c0 <Parameterset_query+0xd0>
		{
			sprintf(config_buf, "[svpinger]\n"
 8003098:	4b45      	ldr	r3, [pc, #276]	@ (80031b0 <Parameterset_query+0x1c0>)
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	b29b      	uxth	r3, r3
 800309e:	4619      	mov	r1, r3
 80030a0:	4b44      	ldr	r3, [pc, #272]	@ (80031b4 <Parameterset_query+0x1c4>)
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	461c      	mov	r4, r3
 80030a6:	4b44      	ldr	r3, [pc, #272]	@ (80031b8 <Parameterset_query+0x1c8>)
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	4b43      	ldr	r3, [pc, #268]	@ (80031bc <Parameterset_query+0x1cc>)
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	4638      	mov	r0, r7
 80030b2:	9301      	str	r3, [sp, #4]
 80030b4:	9200      	str	r2, [sp, #0]
 80030b6:	4623      	mov	r3, r4
 80030b8:	460a      	mov	r2, r1
 80030ba:	4941      	ldr	r1, [pc, #260]	@ (80031c0 <Parameterset_query+0x1d0>)
 80030bc:	f00b fc3e 	bl	800e93c <siprintf>
		            "Receivercode=%d\n"
		            "PEAKTH=%d\n"
		        	"ALMSTTH=%d\n"
		        	"PKWND=%d", receivercode, PEAKTH, ALMSTTH, PKWND);
		}
		f_open(&fil, CONFIG_FILE, FA_CREATE_ALWAYS | FA_WRITE);
 80030c0:	4b40      	ldr	r3, [pc, #256]	@ (80031c4 <Parameterset_query+0x1d4>)
 80030c2:	6819      	ldr	r1, [r3, #0]
 80030c4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80030c8:	220a      	movs	r2, #10
 80030ca:	4618      	mov	r0, r3
 80030cc:	f009 f950 	bl	800c370 <f_open>
		f_write(&fil, config_buf, strlen(config_buf), &bytes_written);
 80030d0:	463b      	mov	r3, r7
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd f8dc 	bl	8000290 <strlen>
 80030d8:	4602      	mov	r2, r0
 80030da:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 80030de:	4639      	mov	r1, r7
 80030e0:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80030e4:	f009 fd96 	bl	800cc14 <f_write>
		f_close(&fil);
 80030e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80030ec:	4618      	mov	r0, r3
 80030ee:	f00a f877 	bl	800d1e0 <f_close>
		tx_buffer[rp3 - rp1 + 8] = 0x7E;
 80030f2:	4b2e      	ldr	r3, [pc, #184]	@ (80031ac <Parameterset_query+0x1bc>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b34      	ldr	r3, [pc, #208]	@ (80031c8 <Parameterset_query+0x1d8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	3308      	adds	r3, #8
 80030fe:	4a33      	ldr	r2, [pc, #204]	@ (80031cc <Parameterset_query+0x1dc>)
 8003100:	217e      	movs	r1, #126	@ 0x7e
 8003102:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = 0xFE;
 8003104:	4b29      	ldr	r3, [pc, #164]	@ (80031ac <Parameterset_query+0x1bc>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	4b2f      	ldr	r3, [pc, #188]	@ (80031c8 <Parameterset_query+0x1d8>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	3309      	adds	r3, #9
 8003110:	4a2e      	ldr	r2, [pc, #184]	@ (80031cc <Parameterset_query+0x1dc>)
 8003112:	21fe      	movs	r1, #254	@ 0xfe
 8003114:	54d1      	strb	r1, [r2, r3]
 8003116:	e043      	b.n	80031a0 <Parameterset_query+0x1b0>
	}
	else
	{
		ReadResult();
 8003118:	f7ff fd22 	bl	8002b60 <ReadResult>
		tx_buffer[rp3 - rp1 + 6] = (FREQ >> 8) & 0xFF;
 800311c:	4b2c      	ldr	r3, [pc, #176]	@ (80031d0 <Parameterset_query+0x1e0>)
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	0a1b      	lsrs	r3, r3, #8
 8003122:	b299      	uxth	r1, r3
 8003124:	4b21      	ldr	r3, [pc, #132]	@ (80031ac <Parameterset_query+0x1bc>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	4b27      	ldr	r3, [pc, #156]	@ (80031c8 <Parameterset_query+0x1d8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	3306      	adds	r3, #6
 8003130:	b2c9      	uxtb	r1, r1
 8003132:	4a26      	ldr	r2, [pc, #152]	@ (80031cc <Parameterset_query+0x1dc>)
 8003134:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = FREQ & 0xFF;
 8003136:	4b26      	ldr	r3, [pc, #152]	@ (80031d0 <Parameterset_query+0x1e0>)
 8003138:	8819      	ldrh	r1, [r3, #0]
 800313a:	4b1c      	ldr	r3, [pc, #112]	@ (80031ac <Parameterset_query+0x1bc>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	4b22      	ldr	r3, [pc, #136]	@ (80031c8 <Parameterset_query+0x1d8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	3307      	adds	r3, #7
 8003146:	b2c9      	uxtb	r1, r1
 8003148:	4a20      	ldr	r2, [pc, #128]	@ (80031cc <Parameterset_query+0x1dc>)
 800314a:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 8] = (firmware >> 8) & 0xFF;
 800314c:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <Parameterset_query+0x1e4>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	0a1b      	lsrs	r3, r3, #8
 8003152:	b299      	uxth	r1, r3
 8003154:	4b15      	ldr	r3, [pc, #84]	@ (80031ac <Parameterset_query+0x1bc>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <Parameterset_query+0x1d8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	3308      	adds	r3, #8
 8003160:	b2c9      	uxtb	r1, r1
 8003162:	4a1a      	ldr	r2, [pc, #104]	@ (80031cc <Parameterset_query+0x1dc>)
 8003164:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = firmware & 0xFF;
 8003166:	4b1b      	ldr	r3, [pc, #108]	@ (80031d4 <Parameterset_query+0x1e4>)
 8003168:	8819      	ldrh	r1, [r3, #0]
 800316a:	4b10      	ldr	r3, [pc, #64]	@ (80031ac <Parameterset_query+0x1bc>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	4b16      	ldr	r3, [pc, #88]	@ (80031c8 <Parameterset_query+0x1d8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	3309      	adds	r3, #9
 8003176:	b2c9      	uxtb	r1, r1
 8003178:	4a14      	ldr	r2, [pc, #80]	@ (80031cc <Parameterset_query+0x1dc>)
 800317a:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 12] = 0x7E;
 800317c:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <Parameterset_query+0x1bc>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <Parameterset_query+0x1d8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	330c      	adds	r3, #12
 8003188:	4a10      	ldr	r2, [pc, #64]	@ (80031cc <Parameterset_query+0x1dc>)
 800318a:	217e      	movs	r1, #126	@ 0x7e
 800318c:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 13] = 0xFE;
 800318e:	4b07      	ldr	r3, [pc, #28]	@ (80031ac <Parameterset_query+0x1bc>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b0d      	ldr	r3, [pc, #52]	@ (80031c8 <Parameterset_query+0x1d8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	330d      	adds	r3, #13
 800319a:	4a0c      	ldr	r2, [pc, #48]	@ (80031cc <Parameterset_query+0x1dc>)
 800319c:	21fe      	movs	r1, #254	@ 0xfe
 800319e:	54d1      	strb	r1, [r2, r3]
	}
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 80031a0:	2300      	movs	r3, #0
 80031a2:	f8a7 32ae 	strh.w	r3, [r7, #686]	@ 0x2ae
 80031a6:	e0b5      	b.n	8003314 <Parameterset_query+0x324>
 80031a8:	20000ee8 	.word	0x20000ee8
 80031ac:	20000ef4 	.word	0x20000ef4
 80031b0:	20000022 	.word	0x20000022
 80031b4:	20000010 	.word	0x20000010
 80031b8:	20000012 	.word	0x20000012
 80031bc:	20000014 	.word	0x20000014
 80031c0:	08012044 	.word	0x08012044
 80031c4:	20000000 	.word	0x20000000
 80031c8:	20000eec 	.word	0x20000eec
 80031cc:	20001f8c 	.word	0x20001f8c
 80031d0:	20000032 	.word	0x20000032
 80031d4:	2000002c 	.word	0x2000002c
	{
		if(i < rp3 - rp1)
 80031d8:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80031dc:	4b7d      	ldr	r3, [pc, #500]	@ (80033d4 <Parameterset_query+0x3e4>)
 80031de:	6819      	ldr	r1, [r3, #0]
 80031e0:	4b7d      	ldr	r3, [pc, #500]	@ (80033d8 <Parameterset_query+0x3e8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	1acb      	subs	r3, r1, r3
 80031e6:	429a      	cmp	r2, r3
 80031e8:	da09      	bge.n	80031fe <Parameterset_query+0x20e>
			tx_buffer[i] = *(rp1 + i);
 80031ea:	4b7b      	ldr	r3, [pc, #492]	@ (80033d8 <Parameterset_query+0x3e8>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80031f2:	441a      	add	r2, r3
 80031f4:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80031f8:	7811      	ldrb	r1, [r2, #0]
 80031fa:	4a78      	ldr	r2, [pc, #480]	@ (80033dc <Parameterset_query+0x3ec>)
 80031fc:	54d1      	strb	r1, [r2, r3]
		if(command == cmd3)
 80031fe:	4b78      	ldr	r3, [pc, #480]	@ (80033e0 <Parameterset_query+0x3f0>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	2b03      	cmp	r3, #3
 8003204:	d11b      	bne.n	800323e <Parameterset_query+0x24e>
		{
			if(i >= 3 && i <= 4)
 8003206:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800320a:	2b02      	cmp	r3, #2
 800320c:	d90e      	bls.n	800322c <Parameterset_query+0x23c>
 800320e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003212:	2b04      	cmp	r3, #4
 8003214:	d80a      	bhi.n	800322c <Parameterset_query+0x23c>
				tx_buffer[i] = *(rp3 + i - 3);
 8003216:	4b6f      	ldr	r3, [pc, #444]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800321e:	3b03      	subs	r3, #3
 8003220:	441a      	add	r2, r3
 8003222:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003226:	7811      	ldrb	r1, [r2, #0]
 8003228:	4a6c      	ldr	r2, [pc, #432]	@ (80033dc <Parameterset_query+0x3ec>)
 800322a:	54d1      	strb	r1, [r2, r3]
			if(i == 7)
 800322c:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003230:	2b07      	cmp	r3, #7
 8003232:	d104      	bne.n	800323e <Parameterset_query+0x24e>
				tx_buffer[i] = 0x06;
 8003234:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003238:	4a68      	ldr	r2, [pc, #416]	@ (80033dc <Parameterset_query+0x3ec>)
 800323a:	2106      	movs	r1, #6
 800323c:	54d1      	strb	r1, [r2, r3]
		}
		if(command == cmd4 && i == 7)
 800323e:	4b68      	ldr	r3, [pc, #416]	@ (80033e0 <Parameterset_query+0x3f0>)
 8003240:	881b      	ldrh	r3, [r3, #0]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d108      	bne.n	8003258 <Parameterset_query+0x268>
 8003246:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800324a:	2b07      	cmp	r3, #7
 800324c:	d104      	bne.n	8003258 <Parameterset_query+0x268>
			tx_buffer[i] = 0x0A;
 800324e:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003252:	4a62      	ldr	r2, [pc, #392]	@ (80033dc <Parameterset_query+0x3ec>)
 8003254:	210a      	movs	r1, #10
 8003256:	54d1      	strb	r1, [r2, r3]
		if(i == 5)
 8003258:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800325c:	2b05      	cmp	r3, #5
 800325e:	d104      	bne.n	800326a <Parameterset_query+0x27a>
			tx_buffer[i] = 0x01;
 8003260:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003264:	4a5d      	ldr	r2, [pc, #372]	@ (80033dc <Parameterset_query+0x3ec>)
 8003266:	2101      	movs	r1, #1
 8003268:	54d1      	strb	r1, [r2, r3]
		if(i == rp3 - rp1)
 800326a:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 800326e:	4b59      	ldr	r3, [pc, #356]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003270:	6819      	ldr	r1, [r3, #0]
 8003272:	4b59      	ldr	r3, [pc, #356]	@ (80033d8 <Parameterset_query+0x3e8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	1acb      	subs	r3, r1, r3
 8003278:	429a      	cmp	r2, r3
 800327a:	d110      	bne.n	800329e <Parameterset_query+0x2ae>
		{
			tx_buffer[i] = (PEAKTH >> 8) & 0xFF;
 800327c:	4b59      	ldr	r3, [pc, #356]	@ (80033e4 <Parameterset_query+0x3f4>)
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	b29a      	uxth	r2, r3
 8003284:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003288:	b2d1      	uxtb	r1, r2
 800328a:	4a54      	ldr	r2, [pc, #336]	@ (80033dc <Parameterset_query+0x3ec>)
 800328c:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PEAKTH & 0xFF;
 800328e:	4b55      	ldr	r3, [pc, #340]	@ (80033e4 <Parameterset_query+0x3f4>)
 8003290:	881a      	ldrh	r2, [r3, #0]
 8003292:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003296:	3301      	adds	r3, #1
 8003298:	b2d1      	uxtb	r1, r2
 800329a:	4a50      	ldr	r2, [pc, #320]	@ (80033dc <Parameterset_query+0x3ec>)
 800329c:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 2)
 800329e:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80032a2:	4b4c      	ldr	r3, [pc, #304]	@ (80033d4 <Parameterset_query+0x3e4>)
 80032a4:	6819      	ldr	r1, [r3, #0]
 80032a6:	4b4c      	ldr	r3, [pc, #304]	@ (80033d8 <Parameterset_query+0x3e8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	1acb      	subs	r3, r1, r3
 80032ac:	3302      	adds	r3, #2
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d110      	bne.n	80032d4 <Parameterset_query+0x2e4>
		{
			tx_buffer[i] = (ALMSTTH >> 8) & 0xFF;
 80032b2:	4b4d      	ldr	r3, [pc, #308]	@ (80033e8 <Parameterset_query+0x3f8>)
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032be:	b2d1      	uxtb	r1, r2
 80032c0:	4a46      	ldr	r2, [pc, #280]	@ (80033dc <Parameterset_query+0x3ec>)
 80032c2:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = ALMSTTH & 0xFF;
 80032c4:	4b48      	ldr	r3, [pc, #288]	@ (80033e8 <Parameterset_query+0x3f8>)
 80032c6:	881a      	ldrh	r2, [r3, #0]
 80032c8:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032cc:	3301      	adds	r3, #1
 80032ce:	b2d1      	uxtb	r1, r2
 80032d0:	4a42      	ldr	r2, [pc, #264]	@ (80033dc <Parameterset_query+0x3ec>)
 80032d2:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 4)
 80032d4:	f8b7 22ae 	ldrh.w	r2, [r7, #686]	@ 0x2ae
 80032d8:	4b3e      	ldr	r3, [pc, #248]	@ (80033d4 <Parameterset_query+0x3e4>)
 80032da:	6819      	ldr	r1, [r3, #0]
 80032dc:	4b3e      	ldr	r3, [pc, #248]	@ (80033d8 <Parameterset_query+0x3e8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	1acb      	subs	r3, r1, r3
 80032e2:	3304      	adds	r3, #4
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d110      	bne.n	800330a <Parameterset_query+0x31a>
		{
			tx_buffer[i] = (PKWND >> 8) & 0xFF;
 80032e8:	4b40      	ldr	r3, [pc, #256]	@ (80033ec <Parameterset_query+0x3fc>)
 80032ea:	881b      	ldrh	r3, [r3, #0]
 80032ec:	0a1b      	lsrs	r3, r3, #8
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 80032f4:	b2d1      	uxtb	r1, r2
 80032f6:	4a39      	ldr	r2, [pc, #228]	@ (80033dc <Parameterset_query+0x3ec>)
 80032f8:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PKWND & 0xFF;
 80032fa:	4b3c      	ldr	r3, [pc, #240]	@ (80033ec <Parameterset_query+0x3fc>)
 80032fc:	881a      	ldrh	r2, [r3, #0]
 80032fe:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003302:	3301      	adds	r3, #1
 8003304:	b2d1      	uxtb	r1, r2
 8003306:	4a35      	ldr	r2, [pc, #212]	@ (80033dc <Parameterset_query+0x3ec>)
 8003308:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 800330a:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 800330e:	3301      	adds	r3, #1
 8003310:	f8a7 32ae 	strh.w	r3, [r7, #686]	@ 0x2ae
 8003314:	4b2f      	ldr	r3, [pc, #188]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	4b2f      	ldr	r3, [pc, #188]	@ (80033d8 <Parameterset_query+0x3e8>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	1d5a      	adds	r2, r3, #5
 8003320:	f8b7 32ae 	ldrh.w	r3, [r7, #686]	@ 0x2ae
 8003324:	429a      	cmp	r2, r3
 8003326:	f6bf af57 	bge.w	80031d8 <Parameterset_query+0x1e8>
		}
	}
	size_t txlen = 12 + tx_buffer[7];
 800332a:	4b2c      	ldr	r3, [pc, #176]	@ (80033dc <Parameterset_query+0x3ec>)
 800332c:	79db      	ldrb	r3, [r3, #7]
 800332e:	330c      	adds	r3, #12
 8003330:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
	size_t checklength = 6 + tx_buffer[7];
 8003334:	4b29      	ldr	r3, [pc, #164]	@ (80033dc <Parameterset_query+0x3ec>)
 8003336:	79db      	ldrb	r3, [r3, #7]
 8003338:	3306      	adds	r3, #6
 800333a:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
	SUM = Checksum(&tx_buffer[2], checklength);
 800333e:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8003342:	b29b      	uxth	r3, r3
 8003344:	4619      	mov	r1, r3
 8003346:	482a      	ldr	r0, [pc, #168]	@ (80033f0 <Parameterset_query+0x400>)
 8003348:	f7ff fc96 	bl	8002c78 <Checksum>
 800334c:	4603      	mov	r3, r0
 800334e:	f8a7 32a2 	strh.w	r3, [r7, #674]	@ 0x2a2
	if(command == 3)
 8003352:	4b23      	ldr	r3, [pc, #140]	@ (80033e0 <Parameterset_query+0x3f0>)
 8003354:	881b      	ldrh	r3, [r3, #0]
 8003356:	2b03      	cmp	r3, #3
 8003358:	d118      	bne.n	800338c <Parameterset_query+0x39c>
	{
		tx_buffer[rp3 - rp1 + 6] = (SUM >> 8) & 0xFF;
 800335a:	f8b7 32a2 	ldrh.w	r3, [r7, #674]	@ 0x2a2
 800335e:	0a1b      	lsrs	r3, r3, #8
 8003360:	b299      	uxth	r1, r3
 8003362:	4b1c      	ldr	r3, [pc, #112]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	4b1c      	ldr	r3, [pc, #112]	@ (80033d8 <Parameterset_query+0x3e8>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	3306      	adds	r3, #6
 800336e:	b2c9      	uxtb	r1, r1
 8003370:	4a1a      	ldr	r2, [pc, #104]	@ (80033dc <Parameterset_query+0x3ec>)
 8003372:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = SUM & 0xFF;
 8003374:	4b17      	ldr	r3, [pc, #92]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b17      	ldr	r3, [pc, #92]	@ (80033d8 <Parameterset_query+0x3e8>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	3307      	adds	r3, #7
 8003380:	f8b7 22a2 	ldrh.w	r2, [r7, #674]	@ 0x2a2
 8003384:	b2d1      	uxtb	r1, r2
 8003386:	4a15      	ldr	r2, [pc, #84]	@ (80033dc <Parameterset_query+0x3ec>)
 8003388:	54d1      	strb	r1, [r2, r3]
 800338a:	e017      	b.n	80033bc <Parameterset_query+0x3cc>
	}
	else
	{
		tx_buffer[rp3 - rp1 + 10] = (SUM >> 8) & 0xFF;
 800338c:	f8b7 32a2 	ldrh.w	r3, [r7, #674]	@ 0x2a2
 8003390:	0a1b      	lsrs	r3, r3, #8
 8003392:	b299      	uxth	r1, r3
 8003394:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <Parameterset_query+0x3e4>)
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b0f      	ldr	r3, [pc, #60]	@ (80033d8 <Parameterset_query+0x3e8>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	330a      	adds	r3, #10
 80033a0:	b2c9      	uxtb	r1, r1
 80033a2:	4a0e      	ldr	r2, [pc, #56]	@ (80033dc <Parameterset_query+0x3ec>)
 80033a4:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 11] = SUM & 0xFF;
 80033a6:	4b0b      	ldr	r3, [pc, #44]	@ (80033d4 <Parameterset_query+0x3e4>)
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <Parameterset_query+0x3e8>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	330b      	adds	r3, #11
 80033b2:	f8b7 22a2 	ldrh.w	r2, [r7, #674]	@ 0x2a2
 80033b6:	b2d1      	uxtb	r1, r2
 80033b8:	4a08      	ldr	r2, [pc, #32]	@ (80033dc <Parameterset_query+0x3ec>)
 80033ba:	54d1      	strb	r1, [r2, r3]
	}
	UART_Send_Data(tx_buffer, txlen);
 80033bc:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	4619      	mov	r1, r3
 80033c4:	4805      	ldr	r0, [pc, #20]	@ (80033dc <Parameterset_query+0x3ec>)
 80033c6:	f000 fb4b 	bl	8003a60 <UART_Send_Data>
}
 80033ca:	bf00      	nop
 80033cc:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	20000ef4 	.word	0x20000ef4
 80033d8:	20000eec 	.word	0x20000eec
 80033dc:	20001f8c 	.word	0x20001f8c
 80033e0:	20000ee8 	.word	0x20000ee8
 80033e4:	20000010 	.word	0x20000010
 80033e8:	20000012 	.word	0x20000012
 80033ec:	20000014 	.word	0x20000014
 80033f0:	20001f8e 	.word	0x20001f8e

080033f4 <get_current_systick>:

uint64_t get_current_systick(void) // (s)
{
 80033f4:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
  uint32_t high1, low;
  do
  {
    high1 = (uint32_t)(high_counter >> 32);
 80033fc:	4b16      	ldr	r3, [pc, #88]	@ (8003458 <get_current_systick+0x64>)
 80033fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	f04f 0300 	mov.w	r3, #0
 800340a:	464a      	mov	r2, r9
 800340c:	2300      	movs	r3, #0
 800340e:	4613      	mov	r3, r2
 8003410:	607b      	str	r3, [r7, #4]
    low = TIM2->CNT;
 8003412:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	603b      	str	r3, [r7, #0]
  } while (high1 != (uint32_t)(high_counter >> 32));
 800341a:	4b0f      	ldr	r3, [pc, #60]	@ (8003458 <get_current_systick+0x64>)
 800341c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	464a      	mov	r2, r9
 800342a:	2300      	movs	r3, #0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4293      	cmp	r3, r2
 8003430:	d1e4      	bne.n	80033fc <get_current_systick+0x8>
  return high_counter + low; // 643232high_counter
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2200      	movs	r2, #0
 8003436:	4618      	mov	r0, r3
 8003438:	4611      	mov	r1, r2
 800343a:	4b07      	ldr	r3, [pc, #28]	@ (8003458 <get_current_systick+0x64>)
 800343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003440:	1884      	adds	r4, r0, r2
 8003442:	eb41 0503 	adc.w	r5, r1, r3
 8003446:	4622      	mov	r2, r4
 8003448:	462b      	mov	r3, r5
}
 800344a:	4610      	mov	r0, r2
 800344c:	4619      	mov	r1, r3
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003456:	4770      	bx	lr
 8003458:	20000f00 	.word	0x20000f00

0800345c <set_base_time>:

void set_base_time(uint64_t timestamp) // 
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	e9c7 0100 	strd	r0, r1, [r7]
  base_timestamp = timestamp;
 8003466:	4908      	ldr	r1, [pc, #32]	@ (8003488 <set_base_time+0x2c>)
 8003468:	e9d7 2300 	ldrd	r2, r3, [r7]
 800346c:	e9c1 2300 	strd	r2, r3, [r1]
  base_systick = get_current_systick();
 8003470:	f7ff ffc0 	bl	80033f4 <get_current_systick>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4904      	ldr	r1, [pc, #16]	@ (800348c <set_base_time+0x30>)
 800347a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800347e:	bf00      	nop
 8003480:	3708      	adds	r7, #8
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20000f08 	.word	0x20000f08
 800348c:	20000f10 	.word	0x20000f10

08003490 <get_current_timestamp>:

uint64_t get_current_timestamp(void) // (s)
{
 8003490:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
  uint64_t current_systick = get_current_systick();
 8003498:	f7ff ffac 	bl	80033f4 <get_current_systick>
 800349c:	e9c7 0100 	strd	r0, r1, [r7]
  return base_timestamp + (current_systick - base_systick);
 80034a0:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <get_current_timestamp+0x40>)
 80034a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034aa:	1a84      	subs	r4, r0, r2
 80034ac:	eb61 0503 	sbc.w	r5, r1, r3
 80034b0:	4b08      	ldr	r3, [pc, #32]	@ (80034d4 <get_current_timestamp+0x44>)
 80034b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b6:	eb14 0802 	adds.w	r8, r4, r2
 80034ba:	eb45 0903 	adc.w	r9, r5, r3
 80034be:	4642      	mov	r2, r8
 80034c0:	464b      	mov	r3, r9
}
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034ce:	bf00      	nop
 80034d0:	20000f10 	.word	0x20000f10
 80034d4:	20000f08 	.word	0x20000f08

080034d8 <Send_time>:

void Send_time(void) // 
{
 80034d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034dc:	b08b      	sub	sp, #44	@ 0x2c
 80034de:	af00      	add	r7, sp, #0
	uint64_t timestamp = 0;
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 80034ec:	2300      	movs	r3, #0
 80034ee:	83fb      	strh	r3, [r7, #30]
 80034f0:	e01b      	b.n	800352a <Send_time+0x52>
	timestamp = (timestamp << 8) | *(rp3 + i);
 80034f2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	f04f 0300 	mov.w	r3, #0
 80034fe:	020b      	lsls	r3, r1, #8
 8003500:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003504:	0202      	lsls	r2, r0, #8
 8003506:	4953      	ldr	r1, [pc, #332]	@ (8003654 <Send_time+0x17c>)
 8003508:	6808      	ldr	r0, [r1, #0]
 800350a:	8bf9      	ldrh	r1, [r7, #30]
 800350c:	4401      	add	r1, r0
 800350e:	7809      	ldrb	r1, [r1, #0]
 8003510:	b2c9      	uxtb	r1, r1
 8003512:	2000      	movs	r0, #0
 8003514:	4688      	mov	r8, r1
 8003516:	4681      	mov	r9, r0
 8003518:	ea42 0a08 	orr.w	sl, r2, r8
 800351c:	ea43 0b09 	orr.w	fp, r3, r9
 8003520:	e9c7 ab08 	strd	sl, fp, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 8003524:	8bfb      	ldrh	r3, [r7, #30]
 8003526:	3301      	adds	r3, #1
 8003528:	83fb      	strh	r3, [r7, #30]
 800352a:	8bfb      	ldrh	r3, [r7, #30]
 800352c:	2b07      	cmp	r3, #7
 800352e:	d9e0      	bls.n	80034f2 <Send_time+0x1a>
	set_base_time(timestamp);
 8003530:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003534:	f7ff ff92 	bl	800345c <set_base_time>
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 8003538:	2300      	movs	r3, #0
 800353a:	83bb      	strh	r3, [r7, #28]
 800353c:	e011      	b.n	8003562 <Send_time+0x8a>
	{
		time_buffer[j] = *(rp1 + j);
 800353e:	4b46      	ldr	r3, [pc, #280]	@ (8003658 <Send_time+0x180>)
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	8bbb      	ldrh	r3, [r7, #28]
 8003544:	441a      	add	r2, r3
 8003546:	8bbb      	ldrh	r3, [r7, #28]
 8003548:	7811      	ldrb	r1, [r2, #0]
 800354a:	4a44      	ldr	r2, [pc, #272]	@ (800365c <Send_time+0x184>)
 800354c:	54d1      	strb	r1, [r2, r3]
		if(j == 5)
 800354e:	8bbb      	ldrh	r3, [r7, #28]
 8003550:	2b05      	cmp	r3, #5
 8003552:	d103      	bne.n	800355c <Send_time+0x84>
			time_buffer[j] = 0x01;
 8003554:	8bbb      	ldrh	r3, [r7, #28]
 8003556:	4a41      	ldr	r2, [pc, #260]	@ (800365c <Send_time+0x184>)
 8003558:	2101      	movs	r1, #1
 800355a:	54d1      	strb	r1, [r2, r3]
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 800355c:	8bbb      	ldrh	r3, [r7, #28]
 800355e:	3301      	adds	r3, #1
 8003560:	83bb      	strh	r3, [r7, #28]
 8003562:	8bba      	ldrh	r2, [r7, #28]
 8003564:	4b3b      	ldr	r3, [pc, #236]	@ (8003654 <Send_time+0x17c>)
 8003566:	6819      	ldr	r1, [r3, #0]
 8003568:	4b3b      	ldr	r3, [pc, #236]	@ (8003658 <Send_time+0x180>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	1acb      	subs	r3, r1, r3
 800356e:	429a      	cmp	r2, r3
 8003570:	dbe5      	blt.n	800353e <Send_time+0x66>
	}
	size_t checklength = 6 + time_buffer[7];
 8003572:	4b3a      	ldr	r3, [pc, #232]	@ (800365c <Send_time+0x184>)
 8003574:	79db      	ldrb	r3, [r3, #7]
 8003576:	3306      	adds	r3, #6
 8003578:	617b      	str	r3, [r7, #20]
	size_t txlen = 12 + time_buffer[7];
 800357a:	4b38      	ldr	r3, [pc, #224]	@ (800365c <Send_time+0x184>)
 800357c:	79db      	ldrb	r3, [r3, #7]
 800357e:	330c      	adds	r3, #12
 8003580:	613b      	str	r3, [r7, #16]
	uint64_t current_timestamp = get_current_timestamp();
 8003582:	f7ff ff85 	bl	8003490 <get_current_timestamp>
 8003586:	e9c7 0102 	strd	r0, r1, [r7, #8]
	for(uint16_t i = 0; i < 8;i++)
 800358a:	2300      	movs	r3, #0
 800358c:	837b      	strh	r3, [r7, #26]
 800358e:	e01b      	b.n	80035c8 <Send_time+0xf0>
		time_buffer[i + 8] = (current_timestamp >> (56 - 8 * i)) & 0xFF;
 8003590:	8b7b      	ldrh	r3, [r7, #26]
 8003592:	f1c3 0307 	rsb	r3, r3, #7
 8003596:	00d9      	lsls	r1, r3, #3
 8003598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800359c:	f1c1 0620 	rsb	r6, r1, #32
 80035a0:	f1a1 0020 	sub.w	r0, r1, #32
 80035a4:	fa22 f401 	lsr.w	r4, r2, r1
 80035a8:	fa03 f606 	lsl.w	r6, r3, r6
 80035ac:	4334      	orrs	r4, r6
 80035ae:	fa23 f000 	lsr.w	r0, r3, r0
 80035b2:	4304      	orrs	r4, r0
 80035b4:	fa23 f501 	lsr.w	r5, r3, r1
 80035b8:	8b7b      	ldrh	r3, [r7, #26]
 80035ba:	3308      	adds	r3, #8
 80035bc:	b2e1      	uxtb	r1, r4
 80035be:	4a27      	ldr	r2, [pc, #156]	@ (800365c <Send_time+0x184>)
 80035c0:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < 8;i++)
 80035c2:	8b7b      	ldrh	r3, [r7, #26]
 80035c4:	3301      	adds	r3, #1
 80035c6:	837b      	strh	r3, [r7, #26]
 80035c8:	8b7b      	ldrh	r3, [r7, #26]
 80035ca:	2b07      	cmp	r3, #7
 80035cc:	d9e0      	bls.n	8003590 <Send_time+0xb8>
	uint16_t SUM = Checksum(&time_buffer[2], checklength);
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4619      	mov	r1, r3
 80035d4:	4822      	ldr	r0, [pc, #136]	@ (8003660 <Send_time+0x188>)
 80035d6:	f7ff fb4f 	bl	8002c78 <Checksum>
 80035da:	4603      	mov	r3, r0
 80035dc:	80fb      	strh	r3, [r7, #6]
	time_buffer[rp3 - rp1 + 8] = (SUM >> 8) & 0xFF;
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	0a1b      	lsrs	r3, r3, #8
 80035e2:	b299      	uxth	r1, r3
 80035e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003654 <Send_time+0x17c>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003658 <Send_time+0x180>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	3308      	adds	r3, #8
 80035f0:	b2c9      	uxtb	r1, r1
 80035f2:	4a1a      	ldr	r2, [pc, #104]	@ (800365c <Send_time+0x184>)
 80035f4:	54d1      	strb	r1, [r2, r3]
	time_buffer[rp3 - rp1 + 9] = SUM & 0xFF;
 80035f6:	4b17      	ldr	r3, [pc, #92]	@ (8003654 <Send_time+0x17c>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	4b17      	ldr	r3, [pc, #92]	@ (8003658 <Send_time+0x180>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	3309      	adds	r3, #9
 8003602:	88fa      	ldrh	r2, [r7, #6]
 8003604:	b2d1      	uxtb	r1, r2
 8003606:	4a15      	ldr	r2, [pc, #84]	@ (800365c <Send_time+0x184>)
 8003608:	54d1      	strb	r1, [r2, r3]
	uint16_t tail = TAIL;
 800360a:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 800360e:	80bb      	strh	r3, [r7, #4]
	time_buffer[rp3 - rp1 + 10] = (tail >> 8) & 0xFF;
 8003610:	88bb      	ldrh	r3, [r7, #4]
 8003612:	0a1b      	lsrs	r3, r3, #8
 8003614:	b299      	uxth	r1, r3
 8003616:	4b0f      	ldr	r3, [pc, #60]	@ (8003654 <Send_time+0x17c>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4b0f      	ldr	r3, [pc, #60]	@ (8003658 <Send_time+0x180>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	330a      	adds	r3, #10
 8003622:	b2c9      	uxtb	r1, r1
 8003624:	4a0d      	ldr	r2, [pc, #52]	@ (800365c <Send_time+0x184>)
 8003626:	54d1      	strb	r1, [r2, r3]
	time_buffer[rp3 - rp1 + 11] = tail & 0xFF;
 8003628:	4b0a      	ldr	r3, [pc, #40]	@ (8003654 <Send_time+0x17c>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b0a      	ldr	r3, [pc, #40]	@ (8003658 <Send_time+0x180>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	330b      	adds	r3, #11
 8003634:	88ba      	ldrh	r2, [r7, #4]
 8003636:	b2d1      	uxtb	r1, r2
 8003638:	4a08      	ldr	r2, [pc, #32]	@ (800365c <Send_time+0x184>)
 800363a:	54d1      	strb	r1, [r2, r3]
	UART_Send_Data(time_buffer, txlen);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	b29b      	uxth	r3, r3
 8003640:	4619      	mov	r1, r3
 8003642:	4806      	ldr	r0, [pc, #24]	@ (800365c <Send_time+0x184>)
 8003644:	f000 fa0c 	bl	8003a60 <UART_Send_Data>
}
 8003648:	bf00      	nop
 800364a:	372c      	adds	r7, #44	@ 0x2c
 800364c:	46bd      	mov	sp, r7
 800364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003652:	bf00      	nop
 8003654:	20000ef4 	.word	0x20000ef4
 8003658:	20000eec 	.word	0x20000eec
 800365c:	20001fac 	.word	0x20001fac
 8003660:	20001fae 	.word	0x20001fae

08003664 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //5sheartcount30s
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM6)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0b      	ldr	r2, [pc, #44]	@ (80036a0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d106      	bne.n	8003684 <HAL_TIM_PeriodElapsedCallback+0x20>
		  heartcount++;
 8003676:	4b0b      	ldr	r3, [pc, #44]	@ (80036a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003678:	881b      	ldrh	r3, [r3, #0]
 800367a:	b29b      	uxth	r3, r3
 800367c:	3301      	adds	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	4b08      	ldr	r3, [pc, #32]	@ (80036a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003682:	801a      	strh	r2, [r3, #0]
	  if(heartcount >= 6)
 8003684:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003686:	881b      	ldrh	r3, [r3, #0]
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b05      	cmp	r3, #5
 800368c:	d904      	bls.n	8003698 <HAL_TIM_PeriodElapsedCallback+0x34>
	  {
		  Sendheart();
 800368e:	f000 f80b 	bl	80036a8 <Sendheart>
		  heartcount = 0;
 8003692:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003694:	2200      	movs	r2, #0
 8003696:	801a      	strh	r2, [r3, #0]
	  }
}
 8003698:	bf00      	nop
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40001000 	.word	0x40001000
 80036a4:	20000f1a 	.word	0x20000f1a

080036a8 <Sendheart>:

void Sendheart(void) //
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
	  uint16_t length = 14;
 80036ae:	230e      	movs	r3, #14
 80036b0:	80fb      	strh	r3, [r7, #6]
	  uint16_t head = HEAD;
 80036b2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80036b6:	80bb      	strh	r3, [r7, #4]
	  uint16_t tail = TAIL;
 80036b8:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 80036bc:	807b      	strh	r3, [r7, #2]
	  hearttx[0] = (head >> 8) & 0xFF;
 80036be:	88bb      	ldrh	r3, [r7, #4]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	4b27      	ldr	r3, [pc, #156]	@ (8003764 <Sendheart+0xbc>)
 80036c8:	701a      	strb	r2, [r3, #0]
	  hearttx[1] = head & 0xFF;
 80036ca:	88bb      	ldrh	r3, [r7, #4]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	4b25      	ldr	r3, [pc, #148]	@ (8003764 <Sendheart+0xbc>)
 80036d0:	705a      	strb	r2, [r3, #1]
	  hearttx[2] = version;
 80036d2:	4b25      	ldr	r3, [pc, #148]	@ (8003768 <Sendheart+0xc0>)
 80036d4:	781a      	ldrb	r2, [r3, #0]
 80036d6:	4b23      	ldr	r3, [pc, #140]	@ (8003764 <Sendheart+0xbc>)
 80036d8:	709a      	strb	r2, [r3, #2]
	  hearttx[3] = (receivercode >> 8) & 0xFF;
 80036da:	4b24      	ldr	r3, [pc, #144]	@ (800376c <Sendheart+0xc4>)
 80036dc:	881b      	ldrh	r3, [r3, #0]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	0a1b      	lsrs	r3, r3, #8
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003764 <Sendheart+0xbc>)
 80036e8:	70da      	strb	r2, [r3, #3]
	  hearttx[4] = receivercode & 0xFF;
 80036ea:	4b20      	ldr	r3, [pc, #128]	@ (800376c <Sendheart+0xc4>)
 80036ec:	881b      	ldrh	r3, [r3, #0]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003764 <Sendheart+0xbc>)
 80036f4:	711a      	strb	r2, [r3, #4]
	  hearttx[5] = 0x01;
 80036f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <Sendheart+0xbc>)
 80036f8:	2201      	movs	r2, #1
 80036fa:	715a      	strb	r2, [r3, #5]
	  hearttx[6] = 0x00;
 80036fc:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <Sendheart+0xbc>)
 80036fe:	2200      	movs	r2, #0
 8003700:	719a      	strb	r2, [r3, #6]
	  hearttx[7] = 0x02;
 8003702:	4b18      	ldr	r3, [pc, #96]	@ (8003764 <Sendheart+0xbc>)
 8003704:	2202      	movs	r2, #2
 8003706:	71da      	strb	r2, [r3, #7]
	  hearttx[8] = state;
 8003708:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <Sendheart+0xc8>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	b2da      	uxtb	r2, r3
 800370e:	4b15      	ldr	r3, [pc, #84]	@ (8003764 <Sendheart+0xbc>)
 8003710:	721a      	strb	r2, [r3, #8]
	  hearttx[9] = (uint8_t)sampling_ready;
 8003712:	4b18      	ldr	r3, [pc, #96]	@ (8003774 <Sendheart+0xcc>)
 8003714:	881b      	ldrh	r3, [r3, #0]
 8003716:	b29b      	uxth	r3, r3
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <Sendheart+0xbc>)
 800371c:	725a      	strb	r2, [r3, #9]
	  uint16_t SUM = Checksum(&hearttx[2], 8);
 800371e:	2108      	movs	r1, #8
 8003720:	4815      	ldr	r0, [pc, #84]	@ (8003778 <Sendheart+0xd0>)
 8003722:	f7ff faa9 	bl	8002c78 <Checksum>
 8003726:	4603      	mov	r3, r0
 8003728:	803b      	strh	r3, [r7, #0]
	  hearttx[10] = (SUM >> 8) & 0xFF;
 800372a:	883b      	ldrh	r3, [r7, #0]
 800372c:	0a1b      	lsrs	r3, r3, #8
 800372e:	b29b      	uxth	r3, r3
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4b0c      	ldr	r3, [pc, #48]	@ (8003764 <Sendheart+0xbc>)
 8003734:	729a      	strb	r2, [r3, #10]
	  hearttx[11] = SUM & 0xFF;
 8003736:	883b      	ldrh	r3, [r7, #0]
 8003738:	b2da      	uxtb	r2, r3
 800373a:	4b0a      	ldr	r3, [pc, #40]	@ (8003764 <Sendheart+0xbc>)
 800373c:	72da      	strb	r2, [r3, #11]
	  hearttx[12] = (tail >> 8) & 0xFF;
 800373e:	887b      	ldrh	r3, [r7, #2]
 8003740:	0a1b      	lsrs	r3, r3, #8
 8003742:	b29b      	uxth	r3, r3
 8003744:	b2da      	uxtb	r2, r3
 8003746:	4b07      	ldr	r3, [pc, #28]	@ (8003764 <Sendheart+0xbc>)
 8003748:	731a      	strb	r2, [r3, #12]
	  hearttx[13] = tail & 0xFF;
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4b05      	ldr	r3, [pc, #20]	@ (8003764 <Sendheart+0xbc>)
 8003750:	735a      	strb	r2, [r3, #13]
	  UART_Send_Data(hearttx, length);
 8003752:	88fb      	ldrh	r3, [r7, #6]
 8003754:	4619      	mov	r1, r3
 8003756:	4803      	ldr	r0, [pc, #12]	@ (8003764 <Sendheart+0xbc>)
 8003758:	f000 f982 	bl	8003a60 <UART_Send_Data>
}
 800375c:	bf00      	nop
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20001fc0 	.word	0x20001fc0
 8003768:	20000020 	.word	0x20000020
 800376c:	20000022 	.word	0x20000022
 8003770:	20000f18 	.word	0x20000f18
 8003774:	2000002e 	.word	0x2000002e
 8003778:	20001fc2 	.word	0x20001fc2

0800377c <Send_Data>:

void Send_Data(void) // 
{
 800377c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003780:	b087      	sub	sp, #28
 8003782:	af00      	add	r7, sp, #0
	  uint16_t head = HEAD;
 8003784:	f64a 2455 	movw	r4, #43605	@ 0xaa55
 8003788:	82bc      	strh	r4, [r7, #20]
	  uint16_t tail = TAIL;
 800378a:	f647 64fe 	movw	r4, #32510	@ 0x7efe
 800378e:	827c      	strh	r4, [r7, #18]
	  datatx[0] = (head >> 8) & 0xFF;
 8003790:	8abc      	ldrh	r4, [r7, #20]
 8003792:	0a24      	lsrs	r4, r4, #8
 8003794:	b2a4      	uxth	r4, r4
 8003796:	b2e5      	uxtb	r5, r4
 8003798:	4c45      	ldr	r4, [pc, #276]	@ (80038b0 <Send_Data+0x134>)
 800379a:	7025      	strb	r5, [r4, #0]
	  datatx[1] = head & 0xFF;
 800379c:	8abc      	ldrh	r4, [r7, #20]
 800379e:	b2e5      	uxtb	r5, r4
 80037a0:	4c43      	ldr	r4, [pc, #268]	@ (80038b0 <Send_Data+0x134>)
 80037a2:	7065      	strb	r5, [r4, #1]
	  datatx[2] = version;
 80037a4:	4c43      	ldr	r4, [pc, #268]	@ (80038b4 <Send_Data+0x138>)
 80037a6:	7825      	ldrb	r5, [r4, #0]
 80037a8:	4c41      	ldr	r4, [pc, #260]	@ (80038b0 <Send_Data+0x134>)
 80037aa:	70a5      	strb	r5, [r4, #2]
	  datatx[3] = (receivercode >> 8) & 0xFF;
 80037ac:	4c42      	ldr	r4, [pc, #264]	@ (80038b8 <Send_Data+0x13c>)
 80037ae:	8824      	ldrh	r4, [r4, #0]
 80037b0:	b2a4      	uxth	r4, r4
 80037b2:	0a24      	lsrs	r4, r4, #8
 80037b4:	b2a4      	uxth	r4, r4
 80037b6:	b2e5      	uxtb	r5, r4
 80037b8:	4c3d      	ldr	r4, [pc, #244]	@ (80038b0 <Send_Data+0x134>)
 80037ba:	70e5      	strb	r5, [r4, #3]
	  datatx[4] = receivercode & 0xFF;
 80037bc:	4c3e      	ldr	r4, [pc, #248]	@ (80038b8 <Send_Data+0x13c>)
 80037be:	8824      	ldrh	r4, [r4, #0]
 80037c0:	b2a4      	uxth	r4, r4
 80037c2:	b2e5      	uxtb	r5, r4
 80037c4:	4c3a      	ldr	r4, [pc, #232]	@ (80038b0 <Send_Data+0x134>)
 80037c6:	7125      	strb	r5, [r4, #4]
	  datatx[5] = 0x01;
 80037c8:	4c39      	ldr	r4, [pc, #228]	@ (80038b0 <Send_Data+0x134>)
 80037ca:	2501      	movs	r5, #1
 80037cc:	7165      	strb	r5, [r4, #5]
	  datatx[6] = 0x02;
 80037ce:	4c38      	ldr	r4, [pc, #224]	@ (80038b0 <Send_Data+0x134>)
 80037d0:	2502      	movs	r5, #2
 80037d2:	71a5      	strb	r5, [r4, #6]
	  datatx[7] = 0x0B;
 80037d4:	4c36      	ldr	r4, [pc, #216]	@ (80038b0 <Send_Data+0x134>)
 80037d6:	250b      	movs	r5, #11
 80037d8:	71e5      	strb	r5, [r4, #7]
	  datatx[8] = codeid;
 80037da:	4c38      	ldr	r4, [pc, #224]	@ (80038bc <Send_Data+0x140>)
 80037dc:	7825      	ldrb	r5, [r4, #0]
 80037de:	4c34      	ldr	r4, [pc, #208]	@ (80038b0 <Send_Data+0x134>)
 80037e0:	7225      	strb	r5, [r4, #8]
	  datatx[9] = (peaklevel >> 8) & 0xFF;
 80037e2:	4c37      	ldr	r4, [pc, #220]	@ (80038c0 <Send_Data+0x144>)
 80037e4:	8824      	ldrh	r4, [r4, #0]
 80037e6:	0a24      	lsrs	r4, r4, #8
 80037e8:	b2a4      	uxth	r4, r4
 80037ea:	b2e5      	uxtb	r5, r4
 80037ec:	4c30      	ldr	r4, [pc, #192]	@ (80038b0 <Send_Data+0x134>)
 80037ee:	7265      	strb	r5, [r4, #9]
	  datatx[10] = peaklevel & 0xFF;
 80037f0:	4c33      	ldr	r4, [pc, #204]	@ (80038c0 <Send_Data+0x144>)
 80037f2:	8824      	ldrh	r4, [r4, #0]
 80037f4:	b2e5      	uxtb	r5, r4
 80037f6:	4c2e      	ldr	r4, [pc, #184]	@ (80038b0 <Send_Data+0x134>)
 80037f8:	72a5      	strb	r5, [r4, #10]
	  uint64_t datatime = base_timestamp + peaktime - base_systick;
 80037fa:	4c32      	ldr	r4, [pc, #200]	@ (80038c4 <Send_Data+0x148>)
 80037fc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003800:	4c31      	ldr	r4, [pc, #196]	@ (80038c8 <Send_Data+0x14c>)
 8003802:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003806:	eb18 0004 	adds.w	r0, r8, r4
 800380a:	eb49 0105 	adc.w	r1, r9, r5
 800380e:	4c2f      	ldr	r4, [pc, #188]	@ (80038cc <Send_Data+0x150>)
 8003810:	e9d4 4500 	ldrd	r4, r5, [r4]
 8003814:	ebb0 0a04 	subs.w	sl, r0, r4
 8003818:	eb61 0b05 	sbc.w	fp, r1, r5
 800381c:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	  for(uint16_t i = 0;i < 8;i++)
 8003820:	2100      	movs	r1, #0
 8003822:	82f9      	strh	r1, [r7, #22]
 8003824:	e01b      	b.n	800385e <Send_Data+0xe2>
		  datatx[i + 11] = (datatime >> (56 - 8 * i)) & 0xFF;
 8003826:	8af9      	ldrh	r1, [r7, #22]
 8003828:	f1c1 0107 	rsb	r1, r1, #7
 800382c:	00cc      	lsls	r4, r1, #3
 800382e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003832:	f1c4 0620 	rsb	r6, r4, #32
 8003836:	f1a4 0520 	sub.w	r5, r4, #32
 800383a:	fa20 f204 	lsr.w	r2, r0, r4
 800383e:	fa01 f606 	lsl.w	r6, r1, r6
 8003842:	4332      	orrs	r2, r6
 8003844:	fa21 f505 	lsr.w	r5, r1, r5
 8003848:	432a      	orrs	r2, r5
 800384a:	fa21 f304 	lsr.w	r3, r1, r4
 800384e:	8af9      	ldrh	r1, [r7, #22]
 8003850:	310b      	adds	r1, #11
 8003852:	b2d4      	uxtb	r4, r2
 8003854:	4816      	ldr	r0, [pc, #88]	@ (80038b0 <Send_Data+0x134>)
 8003856:	5444      	strb	r4, [r0, r1]
	  for(uint16_t i = 0;i < 8;i++)
 8003858:	8af9      	ldrh	r1, [r7, #22]
 800385a:	3101      	adds	r1, #1
 800385c:	82f9      	strh	r1, [r7, #22]
 800385e:	8af9      	ldrh	r1, [r7, #22]
 8003860:	2907      	cmp	r1, #7
 8003862:	d9e0      	bls.n	8003826 <Send_Data+0xaa>
	  uint16_t SUM = Checksum(&datatx[2], 17);
 8003864:	2111      	movs	r1, #17
 8003866:	481a      	ldr	r0, [pc, #104]	@ (80038d0 <Send_Data+0x154>)
 8003868:	f7ff fa06 	bl	8002c78 <Checksum>
 800386c:	4603      	mov	r3, r0
 800386e:	80fb      	strh	r3, [r7, #6]
	  datatx[19] = (SUM >> 8) & 0xFF;
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	b29b      	uxth	r3, r3
 8003876:	b2da      	uxtb	r2, r3
 8003878:	4b0d      	ldr	r3, [pc, #52]	@ (80038b0 <Send_Data+0x134>)
 800387a:	74da      	strb	r2, [r3, #19]
	  datatx[20] = SUM & 0xFF;
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	b2da      	uxtb	r2, r3
 8003880:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <Send_Data+0x134>)
 8003882:	751a      	strb	r2, [r3, #20]
	  datatx[21] = (tail >> 8) & 0xFF;
 8003884:	8a7b      	ldrh	r3, [r7, #18]
 8003886:	0a1b      	lsrs	r3, r3, #8
 8003888:	b29b      	uxth	r3, r3
 800388a:	b2da      	uxtb	r2, r3
 800388c:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <Send_Data+0x134>)
 800388e:	755a      	strb	r2, [r3, #21]
	  datatx[22] = tail & 0xFF;
 8003890:	8a7b      	ldrh	r3, [r7, #18]
 8003892:	b2da      	uxtb	r2, r3
 8003894:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <Send_Data+0x134>)
 8003896:	759a      	strb	r2, [r3, #22]
	  UART_Send_Data(datatx, transmitlength);
 8003898:	4b0e      	ldr	r3, [pc, #56]	@ (80038d4 <Send_Data+0x158>)
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	4619      	mov	r1, r3
 800389e:	4804      	ldr	r0, [pc, #16]	@ (80038b0 <Send_Data+0x134>)
 80038a0:	f000 f8de 	bl	8003a60 <UART_Send_Data>
}
 80038a4:	bf00      	nop
 80038a6:	371c      	adds	r7, #28
 80038a8:	46bd      	mov	sp, r7
 80038aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ae:	bf00      	nop
 80038b0:	20000f1c 	.word	0x20000f1c
 80038b4:	20000020 	.word	0x20000020
 80038b8:	20000022 	.word	0x20000022
 80038bc:	20000ad4 	.word	0x20000ad4
 80038c0:	20000ad6 	.word	0x20000ad6
 80038c4:	20000f08 	.word	0x20000f08
 80038c8:	20000ad8 	.word	0x20000ad8
 80038cc:	20000f10 	.word	0x20000f10
 80038d0:	20000f1e 	.word	0x20000f1e
 80038d4:	20000034 	.word	0x20000034

080038d8 <maintain_processing_buffer>:

void maintain_processing_buffer(void) //512512512
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
	uint8_t *address = processing_buffer;
 80038de:	4b16      	ldr	r3, [pc, #88]	@ (8003938 <maintain_processing_buffer+0x60>)
 80038e0:	607b      	str	r3, [r7, #4]
    if (wp - address > BUF_SIZE/2 && rp != processing_buffer)
 80038e2:	4b16      	ldr	r3, [pc, #88]	@ (800393c <maintain_processing_buffer+0x64>)
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ee:	dd1e      	ble.n	800392e <maintain_processing_buffer+0x56>
 80038f0:	4b13      	ldr	r3, [pc, #76]	@ (8003940 <maintain_processing_buffer+0x68>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a10      	ldr	r2, [pc, #64]	@ (8003938 <maintain_processing_buffer+0x60>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d019      	beq.n	800392e <maintain_processing_buffer+0x56>
    {
        uint16_t move_len = rp - processing_buffer;
 80038fa:	4b11      	ldr	r3, [pc, #68]	@ (8003940 <maintain_processing_buffer+0x68>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003938 <maintain_processing_buffer+0x60>)
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	807b      	strh	r3, [r7, #2]
  __ASM volatile ("cpsid i" : : : "memory");
 8003904:	b672      	cpsid	i
}
 8003906:	bf00      	nop
        __disable_irq();
        memmove(processing_buffer, rp, move_len);
 8003908:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <maintain_processing_buffer+0x68>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	887a      	ldrh	r2, [r7, #2]
 800390e:	4619      	mov	r1, r3
 8003910:	4809      	ldr	r0, [pc, #36]	@ (8003938 <maintain_processing_buffer+0x60>)
 8003912:	f00b f878 	bl	800ea06 <memmove>
        wp = wp - move_len;
 8003916:	4b09      	ldr	r3, [pc, #36]	@ (800393c <maintain_processing_buffer+0x64>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	887b      	ldrh	r3, [r7, #2]
 800391c:	425b      	negs	r3, r3
 800391e:	4413      	add	r3, r2
 8003920:	4a06      	ldr	r2, [pc, #24]	@ (800393c <maintain_processing_buffer+0x64>)
 8003922:	6013      	str	r3, [r2, #0]
        rp = processing_buffer;
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <maintain_processing_buffer+0x68>)
 8003926:	4a04      	ldr	r2, [pc, #16]	@ (8003938 <maintain_processing_buffer+0x60>)
 8003928:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800392a:	b662      	cpsie	i
}
 800392c:	bf00      	nop
        __enable_irq();
    }
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000ae8 	.word	0x20000ae8
 800393c:	20000018 	.word	0x20000018
 8003940:	2000001c 	.word	0x2000001c

08003944 <CMD_HANDLE_ERROR>:

void CMD_HANDLE_ERROR(CMD_Status cmdstate) //
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	4603      	mov	r3, r0
 800394c:	71fb      	strb	r3, [r7, #7]
	uint16_t head = HEAD;
 800394e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003952:	81fb      	strh	r3, [r7, #14]
	uint16_t tail = TAIL;
 8003954:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 8003958:	81bb      	strh	r3, [r7, #12]
	error_buffer[0] = (head >> 8) & 0xFF;
 800395a:	89fb      	ldrh	r3, [r7, #14]
 800395c:	0a1b      	lsrs	r3, r3, #8
 800395e:	b29b      	uxth	r3, r3
 8003960:	b2da      	uxtb	r2, r3
 8003962:	4b28      	ldr	r3, [pc, #160]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 8003964:	701a      	strb	r2, [r3, #0]
	error_buffer[1] = head & 0xFF;
 8003966:	89fb      	ldrh	r3, [r7, #14]
 8003968:	b2da      	uxtb	r2, r3
 800396a:	4b26      	ldr	r3, [pc, #152]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 800396c:	705a      	strb	r2, [r3, #1]
	error_buffer[2] = version;
 800396e:	4b26      	ldr	r3, [pc, #152]	@ (8003a08 <CMD_HANDLE_ERROR+0xc4>)
 8003970:	781a      	ldrb	r2, [r3, #0]
 8003972:	4b24      	ldr	r3, [pc, #144]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 8003974:	709a      	strb	r2, [r3, #2]
	error_buffer[3] = (receivercode >> 8) & 0xFF;
 8003976:	4b25      	ldr	r3, [pc, #148]	@ (8003a0c <CMD_HANDLE_ERROR+0xc8>)
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	b29b      	uxth	r3, r3
 800397c:	0a1b      	lsrs	r3, r3, #8
 800397e:	b29b      	uxth	r3, r3
 8003980:	b2da      	uxtb	r2, r3
 8003982:	4b20      	ldr	r3, [pc, #128]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 8003984:	70da      	strb	r2, [r3, #3]
	error_buffer[4] = receivercode & 0xFF;
 8003986:	4b21      	ldr	r3, [pc, #132]	@ (8003a0c <CMD_HANDLE_ERROR+0xc8>)
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	b29b      	uxth	r3, r3
 800398c:	b2da      	uxtb	r2, r3
 800398e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 8003990:	711a      	strb	r2, [r3, #4]
	error_buffer[5] = 0xFF;
 8003992:	4b1c      	ldr	r3, [pc, #112]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 8003994:	22ff      	movs	r2, #255	@ 0xff
 8003996:	715a      	strb	r2, [r3, #5]
	error_buffer[6] = command & 0xFF;
 8003998:	4b1d      	ldr	r3, [pc, #116]	@ (8003a10 <CMD_HANDLE_ERROR+0xcc>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4b19      	ldr	r3, [pc, #100]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039a0:	719a      	strb	r2, [r3, #6]
	error_buffer[7] = 0x02;
 80039a2:	4b18      	ldr	r3, [pc, #96]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039a4:	2202      	movs	r2, #2
 80039a6:	71da      	strb	r2, [r3, #7]
	error_buffer[8] = retransmit;
 80039a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a14 <CMD_HANDLE_ERROR+0xd0>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	b2da      	uxtb	r2, r3
 80039ae:	4b15      	ldr	r3, [pc, #84]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039b0:	721a      	strb	r2, [r3, #8]
	error_buffer[9] = (uint8_t)cmdstate;
 80039b2:	4a14      	ldr	r2, [pc, #80]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	7253      	strb	r3, [r2, #9]
	uint16_t SUM = Checksum(&error_buffer[2], 8);
 80039b8:	2108      	movs	r1, #8
 80039ba:	4817      	ldr	r0, [pc, #92]	@ (8003a18 <CMD_HANDLE_ERROR+0xd4>)
 80039bc:	f7ff f95c 	bl	8002c78 <Checksum>
 80039c0:	4603      	mov	r3, r0
 80039c2:	817b      	strh	r3, [r7, #10]
	error_buffer[10] = (SUM >> 8) & 0xFF;
 80039c4:	897b      	ldrh	r3, [r7, #10]
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039ce:	729a      	strb	r2, [r3, #10]
	error_buffer[11] = SUM & 0xFF;
 80039d0:	897b      	ldrh	r3, [r7, #10]
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039d6:	72da      	strb	r2, [r3, #11]
	error_buffer[12] = (tail >> 8) & 0xFF;
 80039d8:	89bb      	ldrh	r3, [r7, #12]
 80039da:	0a1b      	lsrs	r3, r3, #8
 80039dc:	b29b      	uxth	r3, r3
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	4b08      	ldr	r3, [pc, #32]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039e2:	731a      	strb	r2, [r3, #12]
	error_buffer[13] = tail & 0xFF;
 80039e4:	89bb      	ldrh	r3, [r7, #12]
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039ea:	735a      	strb	r2, [r3, #13]
	uint16_t length = 14;
 80039ec:	230e      	movs	r3, #14
 80039ee:	813b      	strh	r3, [r7, #8]
	UART_Send_Data(error_buffer, length);
 80039f0:	893b      	ldrh	r3, [r7, #8]
 80039f2:	4619      	mov	r1, r3
 80039f4:	4803      	ldr	r0, [pc, #12]	@ (8003a04 <CMD_HANDLE_ERROR+0xc0>)
 80039f6:	f000 f833 	bl	8003a60 <UART_Send_Data>
}
 80039fa:	bf00      	nop
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20001fd0 	.word	0x20001fd0
 8003a08:	20000020 	.word	0x20000020
 8003a0c:	20000022 	.word	0x20000022
 8003a10:	20000ee8 	.word	0x20000ee8
 8003a14:	20000030 	.word	0x20000030
 8003a18:	20001fd2 	.word	0x20001fd2

08003a1c <UART_Queue_Init>:

void UART_Queue_Init(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
    txQueue.head = 0;
 8003a20:	4b0e      	ldr	r3, [pc, #56]	@ (8003a5c <UART_Queue_Init+0x40>)
 8003a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a26:	2200      	movs	r2, #0
 8003a28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    txQueue.tail = 0;
 8003a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a5c <UART_Queue_Init+0x40>)
 8003a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a32:	2200      	movs	r2, #0
 8003a34:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    txQueue.count = 0;
 8003a38:	4b08      	ldr	r3, [pc, #32]	@ (8003a5c <UART_Queue_Init+0x40>)
 8003a3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    txQueue.isSending = 0;
 8003a44:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <UART_Queue_Init+0x40>)
 8003a46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
}
 8003a50:	bf00      	nop
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	20000f34 	.word	0x20000f34

08003a60 <UART_Send_Data>:

uint8_t UART_Send_Data(uint8_t *data, uint16_t len)// 
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
    if(len == 0 || len > MAX_PACKET_SIZE || txQueue.count >= TX_QUEUE_SIZE)
 8003a6c:	887b      	ldrh	r3, [r7, #2]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d009      	beq.n	8003a86 <UART_Send_Data+0x26>
 8003a72:	887b      	ldrh	r3, [r7, #2]
 8003a74:	2b80      	cmp	r3, #128	@ 0x80
 8003a76:	d806      	bhi.n	8003a86 <UART_Send_Data+0x26>
 8003a78:	4b29      	ldr	r3, [pc, #164]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003a7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a82:	2b1f      	cmp	r3, #31
 8003a84:	d901      	bls.n	8003a8a <UART_Send_Data+0x2a>
        return 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e045      	b.n	8003b16 <UART_Send_Data+0xb6>
    UART_Packet *pkt = &txQueue.packets[txQueue.tail];
 8003a8a:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a90:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003a94:	461a      	mov	r2, r3
 8003a96:	4613      	mov	r3, r2
 8003a98:	019b      	lsls	r3, r3, #6
 8003a9a:	4413      	add	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4a20      	ldr	r2, [pc, #128]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003aa0:	4413      	add	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
    memcpy(pkt->data, data, len);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	887a      	ldrh	r2, [r7, #2]
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f00b f87d 	bl	800ebaa <memcpy>
    pkt->length = len;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	887a      	ldrh	r2, [r7, #2]
 8003ab4:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    txQueue.tail = (txQueue.tail + 1) % TX_QUEUE_SIZE;
 8003ab8:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003aba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003abe:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	425a      	negs	r2, r3
 8003ac6:	f003 031f 	and.w	r3, r3, #31
 8003aca:	f002 021f 	and.w	r2, r2, #31
 8003ace:	bf58      	it	pl
 8003ad0:	4253      	negpl	r3, r2
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	4b12      	ldr	r3, [pc, #72]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ada:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    txQueue.count++;
 8003ade:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003ae0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ae4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ae8:	3301      	adds	r3, #1
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	4b0c      	ldr	r3, [pc, #48]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003aee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003af2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if(!txQueue.isSending)
 8003af6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003afc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d107      	bne.n	8003b14 <UART_Send_Data+0xb4>
    {
        txQueue.isSending = 1;
 8003b04:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <UART_Send_Data+0xc0>)
 8003b06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        UART_Start_Send();
 8003b10:	f000 f808 	bl	8003b24 <UART_Start_Send>
    }
    return 1;
 8003b14:	2301      	movs	r3, #1
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000f34 	.word	0x20000f34

08003b24 <UART_Start_Send>:

void UART_Start_Send(void) // DMA
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
    if(txQueue.count == 0)
 8003b2a:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <UART_Start_Send+0x54>)
 8003b2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d106      	bne.n	8003b46 <UART_Start_Send+0x22>
    {
        txQueue.isSending = 0;
 8003b38:	4b0f      	ldr	r3, [pc, #60]	@ (8003b78 <UART_Start_Send+0x54>)
 8003b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        return;
 8003b44:	e015      	b.n	8003b72 <UART_Start_Send+0x4e>
    }
    UART_Packet *pkt = &txQueue.packets[txQueue.head];
 8003b46:	4b0c      	ldr	r3, [pc, #48]	@ (8003b78 <UART_Start_Send+0x54>)
 8003b48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003b50:	461a      	mov	r2, r3
 8003b52:	4613      	mov	r3, r2
 8003b54:	019b      	lsls	r3, r3, #6
 8003b56:	4413      	add	r3, r2
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	4a07      	ldr	r2, [pc, #28]	@ (8003b78 <UART_Start_Send+0x54>)
 8003b5c:	4413      	add	r3, r2
 8003b5e:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit_DMA(&huart1, pkt->data, pkt->length);
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	4803      	ldr	r0, [pc, #12]	@ (8003b7c <UART_Start_Send+0x58>)
 8003b6e:	f003 fa89 	bl	8007084 <HAL_UART_Transmit_DMA>
}
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	20000f34 	.word	0x20000f34
 8003b7c:	200009bc 	.word	0x200009bc

08003b80 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
    if(huart->Instance != USART1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a14      	ldr	r2, [pc, #80]	@ (8003be0 <HAL_UART_TxCpltCallback+0x60>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d121      	bne.n	8003bd6 <HAL_UART_TxCpltCallback+0x56>
    	return;
    txQueue.head = (txQueue.head + 1) % TX_QUEUE_SIZE;
 8003b92:	4b14      	ldr	r3, [pc, #80]	@ (8003be4 <HAL_UART_TxCpltCallback+0x64>)
 8003b94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	425a      	negs	r2, r3
 8003ba0:	f003 031f 	and.w	r3, r3, #31
 8003ba4:	f002 021f 	and.w	r2, r2, #31
 8003ba8:	bf58      	it	pl
 8003baa:	4253      	negpl	r3, r2
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	4b0d      	ldr	r3, [pc, #52]	@ (8003be4 <HAL_UART_TxCpltCallback+0x64>)
 8003bb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    txQueue.count--;
 8003bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <HAL_UART_TxCpltCallback+0x64>)
 8003bba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bbe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <HAL_UART_TxCpltCallback+0x64>)
 8003bc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    UART_Start_Send();
 8003bd0:	f7ff ffa8 	bl	8003b24 <UART_Start_Send>
 8003bd4:	e000      	b.n	8003bd8 <HAL_UART_TxCpltCallback+0x58>
    	return;
 8003bd6:	bf00      	nop
}
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40013800 	.word	0x40013800
 8003be4:	20000f34 	.word	0x20000f34

08003be8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003be8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003bec:	f7fe fda6 	bl	800273c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bf0:	480c      	ldr	r0, [pc, #48]	@ (8003c24 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bf2:	490d      	ldr	r1, [pc, #52]	@ (8003c28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8003c2c <LoopForever+0xe>)
  movs r3, #0
 8003bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bf8:	e002      	b.n	8003c00 <LoopCopyDataInit>

08003bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bfe:	3304      	adds	r3, #4

08003c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c04:	d3f9      	bcc.n	8003bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c06:	4a0a      	ldr	r2, [pc, #40]	@ (8003c30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c08:	4c0a      	ldr	r4, [pc, #40]	@ (8003c34 <LoopForever+0x16>)
  movs r3, #0
 8003c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c0c:	e001      	b.n	8003c12 <LoopFillZerobss>

08003c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c10:	3204      	adds	r2, #4

08003c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c14:	d3fb      	bcc.n	8003c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c16:	f00a ffa1 	bl	800eb5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c1a:	f7fd fae3 	bl	80011e4 <main>

08003c1e <LoopForever>:

LoopForever:
    b LoopForever
 8003c1e:	e7fe      	b.n	8003c1e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003c20:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c28:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8003c2c:	0803d118 	.word	0x0803d118
  ldr r2, =_sbss
 8003c30:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003c34:	2000216c 	.word	0x2000216c

08003c38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c38:	e7fe      	b.n	8003c38 <ADC1_IRQHandler>

08003c3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b082      	sub	sp, #8
 8003c3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c44:	2003      	movs	r0, #3
 8003c46:	f000 f961 	bl	8003f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c4a:	200f      	movs	r0, #15
 8003c4c:	f000 f80e 	bl	8003c6c <HAL_InitTick>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d002      	beq.n	8003c5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	71fb      	strb	r3, [r7, #7]
 8003c5a:	e001      	b.n	8003c60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c5c:	f7fe fb80 	bl	8002360 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c60:	79fb      	ldrb	r3, [r7, #7]
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003c78:	4b17      	ldr	r3, [pc, #92]	@ (8003cd8 <HAL_InitTick+0x6c>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d023      	beq.n	8003cc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003c80:	4b16      	ldr	r3, [pc, #88]	@ (8003cdc <HAL_InitTick+0x70>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <HAL_InitTick+0x6c>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	4619      	mov	r1, r3
 8003c8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 f96d 	bl	8003f76 <HAL_SYSTICK_Config>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b0f      	cmp	r3, #15
 8003ca6:	d809      	bhi.n	8003cbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ca8:	2200      	movs	r2, #0
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb0:	f000 f937 	bl	8003f22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce0 <HAL_InitTick+0x74>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	e007      	b.n	8003ccc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
 8003cc0:	e004      	b.n	8003ccc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	73fb      	strb	r3, [r7, #15]
 8003cc6:	e001      	b.n	8003ccc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	2000003c 	.word	0x2000003c
 8003cdc:	2000000c 	.word	0x2000000c
 8003ce0:	20000038 	.word	0x20000038

08003ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ce8:	4b06      	ldr	r3, [pc, #24]	@ (8003d04 <HAL_IncTick+0x20>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <HAL_IncTick+0x24>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	4a04      	ldr	r2, [pc, #16]	@ (8003d08 <HAL_IncTick+0x24>)
 8003cf6:	6013      	str	r3, [r2, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	2000003c 	.word	0x2000003c
 8003d08:	20001fe0 	.word	0x20001fe0

08003d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d10:	4b03      	ldr	r3, [pc, #12]	@ (8003d20 <HAL_GetTick+0x14>)
 8003d12:	681b      	ldr	r3, [r3, #0]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	20001fe0 	.word	0x20001fe0

08003d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d2c:	f7ff ffee 	bl	8003d0c <HAL_GetTick>
 8003d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3c:	d005      	beq.n	8003d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d68 <HAL_Delay+0x44>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	461a      	mov	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4413      	add	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d4a:	bf00      	nop
 8003d4c:	f7ff ffde 	bl	8003d0c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d8f7      	bhi.n	8003d4c <HAL_Delay+0x28>
  {
  }
}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	2000003c 	.word	0x2000003c

08003d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f003 0307 	and.w	r3, r3, #7
 8003d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003db0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d9e:	4a04      	ldr	r2, [pc, #16]	@ (8003db0 <__NVIC_SetPriorityGrouping+0x44>)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	60d3      	str	r3, [r2, #12]
}
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000ed00 	.word	0xe000ed00

08003db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003db8:	4b04      	ldr	r3, [pc, #16]	@ (8003dcc <__NVIC_GetPriorityGrouping+0x18>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	0a1b      	lsrs	r3, r3, #8
 8003dbe:	f003 0307 	and.w	r3, r3, #7
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	e000ed00 	.word	0xe000ed00

08003dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	db0b      	blt.n	8003dfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	f003 021f 	and.w	r2, r3, #31
 8003de8:	4907      	ldr	r1, [pc, #28]	@ (8003e08 <__NVIC_EnableIRQ+0x38>)
 8003dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dee:	095b      	lsrs	r3, r3, #5
 8003df0:	2001      	movs	r0, #1
 8003df2:	fa00 f202 	lsl.w	r2, r0, r2
 8003df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	e000e100 	.word	0xe000e100

08003e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	6039      	str	r1, [r7, #0]
 8003e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	db0a      	blt.n	8003e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	b2da      	uxtb	r2, r3
 8003e24:	490c      	ldr	r1, [pc, #48]	@ (8003e58 <__NVIC_SetPriority+0x4c>)
 8003e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2a:	0112      	lsls	r2, r2, #4
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	440b      	add	r3, r1
 8003e30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e34:	e00a      	b.n	8003e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	4908      	ldr	r1, [pc, #32]	@ (8003e5c <__NVIC_SetPriority+0x50>)
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	3b04      	subs	r3, #4
 8003e44:	0112      	lsls	r2, r2, #4
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	440b      	add	r3, r1
 8003e4a:	761a      	strb	r2, [r3, #24]
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000e100 	.word	0xe000e100
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b089      	sub	sp, #36	@ 0x24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f1c3 0307 	rsb	r3, r3, #7
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	bf28      	it	cs
 8003e7e:	2304      	movcs	r3, #4
 8003e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	3304      	adds	r3, #4
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	d902      	bls.n	8003e90 <NVIC_EncodePriority+0x30>
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3b03      	subs	r3, #3
 8003e8e:	e000      	b.n	8003e92 <NVIC_EncodePriority+0x32>
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb2:	43d9      	mvns	r1, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb8:	4313      	orrs	r3, r2
         );
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3724      	adds	r7, #36	@ 0x24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ed8:	d301      	bcc.n	8003ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eda:	2301      	movs	r3, #1
 8003edc:	e00f      	b.n	8003efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ede:	4a0a      	ldr	r2, [pc, #40]	@ (8003f08 <SysTick_Config+0x40>)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ee6:	210f      	movs	r1, #15
 8003ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8003eec:	f7ff ff8e 	bl	8003e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <SysTick_Config+0x40>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ef6:	4b04      	ldr	r3, [pc, #16]	@ (8003f08 <SysTick_Config+0x40>)
 8003ef8:	2207      	movs	r2, #7
 8003efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	e000e010 	.word	0xe000e010

08003f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ff29 	bl	8003d6c <__NVIC_SetPriorityGrouping>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b086      	sub	sp, #24
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	607a      	str	r2, [r7, #4]
 8003f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f34:	f7ff ff3e 	bl	8003db4 <__NVIC_GetPriorityGrouping>
 8003f38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	68b9      	ldr	r1, [r7, #8]
 8003f3e:	6978      	ldr	r0, [r7, #20]
 8003f40:	f7ff ff8e 	bl	8003e60 <NVIC_EncodePriority>
 8003f44:	4602      	mov	r2, r0
 8003f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f4a:	4611      	mov	r1, r2
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff ff5d 	bl	8003e0c <__NVIC_SetPriority>
}
 8003f52:	bf00      	nop
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	4603      	mov	r3, r0
 8003f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7ff ff31 	bl	8003dd0 <__NVIC_EnableIRQ>
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7ff ffa2 	bl	8003ec8 <SysTick_Config>
 8003f84:	4603      	mov	r3, r0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003f92:	f000 f802 	bl	8003f9a <HAL_SYSTICK_Callback>
}
 8003f96:	bf00      	nop
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003f9e:	bf00      	nop
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e098      	b.n	80040ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b4d      	ldr	r3, [pc, #308]	@ (80040f8 <HAL_DMA_Init+0x150>)
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d80f      	bhi.n	8003fe6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	4b4b      	ldr	r3, [pc, #300]	@ (80040fc <HAL_DMA_Init+0x154>)
 8003fce:	4413      	add	r3, r2
 8003fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8004100 <HAL_DMA_Init+0x158>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	009a      	lsls	r2, r3, #2
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a48      	ldr	r2, [pc, #288]	@ (8004104 <HAL_DMA_Init+0x15c>)
 8003fe2:	641a      	str	r2, [r3, #64]	@ 0x40
 8003fe4:	e00e      	b.n	8004004 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	4b46      	ldr	r3, [pc, #280]	@ (8004108 <HAL_DMA_Init+0x160>)
 8003fee:	4413      	add	r3, r2
 8003ff0:	4a43      	ldr	r2, [pc, #268]	@ (8004100 <HAL_DMA_Init+0x158>)
 8003ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff6:	091b      	lsrs	r3, r3, #4
 8003ff8:	009a      	lsls	r2, r3, #2
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a42      	ldr	r2, [pc, #264]	@ (800410c <HAL_DMA_Init+0x164>)
 8004002:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800401a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800401e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004028:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004034:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004040:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800405e:	d039      	beq.n	80040d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	4a27      	ldr	r2, [pc, #156]	@ (8004104 <HAL_DMA_Init+0x15c>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d11a      	bne.n	80040a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800406a:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <HAL_DMA_Init+0x168>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004072:	f003 031c 	and.w	r3, r3, #28
 8004076:	210f      	movs	r1, #15
 8004078:	fa01 f303 	lsl.w	r3, r1, r3
 800407c:	43db      	mvns	r3, r3
 800407e:	4924      	ldr	r1, [pc, #144]	@ (8004110 <HAL_DMA_Init+0x168>)
 8004080:	4013      	ands	r3, r2
 8004082:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004084:	4b22      	ldr	r3, [pc, #136]	@ (8004110 <HAL_DMA_Init+0x168>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6859      	ldr	r1, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004090:	f003 031c 	and.w	r3, r3, #28
 8004094:	fa01 f303 	lsl.w	r3, r1, r3
 8004098:	491d      	ldr	r1, [pc, #116]	@ (8004110 <HAL_DMA_Init+0x168>)
 800409a:	4313      	orrs	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
 800409e:	e019      	b.n	80040d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004114 <HAL_DMA_Init+0x16c>)
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a8:	f003 031c 	and.w	r3, r3, #28
 80040ac:	210f      	movs	r1, #15
 80040ae:	fa01 f303 	lsl.w	r3, r1, r3
 80040b2:	43db      	mvns	r3, r3
 80040b4:	4917      	ldr	r1, [pc, #92]	@ (8004114 <HAL_DMA_Init+0x16c>)
 80040b6:	4013      	ands	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040ba:	4b16      	ldr	r3, [pc, #88]	@ (8004114 <HAL_DMA_Init+0x16c>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6859      	ldr	r1, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040c6:	f003 031c 	and.w	r3, r3, #28
 80040ca:	fa01 f303 	lsl.w	r3, r1, r3
 80040ce:	4911      	ldr	r1, [pc, #68]	@ (8004114 <HAL_DMA_Init+0x16c>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	40020407 	.word	0x40020407
 80040fc:	bffdfff8 	.word	0xbffdfff8
 8004100:	cccccccd 	.word	0xcccccccd
 8004104:	40020000 	.word	0x40020000
 8004108:	bffdfbf8 	.word	0xbffdfbf8
 800410c:	40020400 	.word	0x40020400
 8004110:	400200a8 	.word	0x400200a8
 8004114:	400204a8 	.word	0x400204a8

08004118 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
 8004124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004130:	2b01      	cmp	r3, #1
 8004132:	d101      	bne.n	8004138 <HAL_DMA_Start_IT+0x20>
 8004134:	2302      	movs	r3, #2
 8004136:	e04b      	b.n	80041d0 <HAL_DMA_Start_IT+0xb8>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d13a      	bne.n	80041c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 0201 	bic.w	r2, r2, #1
 8004168:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	68b9      	ldr	r1, [r7, #8]
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 f96b 	bl	800444c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417a:	2b00      	cmp	r3, #0
 800417c:	d008      	beq.n	8004190 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 020e 	orr.w	r2, r2, #14
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	e00f      	b.n	80041b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0204 	bic.w	r2, r2, #4
 800419e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 020a 	orr.w	r2, r2, #10
 80041ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0201 	orr.w	r2, r2, #1
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	e005      	b.n	80041ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80041ca:	2302      	movs	r3, #2
 80041cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80041ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e0:	2300      	movs	r3, #0
 80041e2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d008      	beq.n	8004202 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2204      	movs	r2, #4
 80041f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e022      	b.n	8004248 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 020e 	bic.w	r2, r2, #14
 8004210:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0201 	bic.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	f003 021c 	and.w	r2, r3, #28
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422e:	2101      	movs	r1, #1
 8004230:	fa01 f202 	lsl.w	r2, r1, r2
 8004234:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004246:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004248:	4618      	mov	r0, r3
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d005      	beq.n	8004278 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2204      	movs	r2, #4
 8004270:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	73fb      	strb	r3, [r7, #15]
 8004276:	e029      	b.n	80042cc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 020e 	bic.w	r2, r2, #14
 8004286:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0201 	bic.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429c:	f003 021c 	and.w	r2, r3, #28
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	2101      	movs	r1, #1
 80042a6:	fa01 f202 	lsl.w	r2, r1, r2
 80042aa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4798      	blx	r3
    }
  }
  return status;
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b084      	sub	sp, #16
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	f003 031c 	and.w	r3, r3, #28
 80042f6:	2204      	movs	r2, #4
 80042f8:	409a      	lsls	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	4013      	ands	r3, r2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d026      	beq.n	8004350 <HAL_DMA_IRQHandler+0x7a>
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	d021      	beq.n	8004350 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0320 	and.w	r3, r3, #32
 8004316:	2b00      	cmp	r3, #0
 8004318:	d107      	bne.n	800432a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f022 0204 	bic.w	r2, r2, #4
 8004328:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	f003 021c 	and.w	r2, r3, #28
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	2104      	movs	r1, #4
 8004338:	fa01 f202 	lsl.w	r2, r1, r2
 800433c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004342:	2b00      	cmp	r3, #0
 8004344:	d071      	beq.n	800442a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800434e:	e06c      	b.n	800442a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004354:	f003 031c 	and.w	r3, r3, #28
 8004358:	2202      	movs	r2, #2
 800435a:	409a      	lsls	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4013      	ands	r3, r2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d02e      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xec>
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d029      	beq.n	80043c2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10b      	bne.n	8004394 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 020a 	bic.w	r2, r2, #10
 800438a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	f003 021c 	and.w	r2, r3, #28
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	2102      	movs	r1, #2
 80043a2:	fa01 f202 	lsl.w	r2, r1, r2
 80043a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d038      	beq.n	800442a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80043c0:	e033      	b.n	800442a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c6:	f003 031c 	and.w	r3, r3, #28
 80043ca:	2208      	movs	r2, #8
 80043cc:	409a      	lsls	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	4013      	ands	r3, r2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d02a      	beq.n	800442c <HAL_DMA_IRQHandler+0x156>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d025      	beq.n	800442c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 020e 	bic.w	r2, r2, #14
 80043ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f4:	f003 021c 	and.w	r2, r3, #28
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	2101      	movs	r1, #1
 80043fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004402:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441e:	2b00      	cmp	r3, #0
 8004420:	d004      	beq.n	800442c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800442a:	bf00      	nop
 800442c:	bf00      	nop
}
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8004440:	4618      	mov	r0, r3
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445e:	f003 021c 	and.w	r2, r3, #28
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	2101      	movs	r1, #1
 8004468:	fa01 f202 	lsl.w	r2, r1, r2
 800446c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b10      	cmp	r3, #16
 800447c:	d108      	bne.n	8004490 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800448e:	e007      	b.n	80044a0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68ba      	ldr	r2, [r7, #8]
 8004496:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	60da      	str	r2, [r3, #12]
}
 80044a0:	bf00      	nop
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044b6:	2300      	movs	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ba:	e154      	b.n	8004766 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	2101      	movs	r1, #1
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	fa01 f303 	lsl.w	r3, r1, r3
 80044c8:	4013      	ands	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 8146 	beq.w	8004760 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f003 0303 	and.w	r3, r3, #3
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d005      	beq.n	80044ec <HAL_GPIO_Init+0x40>
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f003 0303 	and.w	r3, r3, #3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d130      	bne.n	800454e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	2203      	movs	r2, #3
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43db      	mvns	r3, r3
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4013      	ands	r3, r2
 8004502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	fa02 f303 	lsl.w	r3, r2, r3
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	4313      	orrs	r3, r2
 8004514:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004522:	2201      	movs	r2, #1
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	fa02 f303 	lsl.w	r3, r2, r3
 800452a:	43db      	mvns	r3, r3
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	4013      	ands	r3, r2
 8004530:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	091b      	lsrs	r3, r3, #4
 8004538:	f003 0201 	and.w	r2, r3, #1
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	2b03      	cmp	r3, #3
 8004558:	d017      	beq.n	800458a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	2203      	movs	r2, #3
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4013      	ands	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	689a      	ldr	r2, [r3, #8]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d123      	bne.n	80045de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	08da      	lsrs	r2, r3, #3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3208      	adds	r2, #8
 800459e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	220f      	movs	r2, #15
 80045ae:	fa02 f303 	lsl.w	r3, r2, r3
 80045b2:	43db      	mvns	r3, r3
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	4013      	ands	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	691a      	ldr	r2, [r3, #16]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f003 0307 	and.w	r3, r3, #7
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	08da      	lsrs	r2, r3, #3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3208      	adds	r2, #8
 80045d8:	6939      	ldr	r1, [r7, #16]
 80045da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	2203      	movs	r2, #3
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	43db      	mvns	r3, r3
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4013      	ands	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f003 0203 	and.w	r2, r3, #3
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	4313      	orrs	r3, r2
 800460a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 80a0 	beq.w	8004760 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004620:	4b58      	ldr	r3, [pc, #352]	@ (8004784 <HAL_GPIO_Init+0x2d8>)
 8004622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004624:	4a57      	ldr	r2, [pc, #348]	@ (8004784 <HAL_GPIO_Init+0x2d8>)
 8004626:	f043 0301 	orr.w	r3, r3, #1
 800462a:	6613      	str	r3, [r2, #96]	@ 0x60
 800462c:	4b55      	ldr	r3, [pc, #340]	@ (8004784 <HAL_GPIO_Init+0x2d8>)
 800462e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	60bb      	str	r3, [r7, #8]
 8004636:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004638:	4a53      	ldr	r2, [pc, #332]	@ (8004788 <HAL_GPIO_Init+0x2dc>)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	089b      	lsrs	r3, r3, #2
 800463e:	3302      	adds	r3, #2
 8004640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004644:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f003 0303 	and.w	r3, r3, #3
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	220f      	movs	r2, #15
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	43db      	mvns	r3, r3
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4013      	ands	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004662:	d019      	beq.n	8004698 <HAL_GPIO_Init+0x1ec>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a49      	ldr	r2, [pc, #292]	@ (800478c <HAL_GPIO_Init+0x2e0>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d013      	beq.n	8004694 <HAL_GPIO_Init+0x1e8>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a48      	ldr	r2, [pc, #288]	@ (8004790 <HAL_GPIO_Init+0x2e4>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d00d      	beq.n	8004690 <HAL_GPIO_Init+0x1e4>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a47      	ldr	r2, [pc, #284]	@ (8004794 <HAL_GPIO_Init+0x2e8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d007      	beq.n	800468c <HAL_GPIO_Init+0x1e0>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a46      	ldr	r2, [pc, #280]	@ (8004798 <HAL_GPIO_Init+0x2ec>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d101      	bne.n	8004688 <HAL_GPIO_Init+0x1dc>
 8004684:	2304      	movs	r3, #4
 8004686:	e008      	b.n	800469a <HAL_GPIO_Init+0x1ee>
 8004688:	2307      	movs	r3, #7
 800468a:	e006      	b.n	800469a <HAL_GPIO_Init+0x1ee>
 800468c:	2303      	movs	r3, #3
 800468e:	e004      	b.n	800469a <HAL_GPIO_Init+0x1ee>
 8004690:	2302      	movs	r3, #2
 8004692:	e002      	b.n	800469a <HAL_GPIO_Init+0x1ee>
 8004694:	2301      	movs	r3, #1
 8004696:	e000      	b.n	800469a <HAL_GPIO_Init+0x1ee>
 8004698:	2300      	movs	r3, #0
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	f002 0203 	and.w	r2, r2, #3
 80046a0:	0092      	lsls	r2, r2, #2
 80046a2:	4093      	lsls	r3, r2
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046aa:	4937      	ldr	r1, [pc, #220]	@ (8004788 <HAL_GPIO_Init+0x2dc>)
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	089b      	lsrs	r3, r3, #2
 80046b0:	3302      	adds	r3, #2
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046b8:	4b38      	ldr	r3, [pc, #224]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4013      	ands	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046dc:	4a2f      	ldr	r2, [pc, #188]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046e2:	4b2e      	ldr	r3, [pc, #184]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	4013      	ands	r3, r2
 80046f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004706:	4a25      	ldr	r2, [pc, #148]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800470c:	4b23      	ldr	r3, [pc, #140]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	43db      	mvns	r3, r3
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	4313      	orrs	r3, r2
 800472e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004730:	4a1a      	ldr	r2, [pc, #104]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004736:	4b19      	ldr	r3, [pc, #100]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	43db      	mvns	r3, r3
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4013      	ands	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800475a:	4a10      	ldr	r2, [pc, #64]	@ (800479c <HAL_GPIO_Init+0x2f0>)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	3301      	adds	r3, #1
 8004764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	fa22 f303 	lsr.w	r3, r2, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	f47f aea3 	bne.w	80044bc <HAL_GPIO_Init+0x10>
  }
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	371c      	adds	r7, #28
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	40021000 	.word	0x40021000
 8004788:	40010000 	.word	0x40010000
 800478c:	48000400 	.word	0x48000400
 8004790:	48000800 	.word	0x48000800
 8004794:	48000c00 	.word	0x48000c00
 8004798:	48001000 	.word	0x48001000
 800479c:	40010400 	.word	0x40010400

080047a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691a      	ldr	r2, [r3, #16]
 80047b0:	887b      	ldrh	r3, [r7, #2]
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047b8:	2301      	movs	r3, #1
 80047ba:	73fb      	strb	r3, [r7, #15]
 80047bc:	e001      	b.n	80047c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047be:	2300      	movs	r3, #0
 80047c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
 80047dc:	4613      	mov	r3, r2
 80047de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047e0:	787b      	ldrb	r3, [r7, #1]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047e6:	887a      	ldrh	r2, [r7, #2]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047ec:	e002      	b.n	80047f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047ee:	887a      	ldrh	r2, [r7, #2]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004812:	887a      	ldrh	r2, [r7, #2]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4013      	ands	r3, r2
 8004818:	041a      	lsls	r2, r3, #16
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	43d9      	mvns	r1, r3
 800481e:	887b      	ldrh	r3, [r7, #2]
 8004820:	400b      	ands	r3, r1
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	619a      	str	r2, [r3, #24]
}
 8004828:	bf00      	nop
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004838:	4b04      	ldr	r3, [pc, #16]	@ (800484c <HAL_PWREx_GetVoltageRange+0x18>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004840:	4618      	mov	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40007000 	.word	0x40007000

08004850 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800485e:	d130      	bne.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004860:	4b23      	ldr	r3, [pc, #140]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800486c:	d038      	beq.n	80048e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800486e:	4b20      	ldr	r3, [pc, #128]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004876:	4a1e      	ldr	r2, [pc, #120]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004878:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800487c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800487e:	4b1d      	ldr	r3, [pc, #116]	@ (80048f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2232      	movs	r2, #50	@ 0x32
 8004884:	fb02 f303 	mul.w	r3, r2, r3
 8004888:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	0c9b      	lsrs	r3, r3, #18
 8004890:	3301      	adds	r3, #1
 8004892:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004894:	e002      	b.n	800489c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3b01      	subs	r3, #1
 800489a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800489c:	4b14      	ldr	r3, [pc, #80]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a8:	d102      	bne.n	80048b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1f2      	bne.n	8004896 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048b0:	4b0f      	ldr	r3, [pc, #60]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048bc:	d110      	bne.n	80048e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e00f      	b.n	80048e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048c2:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ce:	d007      	beq.n	80048e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048d0:	4b07      	ldr	r3, [pc, #28]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048d8:	4a05      	ldr	r2, [pc, #20]	@ (80048f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40007000 	.word	0x40007000
 80048f4:	2000000c 	.word	0x2000000c
 80048f8:	431bde83 	.word	0x431bde83

080048fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b088      	sub	sp, #32
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d102      	bne.n	8004910 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	f000 bc02 	b.w	8005114 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004910:	4b96      	ldr	r3, [pc, #600]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800491a:	4b94      	ldr	r3, [pc, #592]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 80e4 	beq.w	8004afa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d007      	beq.n	8004948 <HAL_RCC_OscConfig+0x4c>
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2b0c      	cmp	r3, #12
 800493c:	f040 808b 	bne.w	8004a56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	2b01      	cmp	r3, #1
 8004944:	f040 8087 	bne.w	8004a56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004948:	4b88      	ldr	r3, [pc, #544]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d005      	beq.n	8004960 <HAL_RCC_OscConfig+0x64>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e3d9      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a1a      	ldr	r2, [r3, #32]
 8004964:	4b81      	ldr	r3, [pc, #516]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0308 	and.w	r3, r3, #8
 800496c:	2b00      	cmp	r3, #0
 800496e:	d004      	beq.n	800497a <HAL_RCC_OscConfig+0x7e>
 8004970:	4b7e      	ldr	r3, [pc, #504]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004978:	e005      	b.n	8004986 <HAL_RCC_OscConfig+0x8a>
 800497a:	4b7c      	ldr	r3, [pc, #496]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 800497c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004980:	091b      	lsrs	r3, r3, #4
 8004982:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004986:	4293      	cmp	r3, r2
 8004988:	d223      	bcs.n	80049d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fd8c 	bl	80054ac <RCC_SetFlashLatencyFromMSIRange>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e3ba      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800499e:	4b73      	ldr	r3, [pc, #460]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a72      	ldr	r2, [pc, #456]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049a4:	f043 0308 	orr.w	r3, r3, #8
 80049a8:	6013      	str	r3, [r2, #0]
 80049aa:	4b70      	ldr	r3, [pc, #448]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	496d      	ldr	r1, [pc, #436]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049bc:	4b6b      	ldr	r3, [pc, #428]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	69db      	ldr	r3, [r3, #28]
 80049c8:	021b      	lsls	r3, r3, #8
 80049ca:	4968      	ldr	r1, [pc, #416]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	604b      	str	r3, [r1, #4]
 80049d0:	e025      	b.n	8004a1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049d2:	4b66      	ldr	r3, [pc, #408]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a65      	ldr	r2, [pc, #404]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049d8:	f043 0308 	orr.w	r3, r3, #8
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	4b63      	ldr	r3, [pc, #396]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	4960      	ldr	r1, [pc, #384]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049f0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	021b      	lsls	r3, r3, #8
 80049fe:	495b      	ldr	r1, [pc, #364]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d109      	bne.n	8004a1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fd4c 	bl	80054ac <RCC_SetFlashLatencyFromMSIRange>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e37a      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a1e:	f000 fc81 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 8004a22:	4602      	mov	r2, r0
 8004a24:	4b51      	ldr	r3, [pc, #324]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	091b      	lsrs	r3, r3, #4
 8004a2a:	f003 030f 	and.w	r3, r3, #15
 8004a2e:	4950      	ldr	r1, [pc, #320]	@ (8004b70 <HAL_RCC_OscConfig+0x274>)
 8004a30:	5ccb      	ldrb	r3, [r1, r3]
 8004a32:	f003 031f 	and.w	r3, r3, #31
 8004a36:	fa22 f303 	lsr.w	r3, r2, r3
 8004a3a:	4a4e      	ldr	r2, [pc, #312]	@ (8004b74 <HAL_RCC_OscConfig+0x278>)
 8004a3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7ff f912 	bl	8003c6c <HAL_InitTick>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d052      	beq.n	8004af8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	e35e      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d032      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a5e:	4b43      	ldr	r3, [pc, #268]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a42      	ldr	r2, [pc, #264]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a6a:	f7ff f94f 	bl	8003d0c <HAL_GetTick>
 8004a6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a70:	e008      	b.n	8004a84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a72:	f7ff f94b 	bl	8003d0c <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d901      	bls.n	8004a84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e347      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a84:	4b39      	ldr	r3, [pc, #228]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d0f0      	beq.n	8004a72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a90:	4b36      	ldr	r3, [pc, #216]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a35      	ldr	r2, [pc, #212]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a96:	f043 0308 	orr.w	r3, r3, #8
 8004a9a:	6013      	str	r3, [r2, #0]
 8004a9c:	4b33      	ldr	r3, [pc, #204]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	4930      	ldr	r1, [pc, #192]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004aae:	4b2f      	ldr	r3, [pc, #188]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	492b      	ldr	r1, [pc, #172]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	604b      	str	r3, [r1, #4]
 8004ac2:	e01a      	b.n	8004afa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ac4:	4b29      	ldr	r3, [pc, #164]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a28      	ldr	r2, [pc, #160]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ad0:	f7ff f91c 	bl	8003d0c <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ad8:	f7ff f918 	bl	8003d0c <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e314      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004aea:	4b20      	ldr	r3, [pc, #128]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f0      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x1dc>
 8004af6:	e000      	b.n	8004afa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004af8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d073      	beq.n	8004bee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d005      	beq.n	8004b18 <HAL_RCC_OscConfig+0x21c>
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b0c      	cmp	r3, #12
 8004b10:	d10e      	bne.n	8004b30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d10b      	bne.n	8004b30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b18:	4b14      	ldr	r3, [pc, #80]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d063      	beq.n	8004bec <HAL_RCC_OscConfig+0x2f0>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d15f      	bne.n	8004bec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e2f1      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b38:	d106      	bne.n	8004b48 <HAL_RCC_OscConfig+0x24c>
 8004b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a0b      	ldr	r2, [pc, #44]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	e025      	b.n	8004b94 <HAL_RCC_OscConfig+0x298>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b50:	d114      	bne.n	8004b7c <HAL_RCC_OscConfig+0x280>
 8004b52:	4b06      	ldr	r3, [pc, #24]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a05      	ldr	r2, [pc, #20]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b03      	ldr	r3, [pc, #12]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a02      	ldr	r2, [pc, #8]	@ (8004b6c <HAL_RCC_OscConfig+0x270>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e013      	b.n	8004b94 <HAL_RCC_OscConfig+0x298>
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	080120d4 	.word	0x080120d4
 8004b74:	2000000c 	.word	0x2000000c
 8004b78:	20000038 	.word	0x20000038
 8004b7c:	4ba0      	ldr	r3, [pc, #640]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a9f      	ldr	r2, [pc, #636]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	4b9d      	ldr	r3, [pc, #628]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a9c      	ldr	r2, [pc, #624]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d013      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9c:	f7ff f8b6 	bl	8003d0c <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ba4:	f7ff f8b2 	bl	8003d0c <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b64      	cmp	r3, #100	@ 0x64
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e2ae      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bb6:	4b92      	ldr	r3, [pc, #584]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0f0      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x2a8>
 8004bc2:	e014      	b.n	8004bee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc4:	f7ff f8a2 	bl	8003d0c <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bcc:	f7ff f89e 	bl	8003d0c <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b64      	cmp	r3, #100	@ 0x64
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e29a      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bde:	4b88      	ldr	r3, [pc, #544]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f0      	bne.n	8004bcc <HAL_RCC_OscConfig+0x2d0>
 8004bea:	e000      	b.n	8004bee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d060      	beq.n	8004cbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d005      	beq.n	8004c0c <HAL_RCC_OscConfig+0x310>
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	2b0c      	cmp	r3, #12
 8004c04:	d119      	bne.n	8004c3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d116      	bne.n	8004c3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c0c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d005      	beq.n	8004c24 <HAL_RCC_OscConfig+0x328>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e277      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c24:	4b76      	ldr	r3, [pc, #472]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	061b      	lsls	r3, r3, #24
 8004c32:	4973      	ldr	r1, [pc, #460]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c38:	e040      	b.n	8004cbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d023      	beq.n	8004c8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c42:	4b6f      	ldr	r3, [pc, #444]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a6e      	ldr	r2, [pc, #440]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4e:	f7ff f85d 	bl	8003d0c <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c56:	f7ff f859 	bl	8003d0c <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e255      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c68:	4b65      	ldr	r3, [pc, #404]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0f0      	beq.n	8004c56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c74:	4b62      	ldr	r3, [pc, #392]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	061b      	lsls	r3, r3, #24
 8004c82:	495f      	ldr	r1, [pc, #380]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	604b      	str	r3, [r1, #4]
 8004c88:	e018      	b.n	8004cbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c8a:	4b5d      	ldr	r3, [pc, #372]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004c90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c96:	f7ff f839 	bl	8003d0c <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c9e:	f7ff f835 	bl	8003d0c <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e231      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cb0:	4b53      	ldr	r3, [pc, #332]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1f0      	bne.n	8004c9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0308 	and.w	r3, r3, #8
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d03c      	beq.n	8004d42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01c      	beq.n	8004d0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cd0:	4b4b      	ldr	r3, [pc, #300]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd6:	4a4a      	ldr	r2, [pc, #296]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004cd8:	f043 0301 	orr.w	r3, r3, #1
 8004cdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce0:	f7ff f814 	bl	8003d0c <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce8:	f7ff f810 	bl	8003d0c <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e20c      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cfa:	4b41      	ldr	r3, [pc, #260]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004cfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0ef      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x3ec>
 8004d08:	e01b      	b.n	8004d42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d0a:	4b3d      	ldr	r3, [pc, #244]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d10:	4a3b      	ldr	r2, [pc, #236]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d12:	f023 0301 	bic.w	r3, r3, #1
 8004d16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1a:	f7fe fff7 	bl	8003d0c <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d22:	f7fe fff3 	bl	8003d0c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e1ef      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d34:	4b32      	ldr	r3, [pc, #200]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1ef      	bne.n	8004d22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0304 	and.w	r3, r3, #4
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 80a6 	beq.w	8004e9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d50:	2300      	movs	r3, #0
 8004d52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d54:	4b2a      	ldr	r3, [pc, #168]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10d      	bne.n	8004d7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d60:	4b27      	ldr	r3, [pc, #156]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d64:	4a26      	ldr	r2, [pc, #152]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d6c:	4b24      	ldr	r3, [pc, #144]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d7c:	4b21      	ldr	r3, [pc, #132]	@ (8004e04 <HAL_RCC_OscConfig+0x508>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d118      	bne.n	8004dba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d88:	4b1e      	ldr	r3, [pc, #120]	@ (8004e04 <HAL_RCC_OscConfig+0x508>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e04 <HAL_RCC_OscConfig+0x508>)
 8004d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d94:	f7fe ffba 	bl	8003d0c <HAL_GetTick>
 8004d98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d9a:	e008      	b.n	8004dae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d9c:	f7fe ffb6 	bl	8003d0c <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e1b2      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dae:	4b15      	ldr	r3, [pc, #84]	@ (8004e04 <HAL_RCC_OscConfig+0x508>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d0f0      	beq.n	8004d9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d108      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x4d8>
 8004dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dd2:	e029      	b.n	8004e28 <HAL_RCC_OscConfig+0x52c>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	2b05      	cmp	r3, #5
 8004dda:	d115      	bne.n	8004e08 <HAL_RCC_OscConfig+0x50c>
 8004ddc:	4b08      	ldr	r3, [pc, #32]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de2:	4a07      	ldr	r2, [pc, #28]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004de4:	f043 0304 	orr.w	r3, r3, #4
 8004de8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dec:	4b04      	ldr	r3, [pc, #16]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004df2:	4a03      	ldr	r2, [pc, #12]	@ (8004e00 <HAL_RCC_OscConfig+0x504>)
 8004df4:	f043 0301 	orr.w	r3, r3, #1
 8004df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dfc:	e014      	b.n	8004e28 <HAL_RCC_OscConfig+0x52c>
 8004dfe:	bf00      	nop
 8004e00:	40021000 	.word	0x40021000
 8004e04:	40007000 	.word	0x40007000
 8004e08:	4b9a      	ldr	r3, [pc, #616]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0e:	4a99      	ldr	r2, [pc, #612]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e10:	f023 0301 	bic.w	r3, r3, #1
 8004e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e18:	4b96      	ldr	r3, [pc, #600]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1e:	4a95      	ldr	r2, [pc, #596]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e20:	f023 0304 	bic.w	r3, r3, #4
 8004e24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d016      	beq.n	8004e5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e30:	f7fe ff6c 	bl	8003d0c <HAL_GetTick>
 8004e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e36:	e00a      	b.n	8004e4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e38:	f7fe ff68 	bl	8003d0c <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e162      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e4e:	4b89      	ldr	r3, [pc, #548]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0ed      	beq.n	8004e38 <HAL_RCC_OscConfig+0x53c>
 8004e5c:	e015      	b.n	8004e8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e5e:	f7fe ff55 	bl	8003d0c <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e64:	e00a      	b.n	8004e7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e66:	f7fe ff51 	bl	8003d0c <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e14b      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e7c:	4b7d      	ldr	r3, [pc, #500]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1ed      	bne.n	8004e66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e8a:	7ffb      	ldrb	r3, [r7, #31]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d105      	bne.n	8004e9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e90:	4b78      	ldr	r3, [pc, #480]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e94:	4a77      	ldr	r2, [pc, #476]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d03c      	beq.n	8004f22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d01c      	beq.n	8004eea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004eb0:	4b70      	ldr	r3, [pc, #448]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004eb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec0:	f7fe ff24 	bl	8003d0c <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ec8:	f7fe ff20 	bl	8003d0c <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e11c      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004eda:	4b66      	ldr	r3, [pc, #408]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0ef      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x5cc>
 8004ee8:	e01b      	b.n	8004f22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004eea:	4b62      	ldr	r3, [pc, #392]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ef0:	4a60      	ldr	r2, [pc, #384]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004ef2:	f023 0301 	bic.w	r3, r3, #1
 8004ef6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efa:	f7fe ff07 	bl	8003d0c <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f02:	f7fe ff03 	bl	8003d0c <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e0ff      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f14:	4b57      	ldr	r3, [pc, #348]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004f16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1ef      	bne.n	8004f02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 80f3 	beq.w	8005112 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	f040 80c9 	bne.w	80050c8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f36:	4b4f      	ldr	r3, [pc, #316]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f003 0203 	and.w	r2, r3, #3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d12c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f54:	3b01      	subs	r3, #1
 8004f56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d123      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d11b      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d113      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f86:	085b      	lsrs	r3, r3, #1
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d109      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9a:	085b      	lsrs	r3, r3, #1
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d06b      	beq.n	800507c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b0c      	cmp	r3, #12
 8004fa8:	d062      	beq.n	8005070 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004faa:	4b32      	ldr	r3, [pc, #200]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e0ac      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004fba:	4b2e      	ldr	r3, [pc, #184]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004fc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fc6:	f7fe fea1 	bl	8003d0c <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fce:	f7fe fe9d 	bl	8003d0c <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e099      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fe0:	4b24      	ldr	r3, [pc, #144]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1f0      	bne.n	8004fce <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fec:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	4b21      	ldr	r3, [pc, #132]	@ (8005078 <HAL_RCC_OscConfig+0x77c>)
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ffc:	3a01      	subs	r2, #1
 8004ffe:	0112      	lsls	r2, r2, #4
 8005000:	4311      	orrs	r1, r2
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005006:	0212      	lsls	r2, r2, #8
 8005008:	4311      	orrs	r1, r2
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800500e:	0852      	lsrs	r2, r2, #1
 8005010:	3a01      	subs	r2, #1
 8005012:	0552      	lsls	r2, r2, #21
 8005014:	4311      	orrs	r1, r2
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800501a:	0852      	lsrs	r2, r2, #1
 800501c:	3a01      	subs	r2, #1
 800501e:	0652      	lsls	r2, r2, #25
 8005020:	4311      	orrs	r1, r2
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005026:	06d2      	lsls	r2, r2, #27
 8005028:	430a      	orrs	r2, r1
 800502a:	4912      	ldr	r1, [pc, #72]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 800502c:	4313      	orrs	r3, r2
 800502e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005030:	4b10      	ldr	r3, [pc, #64]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a0f      	ldr	r2, [pc, #60]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8005036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800503c:	4b0d      	ldr	r3, [pc, #52]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	4a0c      	ldr	r2, [pc, #48]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8005042:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005046:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005048:	f7fe fe60 	bl	8003d0c <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005050:	f7fe fe5c 	bl	8003d0c <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e058      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005062:	4b04      	ldr	r3, [pc, #16]	@ (8005074 <HAL_RCC_OscConfig+0x778>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800506e:	e050      	b.n	8005112 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e04f      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
 8005074:	40021000 	.word	0x40021000
 8005078:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800507c:	4b27      	ldr	r3, [pc, #156]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d144      	bne.n	8005112 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005088:	4b24      	ldr	r3, [pc, #144]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a23      	ldr	r2, [pc, #140]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 800508e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005092:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005094:	4b21      	ldr	r3, [pc, #132]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	4a20      	ldr	r2, [pc, #128]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 800509a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800509e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050a0:	f7fe fe34 	bl	8003d0c <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a8:	f7fe fe30 	bl	8003d0c <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e02c      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ba:	4b18      	ldr	r3, [pc, #96]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0f0      	beq.n	80050a8 <HAL_RCC_OscConfig+0x7ac>
 80050c6:	e024      	b.n	8005112 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b0c      	cmp	r3, #12
 80050cc:	d01f      	beq.n	800510e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ce:	4b13      	ldr	r3, [pc, #76]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a12      	ldr	r2, [pc, #72]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 80050d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050da:	f7fe fe17 	bl	8003d0c <HAL_GetTick>
 80050de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050e0:	e008      	b.n	80050f4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e2:	f7fe fe13 	bl	8003d0c <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e00f      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050f4:	4b09      	ldr	r3, [pc, #36]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1f0      	bne.n	80050e2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005100:	4b06      	ldr	r3, [pc, #24]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 8005102:	68da      	ldr	r2, [r3, #12]
 8005104:	4905      	ldr	r1, [pc, #20]	@ (800511c <HAL_RCC_OscConfig+0x820>)
 8005106:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <HAL_RCC_OscConfig+0x824>)
 8005108:	4013      	ands	r3, r2
 800510a:	60cb      	str	r3, [r1, #12]
 800510c:	e001      	b.n	8005112 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3720      	adds	r7, #32
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40021000 	.word	0x40021000
 8005120:	feeefffc 	.word	0xfeeefffc

08005124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e0e7      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005138:	4b75      	ldr	r3, [pc, #468]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0307 	and.w	r3, r3, #7
 8005140:	683a      	ldr	r2, [r7, #0]
 8005142:	429a      	cmp	r2, r3
 8005144:	d910      	bls.n	8005168 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005146:	4b72      	ldr	r3, [pc, #456]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f023 0207 	bic.w	r2, r3, #7
 800514e:	4970      	ldr	r1, [pc, #448]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005156:	4b6e      	ldr	r3, [pc, #440]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	429a      	cmp	r2, r3
 8005162:	d001      	beq.n	8005168 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e0cf      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d010      	beq.n	8005196 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	4b66      	ldr	r3, [pc, #408]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005180:	429a      	cmp	r2, r3
 8005182:	d908      	bls.n	8005196 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005184:	4b63      	ldr	r3, [pc, #396]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	4960      	ldr	r1, [pc, #384]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 8005192:	4313      	orrs	r3, r2
 8005194:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d04c      	beq.n	800523c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d107      	bne.n	80051ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d121      	bne.n	80051fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e0a6      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d107      	bne.n	80051d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051c2:	4b54      	ldr	r3, [pc, #336]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d115      	bne.n	80051fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e09a      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d107      	bne.n	80051ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051da:	4b4e      	ldr	r3, [pc, #312]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d109      	bne.n	80051fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e08e      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e086      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051fa:	4b46      	ldr	r3, [pc, #280]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f023 0203 	bic.w	r2, r3, #3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	4943      	ldr	r1, [pc, #268]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 8005208:	4313      	orrs	r3, r2
 800520a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800520c:	f7fe fd7e 	bl	8003d0c <HAL_GetTick>
 8005210:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005212:	e00a      	b.n	800522a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005214:	f7fe fd7a 	bl	8003d0c <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005222:	4293      	cmp	r3, r2
 8005224:	d901      	bls.n	800522a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e06e      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800522a:	4b3a      	ldr	r3, [pc, #232]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f003 020c 	and.w	r2, r3, #12
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	429a      	cmp	r2, r3
 800523a:	d1eb      	bne.n	8005214 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d010      	beq.n	800526a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	4b31      	ldr	r3, [pc, #196]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005254:	429a      	cmp	r2, r3
 8005256:	d208      	bcs.n	800526a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005258:	4b2e      	ldr	r3, [pc, #184]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	492b      	ldr	r1, [pc, #172]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 8005266:	4313      	orrs	r3, r2
 8005268:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800526a:	4b29      	ldr	r3, [pc, #164]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d210      	bcs.n	800529a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005278:	4b25      	ldr	r3, [pc, #148]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f023 0207 	bic.w	r2, r3, #7
 8005280:	4923      	ldr	r1, [pc, #140]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	4313      	orrs	r3, r2
 8005286:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005288:	4b21      	ldr	r3, [pc, #132]	@ (8005310 <HAL_RCC_ClockConfig+0x1ec>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	429a      	cmp	r2, r3
 8005294:	d001      	beq.n	800529a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e036      	b.n	8005308 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	4918      	ldr	r1, [pc, #96]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0308 	and.w	r3, r3, #8
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d009      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052c4:	4b13      	ldr	r3, [pc, #76]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4910      	ldr	r1, [pc, #64]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052d8:	f000 f824 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 80052dc:	4602      	mov	r2, r0
 80052de:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <HAL_RCC_ClockConfig+0x1f0>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	091b      	lsrs	r3, r3, #4
 80052e4:	f003 030f 	and.w	r3, r3, #15
 80052e8:	490b      	ldr	r1, [pc, #44]	@ (8005318 <HAL_RCC_ClockConfig+0x1f4>)
 80052ea:	5ccb      	ldrb	r3, [r1, r3]
 80052ec:	f003 031f 	and.w	r3, r3, #31
 80052f0:	fa22 f303 	lsr.w	r3, r2, r3
 80052f4:	4a09      	ldr	r2, [pc, #36]	@ (800531c <HAL_RCC_ClockConfig+0x1f8>)
 80052f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052f8:	4b09      	ldr	r3, [pc, #36]	@ (8005320 <HAL_RCC_ClockConfig+0x1fc>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fe fcb5 	bl	8003c6c <HAL_InitTick>
 8005302:	4603      	mov	r3, r0
 8005304:	72fb      	strb	r3, [r7, #11]

  return status;
 8005306:	7afb      	ldrb	r3, [r7, #11]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40022000 	.word	0x40022000
 8005314:	40021000 	.word	0x40021000
 8005318:	080120d4 	.word	0x080120d4
 800531c:	2000000c 	.word	0x2000000c
 8005320:	20000038 	.word	0x20000038

08005324 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005324:	b480      	push	{r7}
 8005326:	b089      	sub	sp, #36	@ 0x24
 8005328:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800532a:	2300      	movs	r3, #0
 800532c:	61fb      	str	r3, [r7, #28]
 800532e:	2300      	movs	r3, #0
 8005330:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005332:	4b3e      	ldr	r3, [pc, #248]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800533c:	4b3b      	ldr	r3, [pc, #236]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f003 0303 	and.w	r3, r3, #3
 8005344:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d005      	beq.n	8005358 <HAL_RCC_GetSysClockFreq+0x34>
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	2b0c      	cmp	r3, #12
 8005350:	d121      	bne.n	8005396 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d11e      	bne.n	8005396 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005358:	4b34      	ldr	r3, [pc, #208]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d107      	bne.n	8005374 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005364:	4b31      	ldr	r3, [pc, #196]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 8005366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800536a:	0a1b      	lsrs	r3, r3, #8
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	e005      	b.n	8005380 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005374:	4b2d      	ldr	r3, [pc, #180]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	091b      	lsrs	r3, r3, #4
 800537a:	f003 030f 	and.w	r3, r3, #15
 800537e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005380:	4a2b      	ldr	r2, [pc, #172]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005388:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d10d      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005394:	e00a      	b.n	80053ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	2b04      	cmp	r3, #4
 800539a:	d102      	bne.n	80053a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800539c:	4b25      	ldr	r3, [pc, #148]	@ (8005434 <HAL_RCC_GetSysClockFreq+0x110>)
 800539e:	61bb      	str	r3, [r7, #24]
 80053a0:	e004      	b.n	80053ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d101      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053a8:	4b23      	ldr	r3, [pc, #140]	@ (8005438 <HAL_RCC_GetSysClockFreq+0x114>)
 80053aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	2b0c      	cmp	r3, #12
 80053b0:	d134      	bne.n	800541c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053b2:	4b1e      	ldr	r3, [pc, #120]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d003      	beq.n	80053ca <HAL_RCC_GetSysClockFreq+0xa6>
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d003      	beq.n	80053d0 <HAL_RCC_GetSysClockFreq+0xac>
 80053c8:	e005      	b.n	80053d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80053ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005434 <HAL_RCC_GetSysClockFreq+0x110>)
 80053cc:	617b      	str	r3, [r7, #20]
      break;
 80053ce:	e005      	b.n	80053dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80053d0:	4b19      	ldr	r3, [pc, #100]	@ (8005438 <HAL_RCC_GetSysClockFreq+0x114>)
 80053d2:	617b      	str	r3, [r7, #20]
      break;
 80053d4:	e002      	b.n	80053dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	617b      	str	r3, [r7, #20]
      break;
 80053da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053dc:	4b13      	ldr	r3, [pc, #76]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	091b      	lsrs	r3, r3, #4
 80053e2:	f003 0307 	and.w	r3, r3, #7
 80053e6:	3301      	adds	r3, #1
 80053e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80053ea:	4b10      	ldr	r3, [pc, #64]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	0a1b      	lsrs	r3, r3, #8
 80053f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	fb03 f202 	mul.w	r2, r3, r2
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005400:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005402:	4b0a      	ldr	r3, [pc, #40]	@ (800542c <HAL_RCC_GetSysClockFreq+0x108>)
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	0e5b      	lsrs	r3, r3, #25
 8005408:	f003 0303 	and.w	r3, r3, #3
 800540c:	3301      	adds	r3, #1
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800541c:	69bb      	ldr	r3, [r7, #24]
}
 800541e:	4618      	mov	r0, r3
 8005420:	3724      	adds	r7, #36	@ 0x24
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000
 8005430:	080120ec 	.word	0x080120ec
 8005434:	00f42400 	.word	0x00f42400
 8005438:	007a1200 	.word	0x007a1200

0800543c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800543c:	b480      	push	{r7}
 800543e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005440:	4b03      	ldr	r3, [pc, #12]	@ (8005450 <HAL_RCC_GetHCLKFreq+0x14>)
 8005442:	681b      	ldr	r3, [r3, #0]
}
 8005444:	4618      	mov	r0, r3
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	2000000c 	.word	0x2000000c

08005454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005458:	f7ff fff0 	bl	800543c <HAL_RCC_GetHCLKFreq>
 800545c:	4602      	mov	r2, r0
 800545e:	4b06      	ldr	r3, [pc, #24]	@ (8005478 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	0a1b      	lsrs	r3, r3, #8
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	4904      	ldr	r1, [pc, #16]	@ (800547c <HAL_RCC_GetPCLK1Freq+0x28>)
 800546a:	5ccb      	ldrb	r3, [r1, r3]
 800546c:	f003 031f 	and.w	r3, r3, #31
 8005470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005474:	4618      	mov	r0, r3
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40021000 	.word	0x40021000
 800547c:	080120e4 	.word	0x080120e4

08005480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005484:	f7ff ffda 	bl	800543c <HAL_RCC_GetHCLKFreq>
 8005488:	4602      	mov	r2, r0
 800548a:	4b06      	ldr	r3, [pc, #24]	@ (80054a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	0adb      	lsrs	r3, r3, #11
 8005490:	f003 0307 	and.w	r3, r3, #7
 8005494:	4904      	ldr	r1, [pc, #16]	@ (80054a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005496:	5ccb      	ldrb	r3, [r1, r3]
 8005498:	f003 031f 	and.w	r3, r3, #31
 800549c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40021000 	.word	0x40021000
 80054a8:	080120e4 	.word	0x080120e4

080054ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054b4:	2300      	movs	r3, #0
 80054b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d003      	beq.n	80054cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054c4:	f7ff f9b6 	bl	8004834 <HAL_PWREx_GetVoltageRange>
 80054c8:	6178      	str	r0, [r7, #20]
 80054ca:	e014      	b.n	80054f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054cc:	4b25      	ldr	r3, [pc, #148]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d0:	4a24      	ldr	r2, [pc, #144]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80054d8:	4b22      	ldr	r3, [pc, #136]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e0:	60fb      	str	r3, [r7, #12]
 80054e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054e4:	f7ff f9a6 	bl	8004834 <HAL_PWREx_GetVoltageRange>
 80054e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054fc:	d10b      	bne.n	8005516 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b80      	cmp	r3, #128	@ 0x80
 8005502:	d919      	bls.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2ba0      	cmp	r3, #160	@ 0xa0
 8005508:	d902      	bls.n	8005510 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800550a:	2302      	movs	r3, #2
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	e013      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005510:	2301      	movs	r3, #1
 8005512:	613b      	str	r3, [r7, #16]
 8005514:	e010      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b80      	cmp	r3, #128	@ 0x80
 800551a:	d902      	bls.n	8005522 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800551c:	2303      	movs	r3, #3
 800551e:	613b      	str	r3, [r7, #16]
 8005520:	e00a      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b80      	cmp	r3, #128	@ 0x80
 8005526:	d102      	bne.n	800552e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005528:	2302      	movs	r3, #2
 800552a:	613b      	str	r3, [r7, #16]
 800552c:	e004      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b70      	cmp	r3, #112	@ 0x70
 8005532:	d101      	bne.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005534:	2301      	movs	r3, #1
 8005536:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005538:	4b0b      	ldr	r3, [pc, #44]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f023 0207 	bic.w	r2, r3, #7
 8005540:	4909      	ldr	r1, [pc, #36]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4313      	orrs	r3, r2
 8005546:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005548:	4b07      	ldr	r3, [pc, #28]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	429a      	cmp	r2, r3
 8005554:	d001      	beq.n	800555a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e000      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40021000 	.word	0x40021000
 8005568:	40022000 	.word	0x40022000

0800556c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005574:	2300      	movs	r3, #0
 8005576:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005578:	2300      	movs	r3, #0
 800557a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005584:	2b00      	cmp	r3, #0
 8005586:	d031      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005590:	d01a      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005592:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005596:	d814      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005598:	2b00      	cmp	r3, #0
 800559a:	d009      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800559c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055a0:	d10f      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80055a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	4a5c      	ldr	r2, [pc, #368]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055ae:	e00c      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	3304      	adds	r3, #4
 80055b4:	2100      	movs	r1, #0
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fa22 	bl	8005a00 <RCCEx_PLLSAI1_Config>
 80055bc:	4603      	mov	r3, r0
 80055be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055c0:	e003      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	74fb      	strb	r3, [r7, #19]
      break;
 80055c6:	e000      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80055c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ca:	7cfb      	ldrb	r3, [r7, #19]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10b      	bne.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055d0:	4b51      	ldr	r3, [pc, #324]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055de:	494e      	ldr	r1, [pc, #312]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80055e6:	e001      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e8:	7cfb      	ldrb	r3, [r7, #19]
 80055ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 809e 	beq.w	8005736 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055fa:	2300      	movs	r3, #0
 80055fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055fe:	4b46      	ldr	r3, [pc, #280]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800560a:	2301      	movs	r3, #1
 800560c:	e000      	b.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800560e:	2300      	movs	r3, #0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00d      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005614:	4b40      	ldr	r3, [pc, #256]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005618:	4a3f      	ldr	r2, [pc, #252]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800561a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800561e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005620:	4b3d      	ldr	r3, [pc, #244]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800562c:	2301      	movs	r3, #1
 800562e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005630:	4b3a      	ldr	r3, [pc, #232]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a39      	ldr	r2, [pc, #228]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800563a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800563c:	f7fe fb66 	bl	8003d0c <HAL_GetTick>
 8005640:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005642:	e009      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005644:	f7fe fb62 	bl	8003d0c <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d902      	bls.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	74fb      	strb	r3, [r7, #19]
        break;
 8005656:	e005      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005658:	4b30      	ldr	r3, [pc, #192]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005660:	2b00      	cmp	r3, #0
 8005662:	d0ef      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005664:	7cfb      	ldrb	r3, [r7, #19]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d15a      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800566a:	4b2b      	ldr	r3, [pc, #172]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800566c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005674:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d01e      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	429a      	cmp	r2, r3
 8005684:	d019      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005686:	4b24      	ldr	r3, [pc, #144]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005688:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800568c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005690:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005692:	4b21      	ldr	r3, [pc, #132]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005698:	4a1f      	ldr	r2, [pc, #124]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800569a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800569e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056b2:	4a19      	ldr	r2, [pc, #100]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d016      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c4:	f7fe fb22 	bl	8003d0c <HAL_GetTick>
 80056c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ca:	e00b      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056cc:	f7fe fb1e 	bl	8003d0c <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056da:	4293      	cmp	r3, r2
 80056dc:	d902      	bls.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	74fb      	strb	r3, [r7, #19]
            break;
 80056e2:	e006      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d0ec      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80056f2:	7cfb      	ldrb	r3, [r7, #19]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10b      	bne.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f8:	4b07      	ldr	r3, [pc, #28]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005706:	4904      	ldr	r1, [pc, #16]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005708:	4313      	orrs	r3, r2
 800570a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800570e:	e009      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005710:	7cfb      	ldrb	r3, [r7, #19]
 8005712:	74bb      	strb	r3, [r7, #18]
 8005714:	e006      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005716:	bf00      	nop
 8005718:	40021000 	.word	0x40021000
 800571c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005720:	7cfb      	ldrb	r3, [r7, #19]
 8005722:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005724:	7c7b      	ldrb	r3, [r7, #17]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d105      	bne.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800572a:	4b8d      	ldr	r3, [pc, #564]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800572c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572e:	4a8c      	ldr	r2, [pc, #560]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005730:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005734:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00a      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005742:	4b87      	ldr	r3, [pc, #540]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005748:	f023 0203 	bic.w	r2, r3, #3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	4983      	ldr	r1, [pc, #524]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005752:	4313      	orrs	r3, r2
 8005754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00a      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005764:	4b7e      	ldr	r3, [pc, #504]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800576a:	f023 020c 	bic.w	r2, r3, #12
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005772:	497b      	ldr	r1, [pc, #492]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005774:	4313      	orrs	r3, r2
 8005776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0304 	and.w	r3, r3, #4
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00a      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005786:	4b76      	ldr	r3, [pc, #472]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800578c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005794:	4972      	ldr	r1, [pc, #456]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0320 	and.w	r3, r3, #32
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057a8:	4b6d      	ldr	r3, [pc, #436]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	496a      	ldr	r1, [pc, #424]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00a      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057ca:	4b65      	ldr	r3, [pc, #404]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d8:	4961      	ldr	r1, [pc, #388]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057ec:	4b5c      	ldr	r3, [pc, #368]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	4959      	ldr	r1, [pc, #356]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800580e:	4b54      	ldr	r3, [pc, #336]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005814:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800581c:	4950      	ldr	r1, [pc, #320]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005830:	4b4b      	ldr	r3, [pc, #300]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005836:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583e:	4948      	ldr	r1, [pc, #288]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005852:	4b43      	ldr	r3, [pc, #268]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005858:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005860:	493f      	ldr	r1, [pc, #252]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005862:	4313      	orrs	r3, r2
 8005864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d028      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005874:	4b3a      	ldr	r3, [pc, #232]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005882:	4937      	ldr	r1, [pc, #220]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800588e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005892:	d106      	bne.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005894:	4b32      	ldr	r3, [pc, #200]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	4a31      	ldr	r2, [pc, #196]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800589a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800589e:	60d3      	str	r3, [r2, #12]
 80058a0:	e011      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058aa:	d10c      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3304      	adds	r3, #4
 80058b0:	2101      	movs	r1, #1
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 f8a4 	bl	8005a00 <RCCEx_PLLSAI1_Config>
 80058b8:	4603      	mov	r3, r0
 80058ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058bc:	7cfb      	ldrb	r3, [r7, #19]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80058c2:	7cfb      	ldrb	r3, [r7, #19]
 80058c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d028      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058d2:	4b23      	ldr	r3, [pc, #140]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058e0:	491f      	ldr	r1, [pc, #124]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058f0:	d106      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	4a1a      	ldr	r2, [pc, #104]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80058f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058fc:	60d3      	str	r3, [r2, #12]
 80058fe:	e011      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005904:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005908:	d10c      	bne.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	3304      	adds	r3, #4
 800590e:	2101      	movs	r1, #1
 8005910:	4618      	mov	r0, r3
 8005912:	f000 f875 	bl	8005a00 <RCCEx_PLLSAI1_Config>
 8005916:	4603      	mov	r3, r0
 8005918:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800591a:	7cfb      	ldrb	r3, [r7, #19]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d001      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005920:	7cfb      	ldrb	r3, [r7, #19]
 8005922:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d02b      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005930:	4b0b      	ldr	r3, [pc, #44]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005936:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800593e:	4908      	ldr	r1, [pc, #32]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005940:	4313      	orrs	r3, r2
 8005942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800594a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800594e:	d109      	bne.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005950:	4b03      	ldr	r3, [pc, #12]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	4a02      	ldr	r2, [pc, #8]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005956:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800595a:	60d3      	str	r3, [r2, #12]
 800595c:	e014      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005968:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800596c:	d10c      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3304      	adds	r3, #4
 8005972:	2101      	movs	r1, #1
 8005974:	4618      	mov	r0, r3
 8005976:	f000 f843 	bl	8005a00 <RCCEx_PLLSAI1_Config>
 800597a:	4603      	mov	r3, r0
 800597c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800597e:	7cfb      	ldrb	r3, [r7, #19]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d001      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005984:	7cfb      	ldrb	r3, [r7, #19]
 8005986:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01c      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005994:	4b19      	ldr	r3, [pc, #100]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a2:	4916      	ldr	r1, [pc, #88]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059b2:	d10c      	bne.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3304      	adds	r3, #4
 80059b8:	2102      	movs	r1, #2
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 f820 	bl	8005a00 <RCCEx_PLLSAI1_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d001      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
 80059cc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059da:	4b08      	ldr	r3, [pc, #32]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e8:	4904      	ldr	r1, [pc, #16]	@ (80059fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80059f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	40021000 	.word	0x40021000

08005a00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a0e:	4b74      	ldr	r3, [pc, #464]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	f003 0303 	and.w	r3, r3, #3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d018      	beq.n	8005a4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a1a:	4b71      	ldr	r3, [pc, #452]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	f003 0203 	and.w	r2, r3, #3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d10d      	bne.n	8005a46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
       ||
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d009      	beq.n	8005a46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a32:	4b6b      	ldr	r3, [pc, #428]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	091b      	lsrs	r3, r3, #4
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
       ||
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d047      	beq.n	8005ad6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	73fb      	strb	r3, [r7, #15]
 8005a4a:	e044      	b.n	8005ad6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b03      	cmp	r3, #3
 8005a52:	d018      	beq.n	8005a86 <RCCEx_PLLSAI1_Config+0x86>
 8005a54:	2b03      	cmp	r3, #3
 8005a56:	d825      	bhi.n	8005aa4 <RCCEx_PLLSAI1_Config+0xa4>
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d002      	beq.n	8005a62 <RCCEx_PLLSAI1_Config+0x62>
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d009      	beq.n	8005a74 <RCCEx_PLLSAI1_Config+0x74>
 8005a60:	e020      	b.n	8005aa4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a62:	4b5f      	ldr	r3, [pc, #380]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d11d      	bne.n	8005aaa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a72:	e01a      	b.n	8005aaa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a74:	4b5a      	ldr	r3, [pc, #360]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d116      	bne.n	8005aae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a84:	e013      	b.n	8005aae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a86:	4b56      	ldr	r3, [pc, #344]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10f      	bne.n	8005ab2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a92:	4b53      	ldr	r3, [pc, #332]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d109      	bne.n	8005ab2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005aa2:	e006      	b.n	8005ab2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa8:	e004      	b.n	8005ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aaa:	bf00      	nop
 8005aac:	e002      	b.n	8005ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aae:	bf00      	nop
 8005ab0:	e000      	b.n	8005ab4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ab2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10d      	bne.n	8005ad6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005aba:	4b49      	ldr	r3, [pc, #292]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	011b      	lsls	r3, r3, #4
 8005ace:	430b      	orrs	r3, r1
 8005ad0:	4943      	ldr	r1, [pc, #268]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ad6:	7bfb      	ldrb	r3, [r7, #15]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d17c      	bne.n	8005bd6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005adc:	4b40      	ldr	r3, [pc, #256]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a3f      	ldr	r2, [pc, #252]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ae8:	f7fe f910 	bl	8003d0c <HAL_GetTick>
 8005aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005aee:	e009      	b.n	8005b04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005af0:	f7fe f90c 	bl	8003d0c <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d902      	bls.n	8005b04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	73fb      	strb	r3, [r7, #15]
        break;
 8005b02:	e005      	b.n	8005b10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b04:	4b36      	ldr	r3, [pc, #216]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1ef      	bne.n	8005af0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d15f      	bne.n	8005bd6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d110      	bne.n	8005b3e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b1c:	4b30      	ldr	r3, [pc, #192]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005b24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	6892      	ldr	r2, [r2, #8]
 8005b2c:	0211      	lsls	r1, r2, #8
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	68d2      	ldr	r2, [r2, #12]
 8005b32:	06d2      	lsls	r2, r2, #27
 8005b34:	430a      	orrs	r2, r1
 8005b36:	492a      	ldr	r1, [pc, #168]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	610b      	str	r3, [r1, #16]
 8005b3c:	e027      	b.n	8005b8e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d112      	bne.n	8005b6a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b44:	4b26      	ldr	r3, [pc, #152]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005b4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6892      	ldr	r2, [r2, #8]
 8005b54:	0211      	lsls	r1, r2, #8
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	6912      	ldr	r2, [r2, #16]
 8005b5a:	0852      	lsrs	r2, r2, #1
 8005b5c:	3a01      	subs	r2, #1
 8005b5e:	0552      	lsls	r2, r2, #21
 8005b60:	430a      	orrs	r2, r1
 8005b62:	491f      	ldr	r1, [pc, #124]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	610b      	str	r3, [r1, #16]
 8005b68:	e011      	b.n	8005b8e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b72:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	6892      	ldr	r2, [r2, #8]
 8005b7a:	0211      	lsls	r1, r2, #8
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6952      	ldr	r2, [r2, #20]
 8005b80:	0852      	lsrs	r2, r2, #1
 8005b82:	3a01      	subs	r2, #1
 8005b84:	0652      	lsls	r2, r2, #25
 8005b86:	430a      	orrs	r2, r1
 8005b88:	4915      	ldr	r1, [pc, #84]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b8e:	4b14      	ldr	r3, [pc, #80]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a13      	ldr	r2, [pc, #76]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b98:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b9a:	f7fe f8b7 	bl	8003d0c <HAL_GetTick>
 8005b9e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ba0:	e009      	b.n	8005bb6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ba2:	f7fe f8b3 	bl	8003d0c <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d902      	bls.n	8005bb6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	73fb      	strb	r3, [r7, #15]
          break;
 8005bb4:	e005      	b.n	8005bc2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d0ef      	beq.n	8005ba2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d106      	bne.n	8005bd6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bc8:	4b05      	ldr	r3, [pc, #20]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bca:	691a      	ldr	r2, [r3, #16]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	4903      	ldr	r1, [pc, #12]	@ (8005be0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40021000 	.word	0x40021000

08005be4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e095      	b.n	8005d22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d108      	bne.n	8005c10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c06:	d009      	beq.n	8005c1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	61da      	str	r2, [r3, #28]
 8005c0e:	e005      	b.n	8005c1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d106      	bne.n	8005c3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7fc fa34 	bl	80020a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c5c:	d902      	bls.n	8005c64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	e002      	b.n	8005c6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005c72:	d007      	beq.n	8005c84 <HAL_SPI_Init+0xa0>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c7c:	d002      	beq.n	8005c84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c94:	431a      	orrs	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	f003 0301 	and.w	r3, r3, #1
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc6:	ea42 0103 	orr.w	r1, r2, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	0c1b      	lsrs	r3, r3, #16
 8005ce0:	f003 0204 	and.w	r2, r3, #4
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	431a      	orrs	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cf2:	f003 0308 	and.w	r3, r3, #8
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005d00:	ea42 0103 	orr.w	r1, r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3710      	adds	r7, #16
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b08a      	sub	sp, #40	@ 0x28
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	60f8      	str	r0, [r7, #12]
 8005d32:	60b9      	str	r1, [r7, #8]
 8005d34:	607a      	str	r2, [r7, #4]
 8005d36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d3c:	f7fd ffe6 	bl	8003d0c <HAL_GetTick>
 8005d40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005d50:	887b      	ldrh	r3, [r7, #2]
 8005d52:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005d54:	887b      	ldrh	r3, [r7, #2]
 8005d56:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d58:	7ffb      	ldrb	r3, [r7, #31]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d00c      	beq.n	8005d78 <HAL_SPI_TransmitReceive+0x4e>
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d64:	d106      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d102      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x4a>
 8005d6e:	7ffb      	ldrb	r3, [r7, #31]
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d001      	beq.n	8005d78 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005d74:	2302      	movs	r3, #2
 8005d76:	e1f3      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d005      	beq.n	8005d8a <HAL_SPI_TransmitReceive+0x60>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d002      	beq.n	8005d8a <HAL_SPI_TransmitReceive+0x60>
 8005d84:	887b      	ldrh	r3, [r7, #2]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e1e8      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d101      	bne.n	8005d9c <HAL_SPI_TransmitReceive+0x72>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	e1e1      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d003      	beq.n	8005db8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2205      	movs	r2, #5
 8005db4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	887a      	ldrh	r2, [r7, #2]
 8005dc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	887a      	ldrh	r2, [r7, #2]
 8005dd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	887a      	ldrh	r2, [r7, #2]
 8005dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	887a      	ldrh	r2, [r7, #2]
 8005de4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005dfa:	d802      	bhi.n	8005e02 <HAL_SPI_TransmitReceive+0xd8>
 8005dfc:	8abb      	ldrh	r3, [r7, #20]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d908      	bls.n	8005e14 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e10:	605a      	str	r2, [r3, #4]
 8005e12:	e007      	b.n	8005e24 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e2e:	2b40      	cmp	r3, #64	@ 0x40
 8005e30:	d007      	beq.n	8005e42 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e4a:	f240 8083 	bls.w	8005f54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <HAL_SPI_TransmitReceive+0x132>
 8005e56:	8afb      	ldrh	r3, [r7, #22]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d16f      	bne.n	8005f3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e60:	881a      	ldrh	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6c:	1c9a      	adds	r2, r3, #2
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e80:	e05c      	b.n	8005f3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f003 0302 	and.w	r3, r3, #2
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d11b      	bne.n	8005ec8 <HAL_SPI_TransmitReceive+0x19e>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d016      	beq.n	8005ec8 <HAL_SPI_TransmitReceive+0x19e>
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d113      	bne.n	8005ec8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea4:	881a      	ldrh	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb0:	1c9a      	adds	r2, r3, #2
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d11c      	bne.n	8005f10 <HAL_SPI_TransmitReceive+0x1e6>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d016      	beq.n	8005f10 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68da      	ldr	r2, [r3, #12]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eec:	b292      	uxth	r2, r2
 8005eee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef4:	1c9a      	adds	r2, r3, #2
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	3b01      	subs	r3, #1
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f10:	f7fd fefc 	bl	8003d0c <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d80d      	bhi.n	8005f3c <HAL_SPI_TransmitReceive+0x212>
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f26:	d009      	beq.n	8005f3c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e111      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d19d      	bne.n	8005e82 <HAL_SPI_TransmitReceive+0x158>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d197      	bne.n	8005e82 <HAL_SPI_TransmitReceive+0x158>
 8005f52:	e0e5      	b.n	8006120 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x23a>
 8005f5c:	8afb      	ldrh	r3, [r7, #22]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	f040 80d1 	bne.w	8006106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d912      	bls.n	8005f94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f72:	881a      	ldrh	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7e:	1c9a      	adds	r2, r3, #2
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b02      	subs	r3, #2
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f92:	e0b8      	b.n	8006106 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	330c      	adds	r3, #12
 8005f9e:	7812      	ldrb	r2, [r2, #0]
 8005fa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa6:	1c5a      	adds	r2, r3, #1
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fba:	e0a4      	b.n	8006106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d134      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x30a>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d02f      	beq.n	8006034 <HAL_SPI_TransmitReceive+0x30a>
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d12c      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d912      	bls.n	800600a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe8:	881a      	ldrh	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff4:	1c9a      	adds	r2, r3, #2
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	3b02      	subs	r3, #2
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006008:	e012      	b.n	8006030 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	7812      	ldrb	r2, [r2, #0]
 8006016:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006026:	b29b      	uxth	r3, r3
 8006028:	3b01      	subs	r3, #1
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b01      	cmp	r3, #1
 8006040:	d148      	bne.n	80060d4 <HAL_SPI_TransmitReceive+0x3aa>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006048:	b29b      	uxth	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d042      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006054:	b29b      	uxth	r3, r3
 8006056:	2b01      	cmp	r3, #1
 8006058:	d923      	bls.n	80060a2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68da      	ldr	r2, [r3, #12]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006064:	b292      	uxth	r2, r2
 8006066:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606c:	1c9a      	adds	r2, r3, #2
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006078:	b29b      	uxth	r3, r3
 800607a:	3b02      	subs	r3, #2
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800608a:	b29b      	uxth	r3, r3
 800608c:	2b01      	cmp	r3, #1
 800608e:	d81f      	bhi.n	80060d0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800609e:	605a      	str	r2, [r3, #4]
 80060a0:	e016      	b.n	80060d0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f103 020c 	add.w	r2, r3, #12
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	7812      	ldrb	r2, [r2, #0]
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060d0:	2301      	movs	r3, #1
 80060d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060d4:	f7fd fe1a 	bl	8003d0c <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d803      	bhi.n	80060ec <HAL_SPI_TransmitReceive+0x3c2>
 80060e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ea:	d102      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x3c8>
 80060ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d109      	bne.n	8006106 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e02c      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800610a:	b29b      	uxth	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	f47f af55 	bne.w	8005fbc <HAL_SPI_TransmitReceive+0x292>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006118:	b29b      	uxth	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	f47f af4e 	bne.w	8005fbc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006120:	6a3a      	ldr	r2, [r7, #32]
 8006122:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fa5d 	bl	80065e4 <SPI_EndRxTxTransaction>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d008      	beq.n	8006142 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2220      	movs	r2, #32
 8006134:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e00e      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e000      	b.n	8006160 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800615e:	2300      	movs	r3, #0
  }
}
 8006160:	4618      	mov	r0, r3
 8006162:	3728      	adds	r7, #40	@ 0x28
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	099b      	lsrs	r3, r3, #6
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d10f      	bne.n	80061ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	099b      	lsrs	r3, r3, #6
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d004      	beq.n	80061ac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	4798      	blx	r3
    return;
 80061aa:	e0d7      	b.n	800635c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	085b      	lsrs	r3, r3, #1
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <HAL_SPI_IRQHandler+0x66>
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	09db      	lsrs	r3, r3, #7
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d004      	beq.n	80061ce <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	4798      	blx	r3
    return;
 80061cc:	e0c6      	b.n	800635c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	095b      	lsrs	r3, r3, #5
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10c      	bne.n	80061f4 <HAL_SPI_IRQHandler+0x8c>
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	099b      	lsrs	r3, r3, #6
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d106      	bne.n	80061f4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	0a1b      	lsrs	r3, r3, #8
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 80b4 	beq.w	800635c <HAL_SPI_IRQHandler+0x1f4>
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 80ad 	beq.w	800635c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	099b      	lsrs	r3, r3, #6
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d023      	beq.n	8006256 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b03      	cmp	r3, #3
 8006218:	d011      	beq.n	800623e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800621e:	f043 0204 	orr.w	r2, r3, #4
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006226:	2300      	movs	r3, #0
 8006228:	617b      	str	r3, [r7, #20]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	617b      	str	r3, [r7, #20]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	e00b      	b.n	8006256 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800623e:	2300      	movs	r3, #0
 8006240:	613b      	str	r3, [r7, #16]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	613b      	str	r3, [r7, #16]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	613b      	str	r3, [r7, #16]
 8006252:	693b      	ldr	r3, [r7, #16]
        return;
 8006254:	e082      	b.n	800635c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d014      	beq.n	800628c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006266:	f043 0201 	orr.w	r2, r3, #1
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	0a1b      	lsrs	r3, r3, #8
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00c      	beq.n	80062b2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629c:	f043 0208 	orr.w	r2, r3, #8
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80062a4:	2300      	movs	r3, #0
 80062a6:	60bb      	str	r3, [r7, #8]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	60bb      	str	r3, [r7, #8]
 80062b0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d04f      	beq.n	800635a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80062c8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	f003 0302 	and.w	r3, r3, #2
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d104      	bne.n	80062e6 <HAL_SPI_IRQHandler+0x17e>
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d034      	beq.n	8006350 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f022 0203 	bic.w	r2, r2, #3
 80062f4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d011      	beq.n	8006322 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006302:	4a18      	ldr	r2, [pc, #96]	@ (8006364 <HAL_SPI_IRQHandler+0x1fc>)
 8006304:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630a:	4618      	mov	r0, r3
 800630c:	f7fd ffa2 	bl	8004254 <HAL_DMA_Abort_IT>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d005      	beq.n	8006322 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800631a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	2b00      	cmp	r3, #0
 8006328:	d016      	beq.n	8006358 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632e:	4a0d      	ldr	r2, [pc, #52]	@ (8006364 <HAL_SPI_IRQHandler+0x1fc>)
 8006330:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006336:	4618      	mov	r0, r3
 8006338:	f7fd ff8c 	bl	8004254 <HAL_DMA_Abort_IT>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006346:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800634e:	e003      	b.n	8006358 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f000 f809 	bl	8006368 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006356:	e000      	b.n	800635a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006358:	bf00      	nop
    return;
 800635a:	bf00      	nop
  }
}
 800635c:	3720      	adds	r7, #32
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	0800637d 	.word	0x0800637d

08006368 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006388:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f7ff ffe5 	bl	8006368 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800639e:	bf00      	nop
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
	...

080063a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b088      	sub	sp, #32
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	603b      	str	r3, [r7, #0]
 80063b4:	4613      	mov	r3, r2
 80063b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80063b8:	f7fd fca8 	bl	8003d0c <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c0:	1a9b      	subs	r3, r3, r2
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	4413      	add	r3, r2
 80063c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80063c8:	f7fd fca0 	bl	8003d0c <HAL_GetTick>
 80063cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80063ce:	4b39      	ldr	r3, [pc, #228]	@ (80064b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	015b      	lsls	r3, r3, #5
 80063d4:	0d1b      	lsrs	r3, r3, #20
 80063d6:	69fa      	ldr	r2, [r7, #28]
 80063d8:	fb02 f303 	mul.w	r3, r2, r3
 80063dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063de:	e054      	b.n	800648a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e6:	d050      	beq.n	800648a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063e8:	f7fd fc90 	bl	8003d0c <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	69fa      	ldr	r2, [r7, #28]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d902      	bls.n	80063fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d13d      	bne.n	800647a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800640c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006416:	d111      	bne.n	800643c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006420:	d004      	beq.n	800642c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800642a:	d107      	bne.n	800643c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800643a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006440:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006444:	d10f      	bne.n	8006466 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006454:	601a      	str	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006464:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e017      	b.n	80064aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006480:	2300      	movs	r3, #0
 8006482:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	3b01      	subs	r3, #1
 8006488:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689a      	ldr	r2, [r3, #8]
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	4013      	ands	r3, r2
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	429a      	cmp	r2, r3
 8006498:	bf0c      	ite	eq
 800649a:	2301      	moveq	r3, #1
 800649c:	2300      	movne	r3, #0
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	461a      	mov	r2, r3
 80064a2:	79fb      	ldrb	r3, [r7, #7]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d19b      	bne.n	80063e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3720      	adds	r7, #32
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	2000000c 	.word	0x2000000c

080064b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b08a      	sub	sp, #40	@ 0x28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
 80064c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80064c6:	2300      	movs	r3, #0
 80064c8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80064ca:	f7fd fc1f 	bl	8003d0c <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d2:	1a9b      	subs	r3, r3, r2
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	4413      	add	r3, r2
 80064d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80064da:	f7fd fc17 	bl	8003d0c <HAL_GetTick>
 80064de:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	330c      	adds	r3, #12
 80064e6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064e8:	4b3d      	ldr	r3, [pc, #244]	@ (80065e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	4613      	mov	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	00da      	lsls	r2, r3, #3
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	0d1b      	lsrs	r3, r3, #20
 80064f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064fa:	fb02 f303 	mul.w	r3, r2, r3
 80064fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006500:	e060      	b.n	80065c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006508:	d107      	bne.n	800651a <SPI_WaitFifoStateUntilTimeout+0x62>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d104      	bne.n	800651a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	b2db      	uxtb	r3, r3
 8006516:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006518:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006520:	d050      	beq.n	80065c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006522:	f7fd fbf3 	bl	8003d0c <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800652e:	429a      	cmp	r2, r3
 8006530:	d902      	bls.n	8006538 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006534:	2b00      	cmp	r3, #0
 8006536:	d13d      	bne.n	80065b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006546:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006550:	d111      	bne.n	8006576 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800655a:	d004      	beq.n	8006566 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006564:	d107      	bne.n	8006576 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006574:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657e:	d10f      	bne.n	80065a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800658e:	601a      	str	r2, [r3, #0]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800659e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e010      	b.n	80065d6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	4013      	ands	r3, r2
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d196      	bne.n	8006502 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3728      	adds	r7, #40	@ 0x28
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	2000000c 	.word	0x2000000c

080065e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	9300      	str	r3, [sp, #0]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f7ff ff5b 	bl	80064b8 <SPI_WaitFifoStateUntilTimeout>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d007      	beq.n	8006618 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800660c:	f043 0220 	orr.w	r2, r3, #32
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e027      	b.n	8006668 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2200      	movs	r2, #0
 8006620:	2180      	movs	r1, #128	@ 0x80
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f7ff fec0 	bl	80063a8 <SPI_WaitFlagStateUntilTimeout>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d007      	beq.n	800663e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006632:	f043 0220 	orr.w	r2, r3, #32
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e014      	b.n	8006668 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	2200      	movs	r2, #0
 8006646:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f7ff ff34 	bl	80064b8 <SPI_WaitFifoStateUntilTimeout>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800665a:	f043 0220 	orr.w	r2, r3, #32
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e000      	b.n	8006668 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d101      	bne.n	8006682 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e049      	b.n	8006716 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d106      	bne.n	800669c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f7fc f8e8 	bl	800286c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2202      	movs	r2, #2
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f000 fa82 	bl	8006bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b01      	cmp	r3, #1
 8006732:	d001      	beq.n	8006738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e03b      	b.n	80067b0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a19      	ldr	r2, [pc, #100]	@ (80067bc <HAL_TIM_Base_Start_IT+0x9c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x4e>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006762:	d004      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x4e>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a15      	ldr	r2, [pc, #84]	@ (80067c0 <HAL_TIM_Base_Start_IT+0xa0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d115      	bne.n	800679a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	4b13      	ldr	r3, [pc, #76]	@ (80067c4 <HAL_TIM_Base_Start_IT+0xa4>)
 8006776:	4013      	ands	r3, r2
 8006778:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2b06      	cmp	r3, #6
 800677e:	d015      	beq.n	80067ac <HAL_TIM_Base_Start_IT+0x8c>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006786:	d011      	beq.n	80067ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	e008      	b.n	80067ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0201 	orr.w	r2, r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	e000      	b.n	80067ae <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	40012c00 	.word	0x40012c00
 80067c0:	40014000 	.word	0x40014000
 80067c4:	00010007 	.word	0x00010007

080067c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d020      	beq.n	800682c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f003 0302 	and.w	r3, r3, #2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d01b      	beq.n	800682c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f06f 0202 	mvn.w	r2, #2
 80067fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	f003 0303 	and.w	r3, r3, #3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f9b2 	bl	8006b7c <HAL_TIM_IC_CaptureCallback>
 8006818:	e005      	b.n	8006826 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f9a4 	bl	8006b68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f9b5 	bl	8006b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d020      	beq.n	8006878 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01b      	beq.n	8006878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0204 	mvn.w	r2, #4
 8006848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2202      	movs	r2, #2
 800684e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f98c 	bl	8006b7c <HAL_TIM_IC_CaptureCallback>
 8006864:	e005      	b.n	8006872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f97e 	bl	8006b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f98f 	bl	8006b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	2b00      	cmp	r3, #0
 8006880:	d020      	beq.n	80068c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f003 0308 	and.w	r3, r3, #8
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01b      	beq.n	80068c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f06f 0208 	mvn.w	r2, #8
 8006894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2204      	movs	r2, #4
 800689a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	69db      	ldr	r3, [r3, #28]
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 f966 	bl	8006b7c <HAL_TIM_IC_CaptureCallback>
 80068b0:	e005      	b.n	80068be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f958 	bl	8006b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 f969 	bl	8006b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	f003 0310 	and.w	r3, r3, #16
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d020      	beq.n	8006910 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f003 0310 	and.w	r3, r3, #16
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d01b      	beq.n	8006910 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f06f 0210 	mvn.w	r2, #16
 80068e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2208      	movs	r2, #8
 80068e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f940 	bl	8006b7c <HAL_TIM_IC_CaptureCallback>
 80068fc:	e005      	b.n	800690a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f932 	bl	8006b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f943 	bl	8006b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00c      	beq.n	8006934 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	d007      	beq.n	8006934 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0201 	mvn.w	r2, #1
 800692c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7fc fe98 	bl	8003664 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800693a:	2b00      	cmp	r3, #0
 800693c:	d104      	bne.n	8006948 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00c      	beq.n	8006962 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800694e:	2b00      	cmp	r3, #0
 8006950:	d007      	beq.n	8006962 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800695a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 faa5 	bl	8006eac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00c      	beq.n	8006986 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006972:	2b00      	cmp	r3, #0
 8006974:	d007      	beq.n	8006986 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800697e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 fa9d 	bl	8006ec0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00c      	beq.n	80069aa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d007      	beq.n	80069aa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f8fd 	bl	8006ba4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00c      	beq.n	80069ce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f003 0320 	and.w	r3, r3, #32
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d007      	beq.n	80069ce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f06f 0220 	mvn.w	r2, #32
 80069c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fa65 	bl	8006e98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069ce:	bf00      	nop
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b084      	sub	sp, #16
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_TIM_ConfigClockSource+0x1c>
 80069ee:	2302      	movs	r3, #2
 80069f0:	e0b6      	b.n	8006b60 <HAL_TIM_ConfigClockSource+0x18a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2202      	movs	r2, #2
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a10:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a14:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a1c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a2e:	d03e      	beq.n	8006aae <HAL_TIM_ConfigClockSource+0xd8>
 8006a30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a34:	f200 8087 	bhi.w	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a3c:	f000 8086 	beq.w	8006b4c <HAL_TIM_ConfigClockSource+0x176>
 8006a40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a44:	d87f      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a46:	2b70      	cmp	r3, #112	@ 0x70
 8006a48:	d01a      	beq.n	8006a80 <HAL_TIM_ConfigClockSource+0xaa>
 8006a4a:	2b70      	cmp	r3, #112	@ 0x70
 8006a4c:	d87b      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a4e:	2b60      	cmp	r3, #96	@ 0x60
 8006a50:	d050      	beq.n	8006af4 <HAL_TIM_ConfigClockSource+0x11e>
 8006a52:	2b60      	cmp	r3, #96	@ 0x60
 8006a54:	d877      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a56:	2b50      	cmp	r3, #80	@ 0x50
 8006a58:	d03c      	beq.n	8006ad4 <HAL_TIM_ConfigClockSource+0xfe>
 8006a5a:	2b50      	cmp	r3, #80	@ 0x50
 8006a5c:	d873      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a5e:	2b40      	cmp	r3, #64	@ 0x40
 8006a60:	d058      	beq.n	8006b14 <HAL_TIM_ConfigClockSource+0x13e>
 8006a62:	2b40      	cmp	r3, #64	@ 0x40
 8006a64:	d86f      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a66:	2b30      	cmp	r3, #48	@ 0x30
 8006a68:	d064      	beq.n	8006b34 <HAL_TIM_ConfigClockSource+0x15e>
 8006a6a:	2b30      	cmp	r3, #48	@ 0x30
 8006a6c:	d86b      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a6e:	2b20      	cmp	r3, #32
 8006a70:	d060      	beq.n	8006b34 <HAL_TIM_ConfigClockSource+0x15e>
 8006a72:	2b20      	cmp	r3, #32
 8006a74:	d867      	bhi.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d05c      	beq.n	8006b34 <HAL_TIM_ConfigClockSource+0x15e>
 8006a7a:	2b10      	cmp	r3, #16
 8006a7c:	d05a      	beq.n	8006b34 <HAL_TIM_ConfigClockSource+0x15e>
 8006a7e:	e062      	b.n	8006b46 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a90:	f000 f97c 	bl	8006d8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006aa2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	609a      	str	r2, [r3, #8]
      break;
 8006aac:	e04f      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006abe:	f000 f965 	bl	8006d8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ad0:	609a      	str	r2, [r3, #8]
      break;
 8006ad2:	e03c      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	f000 f8d9 	bl	8006c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2150      	movs	r1, #80	@ 0x50
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 f932 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006af2:	e02c      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b00:	461a      	mov	r2, r3
 8006b02:	f000 f8f8 	bl	8006cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2160      	movs	r1, #96	@ 0x60
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 f922 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b12:	e01c      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b20:	461a      	mov	r2, r3
 8006b22:	f000 f8b9 	bl	8006c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2140      	movs	r1, #64	@ 0x40
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 f912 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b32:	e00c      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	4610      	mov	r0, r2
 8006b40:	f000 f909 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b44:	e003      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	73fb      	strb	r3, [r7, #15]
      break;
 8006b4a:	e000      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006b4c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3710      	adds	r7, #16
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a30      	ldr	r2, [pc, #192]	@ (8006c8c <TIM_Base_SetConfig+0xd4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d003      	beq.n	8006bd8 <TIM_Base_SetConfig+0x20>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd6:	d108      	bne.n	8006bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	68fa      	ldr	r2, [r7, #12]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a27      	ldr	r2, [pc, #156]	@ (8006c8c <TIM_Base_SetConfig+0xd4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00b      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bf8:	d007      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a24      	ldr	r2, [pc, #144]	@ (8006c90 <TIM_Base_SetConfig+0xd8>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d003      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a23      	ldr	r2, [pc, #140]	@ (8006c94 <TIM_Base_SetConfig+0xdc>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d108      	bne.n	8006c1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a12      	ldr	r2, [pc, #72]	@ (8006c8c <TIM_Base_SetConfig+0xd4>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d007      	beq.n	8006c58 <TIM_Base_SetConfig+0xa0>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a11      	ldr	r2, [pc, #68]	@ (8006c90 <TIM_Base_SetConfig+0xd8>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d003      	beq.n	8006c58 <TIM_Base_SetConfig+0xa0>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a10      	ldr	r2, [pc, #64]	@ (8006c94 <TIM_Base_SetConfig+0xdc>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d103      	bne.n	8006c60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	691a      	ldr	r2, [r3, #16]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d105      	bne.n	8006c7e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	f023 0201 	bic.w	r2, r3, #1
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	611a      	str	r2, [r3, #16]
  }
}
 8006c7e:	bf00      	nop
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	40012c00 	.word	0x40012c00
 8006c90:	40014000 	.word	0x40014000
 8006c94:	40014400 	.word	0x40014400

08006c98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	f023 0201 	bic.w	r2, r3, #1
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f023 030a 	bic.w	r3, r3, #10
 8006cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	621a      	str	r2, [r3, #32]
}
 8006cea:	bf00      	nop
 8006cec:	371c      	adds	r7, #28
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b087      	sub	sp, #28
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	60f8      	str	r0, [r7, #12]
 8006cfe:	60b9      	str	r1, [r7, #8]
 8006d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	f023 0210 	bic.w	r2, r3, #16
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	031b      	lsls	r3, r3, #12
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	011b      	lsls	r3, r3, #4
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b085      	sub	sp, #20
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f043 0307 	orr.w	r3, r3, #7
 8006d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	609a      	str	r2, [r3, #8]
}
 8006d80:	bf00      	nop
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
 8006d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	021a      	lsls	r2, r3, #8
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	697a      	ldr	r2, [r7, #20]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	609a      	str	r2, [r3, #8]
}
 8006dc0:	bf00      	nop
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e04f      	b.n	8006e84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a21      	ldr	r2, [pc, #132]	@ (8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d108      	bne.n	8006e20 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006e14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a14      	ldr	r2, [pc, #80]	@ (8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d009      	beq.n	8006e58 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e4c:	d004      	beq.n	8006e58 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a10      	ldr	r2, [pc, #64]	@ (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d10c      	bne.n	8006e72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68ba      	ldr	r2, [r7, #8]
 8006e70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	40012c00 	.word	0x40012c00
 8006e94:	40014000 	.word	0x40014000

08006e98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ea0:	bf00      	nop
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ec8:	bf00      	nop
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e040      	b.n	8006f68 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d106      	bne.n	8006efc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7fb fd28 	bl	800294c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2224      	movs	r2, #36	@ 0x24
 8006f00:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f022 0201 	bic.w	r2, r2, #1
 8006f10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 ffc0 	bl	8007ea0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fd63 	bl	80079ec <UART_SetConfig>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e01b      	b.n	8006f68 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689a      	ldr	r2, [r3, #8]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f042 0201 	orr.w	r2, r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f001 f83f 	bl	8007fe4 <UART_CheckIdleState>
 8006f66:	4603      	mov	r3, r0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3708      	adds	r7, #8
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	@ 0x28
 8006f74:	af02      	add	r7, sp, #8
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	603b      	str	r3, [r7, #0]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f84:	2b20      	cmp	r3, #32
 8006f86:	d177      	bne.n	8007078 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d002      	beq.n	8006f94 <HAL_UART_Transmit+0x24>
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d101      	bne.n	8006f98 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e070      	b.n	800707a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2221      	movs	r2, #33	@ 0x21
 8006fa4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fa6:	f7fc feb1 	bl	8003d0c <HAL_GetTick>
 8006faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	88fa      	ldrh	r2, [r7, #6]
 8006fb0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	88fa      	ldrh	r2, [r7, #6]
 8006fb8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fc4:	d108      	bne.n	8006fd8 <HAL_UART_Transmit+0x68>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d104      	bne.n	8006fd8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	61bb      	str	r3, [r7, #24]
 8006fd6:	e003      	b.n	8006fe0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fe0:	e02f      	b.n	8007042 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2180      	movs	r1, #128	@ 0x80
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f001 f8a1 	bl	8008134 <UART_WaitOnFlagUntilTimeout>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d004      	beq.n	8007002 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e03b      	b.n	800707a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10b      	bne.n	8007020 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	881a      	ldrh	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007014:	b292      	uxth	r2, r2
 8007016:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	3302      	adds	r3, #2
 800701c:	61bb      	str	r3, [r7, #24]
 800701e:	e007      	b.n	8007030 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	781a      	ldrb	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	3301      	adds	r3, #1
 800702e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007036:	b29b      	uxth	r3, r3
 8007038:	3b01      	subs	r3, #1
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007048:	b29b      	uxth	r3, r3
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1c9      	bne.n	8006fe2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	2200      	movs	r2, #0
 8007056:	2140      	movs	r1, #64	@ 0x40
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	f001 f86b 	bl	8008134 <UART_WaitOnFlagUntilTimeout>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d004      	beq.n	800706e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2220      	movs	r2, #32
 8007068:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e005      	b.n	800707a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007074:	2300      	movs	r3, #0
 8007076:	e000      	b.n	800707a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007078:	2302      	movs	r3, #2
  }
}
 800707a:	4618      	mov	r0, r3
 800707c:	3720      	adds	r7, #32
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
	...

08007084 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08a      	sub	sp, #40	@ 0x28
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	4613      	mov	r3, r2
 8007090:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007096:	2b20      	cmp	r3, #32
 8007098:	d165      	bne.n	8007166 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <HAL_UART_Transmit_DMA+0x22>
 80070a0:	88fb      	ldrh	r3, [r7, #6]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d101      	bne.n	80070aa <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e05e      	b.n	8007168 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	88fa      	ldrh	r2, [r7, #6]
 80070b4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	88fa      	ldrh	r2, [r7, #6]
 80070bc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2221      	movs	r2, #33	@ 0x21
 80070cc:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d027      	beq.n	8007126 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070da:	4a25      	ldr	r2, [pc, #148]	@ (8007170 <HAL_UART_Transmit_DMA+0xec>)
 80070dc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e2:	4a24      	ldr	r2, [pc, #144]	@ (8007174 <HAL_UART_Transmit_DMA+0xf0>)
 80070e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ea:	4a23      	ldr	r2, [pc, #140]	@ (8007178 <HAL_UART_Transmit_DMA+0xf4>)
 80070ec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f2:	2200      	movs	r2, #0
 80070f4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070fe:	4619      	mov	r1, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	3328      	adds	r3, #40	@ 0x28
 8007106:	461a      	mov	r2, r3
 8007108:	88fb      	ldrh	r3, [r7, #6]
 800710a:	f7fd f805 	bl	8004118 <HAL_DMA_Start_IT>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d008      	beq.n	8007126 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2210      	movs	r2, #16
 8007118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2220      	movs	r2, #32
 8007120:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e020      	b.n	8007168 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2240      	movs	r2, #64	@ 0x40
 800712c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	613b      	str	r3, [r7, #16]
   return(result);
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3308      	adds	r3, #8
 800714c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800714e:	623a      	str	r2, [r7, #32]
 8007150:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	69f9      	ldr	r1, [r7, #28]
 8007154:	6a3a      	ldr	r2, [r7, #32]
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	61bb      	str	r3, [r7, #24]
   return(result);
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	e000      	b.n	8007168 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8007166:	2302      	movs	r3, #2
  }
}
 8007168:	4618      	mov	r0, r3
 800716a:	3728      	adds	r7, #40	@ 0x28
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	08008465 	.word	0x08008465
 8007174:	080084ff 	.word	0x080084ff
 8007178:	08008685 	.word	0x08008685

0800717c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b08a      	sub	sp, #40	@ 0x28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	4613      	mov	r3, r2
 8007188:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007190:	2b20      	cmp	r3, #32
 8007192:	d137      	bne.n	8007204 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <HAL_UART_Receive_DMA+0x24>
 800719a:	88fb      	ldrh	r3, [r7, #6]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d101      	bne.n	80071a4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e030      	b.n	8007206 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a18      	ldr	r2, [pc, #96]	@ (8007210 <HAL_UART_Receive_DMA+0x94>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d01f      	beq.n	80071f4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d018      	beq.n	80071f4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	e853 3f00 	ldrex	r3, [r3]
 80071ce:	613b      	str	r3, [r7, #16]
   return(result);
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80071d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e0:	623b      	str	r3, [r7, #32]
 80071e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e4:	69f9      	ldr	r1, [r7, #28]
 80071e6:	6a3a      	ldr	r2, [r7, #32]
 80071e8:	e841 2300 	strex	r3, r2, [r1]
 80071ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1e6      	bne.n	80071c2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80071f4:	88fb      	ldrh	r3, [r7, #6]
 80071f6:	461a      	mov	r2, r3
 80071f8:	68b9      	ldr	r1, [r7, #8]
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f001 f808 	bl	8008210 <UART_Start_Receive_DMA>
 8007200:	4603      	mov	r3, r0
 8007202:	e000      	b.n	8007206 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007204:	2302      	movs	r3, #2
  }
}
 8007206:	4618      	mov	r0, r3
 8007208:	3728      	adds	r7, #40	@ 0x28
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	40008000 	.word	0x40008000

08007214 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b09a      	sub	sp, #104	@ 0x68
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007222:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007224:	e853 3f00 	ldrex	r3, [r3]
 8007228:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800722a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800722c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007230:	667b      	str	r3, [r7, #100]	@ 0x64
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	461a      	mov	r2, r3
 8007238:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800723a:	657b      	str	r3, [r7, #84]	@ 0x54
 800723c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007240:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007242:	e841 2300 	strex	r3, r2, [r1]
 8007246:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1e6      	bne.n	800721c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	3308      	adds	r3, #8
 8007254:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007258:	e853 3f00 	ldrex	r3, [r3]
 800725c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	f023 0301 	bic.w	r3, r3, #1
 8007264:	663b      	str	r3, [r7, #96]	@ 0x60
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3308      	adds	r3, #8
 800726c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800726e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007274:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800727c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e5      	bne.n	800724e <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007286:	2b01      	cmp	r3, #1
 8007288:	d118      	bne.n	80072bc <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	e853 3f00 	ldrex	r3, [r3]
 8007296:	61fb      	str	r3, [r7, #28]
   return(result);
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	f023 0310 	bic.w	r3, r3, #16
 800729e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	461a      	mov	r2, r3
 80072a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072aa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072b0:	e841 2300 	strex	r3, r2, [r1]
 80072b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1e6      	bne.n	800728a <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c6:	2b40      	cmp	r3, #64	@ 0x40
 80072c8:	d137      	bne.n	800733a <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3308      	adds	r3, #8
 80072d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3308      	adds	r3, #8
 80072e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072ea:	61ba      	str	r2, [r7, #24]
 80072ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	6979      	ldr	r1, [r7, #20]
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	e841 2300 	strex	r3, r2, [r1]
 80072f6:	613b      	str	r3, [r7, #16]
   return(result);
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1e5      	bne.n	80072ca <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007302:	2b00      	cmp	r3, #0
 8007304:	d019      	beq.n	800733a <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800730a:	2200      	movs	r2, #0
 800730c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007312:	4618      	mov	r0, r3
 8007314:	f7fc ff60 	bl	80041d8 <HAL_DMA_Abort>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00d      	beq.n	800733a <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007322:	4618      	mov	r0, r3
 8007324:	f7fd f886 	bl	8004434 <HAL_DMA_GetError>
 8007328:	4603      	mov	r3, r0
 800732a:	2b20      	cmp	r3, #32
 800732c:	d105      	bne.n	800733a <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2210      	movs	r2, #16
 8007332:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007336:	2303      	movs	r3, #3
 8007338:	e019      	b.n	800736e <HAL_UART_AbortReceive+0x15a>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	220f      	movs	r2, #15
 8007348:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	8b1b      	ldrh	r3, [r3, #24]
 8007350:	b29a      	uxth	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f042 0208 	orr.w	r2, r2, #8
 800735a:	b292      	uxth	r2, r2
 800735c:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2220      	movs	r2, #32
 8007362:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3768      	adds	r7, #104	@ 0x68
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
	...

08007378 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b0ba      	sub	sp, #232	@ 0xe8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800739e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80073a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80073a6:	4013      	ands	r3, r2
 80073a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80073ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d115      	bne.n	80073e0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00f      	beq.n	80073e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c4:	f003 0320 	and.w	r3, r3, #32
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d009      	beq.n	80073e0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 82ca 	beq.w	800796a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	4798      	blx	r3
      }
      return;
 80073de:	e2c4      	b.n	800796a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80073e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 8117 	beq.w	8007618 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80073ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d106      	bne.n	8007404 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80073f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80073fa:	4b85      	ldr	r3, [pc, #532]	@ (8007610 <HAL_UART_IRQHandler+0x298>)
 80073fc:	4013      	ands	r3, r2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f000 810a 	beq.w	8007618 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d011      	beq.n	8007434 <HAL_UART_IRQHandler+0xbc>
 8007410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007418:	2b00      	cmp	r3, #0
 800741a:	d00b      	beq.n	8007434 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2201      	movs	r2, #1
 8007422:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800742a:	f043 0201 	orr.w	r2, r3, #1
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b00      	cmp	r3, #0
 800743e:	d011      	beq.n	8007464 <HAL_UART_IRQHandler+0xec>
 8007440:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00b      	beq.n	8007464 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2202      	movs	r2, #2
 8007452:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800745a:	f043 0204 	orr.w	r2, r3, #4
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007468:	f003 0304 	and.w	r3, r3, #4
 800746c:	2b00      	cmp	r3, #0
 800746e:	d011      	beq.n	8007494 <HAL_UART_IRQHandler+0x11c>
 8007470:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007474:	f003 0301 	and.w	r3, r3, #1
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00b      	beq.n	8007494 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2204      	movs	r2, #4
 8007482:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800748a:	f043 0202 	orr.w	r2, r3, #2
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b00      	cmp	r3, #0
 800749e:	d017      	beq.n	80074d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074a4:	f003 0320 	and.w	r3, r3, #32
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d105      	bne.n	80074b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00b      	beq.n	80074d0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2208      	movs	r2, #8
 80074be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074c6:	f043 0208 	orr.w	r2, r3, #8
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d012      	beq.n	8007502 <HAL_UART_IRQHandler+0x18a>
 80074dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00c      	beq.n	8007502 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074f8:	f043 0220 	orr.w	r2, r3, #32
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 8230 	beq.w	800796e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800750e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00d      	beq.n	8007536 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800751a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d007      	beq.n	8007536 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800753c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754a:	2b40      	cmp	r3, #64	@ 0x40
 800754c:	d005      	beq.n	800755a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800754e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007552:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007556:	2b00      	cmp	r3, #0
 8007558:	d04f      	beq.n	80075fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 ff1e 	bl	800839c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800756a:	2b40      	cmp	r3, #64	@ 0x40
 800756c:	d141      	bne.n	80075f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3308      	adds	r3, #8
 8007574:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007578:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800757c:	e853 3f00 	ldrex	r3, [r3]
 8007580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007584:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007588:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800758c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	3308      	adds	r3, #8
 8007596:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800759a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800759e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80075a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80075b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d1d9      	bne.n	800756e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d013      	beq.n	80075ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075c6:	4a13      	ldr	r2, [pc, #76]	@ (8007614 <HAL_UART_IRQHandler+0x29c>)
 80075c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fc fe40 	bl	8004254 <HAL_DMA_Abort_IT>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d017      	beq.n	800760a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80075e4:	4610      	mov	r0, r2
 80075e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e8:	e00f      	b.n	800760a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f9e8 	bl	80079c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f0:	e00b      	b.n	800760a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f9e4 	bl	80079c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f8:	e007      	b.n	800760a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 f9e0 	bl	80079c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007608:	e1b1      	b.n	800796e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800760a:	bf00      	nop
    return;
 800760c:	e1af      	b.n	800796e <HAL_UART_IRQHandler+0x5f6>
 800760e:	bf00      	nop
 8007610:	04000120 	.word	0x04000120
 8007614:	08008703 	.word	0x08008703

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800761c:	2b01      	cmp	r3, #1
 800761e:	f040 816a 	bne.w	80078f6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007626:	f003 0310 	and.w	r3, r3, #16
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 8163 	beq.w	80078f6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007634:	f003 0310 	and.w	r3, r3, #16
 8007638:	2b00      	cmp	r3, #0
 800763a:	f000 815c 	beq.w	80078f6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2210      	movs	r2, #16
 8007644:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007650:	2b40      	cmp	r3, #64	@ 0x40
 8007652:	f040 80d4 	bne.w	80077fe <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007662:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007666:	2b00      	cmp	r3, #0
 8007668:	f000 80ad 	beq.w	80077c6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007672:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007676:	429a      	cmp	r2, r3
 8007678:	f080 80a5 	bcs.w	80077c6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007682:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	f040 8086 	bne.w	80077a4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	461a      	mov	r2, r3
 80076be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1da      	bne.n	8007698 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076f4:	f023 0301 	bic.w	r3, r3, #1
 80076f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3308      	adds	r3, #8
 8007702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007706:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800770a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800770e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007718:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e1      	bne.n	80076e2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3308      	adds	r3, #8
 8007724:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800772e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007734:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3308      	adds	r3, #8
 800773e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007742:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007744:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007748:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e3      	bne.n	800771e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2220      	movs	r2, #32
 800775a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007774:	f023 0310 	bic.w	r3, r3, #16
 8007778:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	461a      	mov	r2, r3
 8007782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007786:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007788:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800778c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e4      	bne.n	8007764 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fc fd1a 	bl	80041d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2202      	movs	r2, #2
 80077a8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	4619      	mov	r1, r3
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f908 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077c4:	e0d5      	b.n	8007972 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077d0:	429a      	cmp	r2, r3
 80077d2:	f040 80ce 	bne.w	8007972 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0320 	and.w	r3, r3, #32
 80077e2:	2b20      	cmp	r3, #32
 80077e4:	f040 80c5 	bne.w	8007972 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2202      	movs	r2, #2
 80077ec:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077f4:	4619      	mov	r1, r3
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f8ec 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
      return;
 80077fc:	e0b9      	b.n	8007972 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800780a:	b29b      	uxth	r3, r3
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007818:	b29b      	uxth	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	f000 80ab 	beq.w	8007976 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 80a6 	beq.w	8007976 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007832:	e853 3f00 	ldrex	r3, [r3]
 8007836:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800783a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800783e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	461a      	mov	r2, r3
 8007848:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800784c:	647b      	str	r3, [r7, #68]	@ 0x44
 800784e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007850:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007852:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007854:	e841 2300 	strex	r3, r2, [r1]
 8007858:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800785a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1e4      	bne.n	800782a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3308      	adds	r3, #8
 8007866:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786a:	e853 3f00 	ldrex	r3, [r3]
 800786e:	623b      	str	r3, [r7, #32]
   return(result);
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	f023 0301 	bic.w	r3, r3, #1
 8007876:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3308      	adds	r3, #8
 8007880:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007884:	633a      	str	r2, [r7, #48]	@ 0x30
 8007886:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007888:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800788a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800788c:	e841 2300 	strex	r3, r2, [r1]
 8007890:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1e3      	bne.n	8007860 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2220      	movs	r2, #32
 800789c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f023 0310 	bic.w	r3, r3, #16
 80078c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	461a      	mov	r2, r3
 80078ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078ce:	61fb      	str	r3, [r7, #28]
 80078d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	69b9      	ldr	r1, [r7, #24]
 80078d4:	69fa      	ldr	r2, [r7, #28]
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	617b      	str	r3, [r7, #20]
   return(result);
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1e4      	bne.n	80078ac <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2202      	movs	r2, #2
 80078e6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078ec:	4619      	mov	r1, r3
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f870 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078f4:	e03f      	b.n	8007976 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00e      	beq.n	8007920 <HAL_UART_IRQHandler+0x5a8>
 8007902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800790a:	2b00      	cmp	r3, #0
 800790c:	d008      	beq.n	8007920 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007916:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 ff32 	bl	8008782 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800791e:	e02d      	b.n	800797c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00e      	beq.n	800794a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800792c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007934:	2b00      	cmp	r3, #0
 8007936:	d008      	beq.n	800794a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800793c:	2b00      	cmp	r3, #0
 800793e:	d01c      	beq.n	800797a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	4798      	blx	r3
    }
    return;
 8007948:	e017      	b.n	800797a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800794a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800794e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007952:	2b00      	cmp	r3, #0
 8007954:	d012      	beq.n	800797c <HAL_UART_IRQHandler+0x604>
 8007956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800795a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00c      	beq.n	800797c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fee3 	bl	800872e <UART_EndTransmit_IT>
    return;
 8007968:	e008      	b.n	800797c <HAL_UART_IRQHandler+0x604>
      return;
 800796a:	bf00      	nop
 800796c:	e006      	b.n	800797c <HAL_UART_IRQHandler+0x604>
    return;
 800796e:	bf00      	nop
 8007970:	e004      	b.n	800797c <HAL_UART_IRQHandler+0x604>
      return;
 8007972:	bf00      	nop
 8007974:	e002      	b.n	800797c <HAL_UART_IRQHandler+0x604>
      return;
 8007976:	bf00      	nop
 8007978:	e000      	b.n	800797c <HAL_UART_IRQHandler+0x604>
    return;
 800797a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800797c:	37e8      	adds	r7, #232	@ 0xe8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop

08007984 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80079b4:	bf00      	nop
 80079b6:	370c      	adds	r7, #12
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	460b      	mov	r3, r1
 80079de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079e0:	bf00      	nop
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079f0:	b08a      	sub	sp, #40	@ 0x28
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079f6:	2300      	movs	r3, #0
 80079f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	689a      	ldr	r2, [r3, #8]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	431a      	orrs	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	431a      	orrs	r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	4b9e      	ldr	r3, [pc, #632]	@ (8007c94 <UART_SetConfig+0x2a8>)
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	6812      	ldr	r2, [r2, #0]
 8007a22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a24:	430b      	orrs	r3, r1
 8007a26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a93      	ldr	r2, [pc, #588]	@ (8007c98 <UART_SetConfig+0x2ac>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d004      	beq.n	8007a58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a54:	4313      	orrs	r3, r2
 8007a56:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a8a      	ldr	r2, [pc, #552]	@ (8007c9c <UART_SetConfig+0x2b0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d126      	bne.n	8007ac4 <UART_SetConfig+0xd8>
 8007a76:	4b8a      	ldr	r3, [pc, #552]	@ (8007ca0 <UART_SetConfig+0x2b4>)
 8007a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a7c:	f003 0303 	and.w	r3, r3, #3
 8007a80:	2b03      	cmp	r3, #3
 8007a82:	d81b      	bhi.n	8007abc <UART_SetConfig+0xd0>
 8007a84:	a201      	add	r2, pc, #4	@ (adr r2, 8007a8c <UART_SetConfig+0xa0>)
 8007a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8a:	bf00      	nop
 8007a8c:	08007a9d 	.word	0x08007a9d
 8007a90:	08007aad 	.word	0x08007aad
 8007a94:	08007aa5 	.word	0x08007aa5
 8007a98:	08007ab5 	.word	0x08007ab5
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa2:	e0ab      	b.n	8007bfc <UART_SetConfig+0x210>
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aaa:	e0a7      	b.n	8007bfc <UART_SetConfig+0x210>
 8007aac:	2304      	movs	r3, #4
 8007aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ab2:	e0a3      	b.n	8007bfc <UART_SetConfig+0x210>
 8007ab4:	2308      	movs	r3, #8
 8007ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aba:	e09f      	b.n	8007bfc <UART_SetConfig+0x210>
 8007abc:	2310      	movs	r3, #16
 8007abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ac2:	e09b      	b.n	8007bfc <UART_SetConfig+0x210>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a76      	ldr	r2, [pc, #472]	@ (8007ca4 <UART_SetConfig+0x2b8>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d138      	bne.n	8007b40 <UART_SetConfig+0x154>
 8007ace:	4b74      	ldr	r3, [pc, #464]	@ (8007ca0 <UART_SetConfig+0x2b4>)
 8007ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ad4:	f003 030c 	and.w	r3, r3, #12
 8007ad8:	2b0c      	cmp	r3, #12
 8007ada:	d82d      	bhi.n	8007b38 <UART_SetConfig+0x14c>
 8007adc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae4 <UART_SetConfig+0xf8>)
 8007ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae2:	bf00      	nop
 8007ae4:	08007b19 	.word	0x08007b19
 8007ae8:	08007b39 	.word	0x08007b39
 8007aec:	08007b39 	.word	0x08007b39
 8007af0:	08007b39 	.word	0x08007b39
 8007af4:	08007b29 	.word	0x08007b29
 8007af8:	08007b39 	.word	0x08007b39
 8007afc:	08007b39 	.word	0x08007b39
 8007b00:	08007b39 	.word	0x08007b39
 8007b04:	08007b21 	.word	0x08007b21
 8007b08:	08007b39 	.word	0x08007b39
 8007b0c:	08007b39 	.word	0x08007b39
 8007b10:	08007b39 	.word	0x08007b39
 8007b14:	08007b31 	.word	0x08007b31
 8007b18:	2300      	movs	r3, #0
 8007b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b1e:	e06d      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b20:	2302      	movs	r3, #2
 8007b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b26:	e069      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b28:	2304      	movs	r3, #4
 8007b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b2e:	e065      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b30:	2308      	movs	r3, #8
 8007b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b36:	e061      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b38:	2310      	movs	r3, #16
 8007b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b3e:	e05d      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a58      	ldr	r2, [pc, #352]	@ (8007ca8 <UART_SetConfig+0x2bc>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d125      	bne.n	8007b96 <UART_SetConfig+0x1aa>
 8007b4a:	4b55      	ldr	r3, [pc, #340]	@ (8007ca0 <UART_SetConfig+0x2b4>)
 8007b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b54:	2b30      	cmp	r3, #48	@ 0x30
 8007b56:	d016      	beq.n	8007b86 <UART_SetConfig+0x19a>
 8007b58:	2b30      	cmp	r3, #48	@ 0x30
 8007b5a:	d818      	bhi.n	8007b8e <UART_SetConfig+0x1a2>
 8007b5c:	2b20      	cmp	r3, #32
 8007b5e:	d00a      	beq.n	8007b76 <UART_SetConfig+0x18a>
 8007b60:	2b20      	cmp	r3, #32
 8007b62:	d814      	bhi.n	8007b8e <UART_SetConfig+0x1a2>
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <UART_SetConfig+0x182>
 8007b68:	2b10      	cmp	r3, #16
 8007b6a:	d008      	beq.n	8007b7e <UART_SetConfig+0x192>
 8007b6c:	e00f      	b.n	8007b8e <UART_SetConfig+0x1a2>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b74:	e042      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b76:	2302      	movs	r3, #2
 8007b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b7c:	e03e      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b7e:	2304      	movs	r3, #4
 8007b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b84:	e03a      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b86:	2308      	movs	r3, #8
 8007b88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b8c:	e036      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b8e:	2310      	movs	r3, #16
 8007b90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b94:	e032      	b.n	8007bfc <UART_SetConfig+0x210>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a3f      	ldr	r2, [pc, #252]	@ (8007c98 <UART_SetConfig+0x2ac>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d12a      	bne.n	8007bf6 <UART_SetConfig+0x20a>
 8007ba0:	4b3f      	ldr	r3, [pc, #252]	@ (8007ca0 <UART_SetConfig+0x2b4>)
 8007ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007baa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bae:	d01a      	beq.n	8007be6 <UART_SetConfig+0x1fa>
 8007bb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bb4:	d81b      	bhi.n	8007bee <UART_SetConfig+0x202>
 8007bb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bba:	d00c      	beq.n	8007bd6 <UART_SetConfig+0x1ea>
 8007bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bc0:	d815      	bhi.n	8007bee <UART_SetConfig+0x202>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <UART_SetConfig+0x1e2>
 8007bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bca:	d008      	beq.n	8007bde <UART_SetConfig+0x1f2>
 8007bcc:	e00f      	b.n	8007bee <UART_SetConfig+0x202>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bd4:	e012      	b.n	8007bfc <UART_SetConfig+0x210>
 8007bd6:	2302      	movs	r3, #2
 8007bd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bdc:	e00e      	b.n	8007bfc <UART_SetConfig+0x210>
 8007bde:	2304      	movs	r3, #4
 8007be0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007be4:	e00a      	b.n	8007bfc <UART_SetConfig+0x210>
 8007be6:	2308      	movs	r3, #8
 8007be8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bec:	e006      	b.n	8007bfc <UART_SetConfig+0x210>
 8007bee:	2310      	movs	r3, #16
 8007bf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf4:	e002      	b.n	8007bfc <UART_SetConfig+0x210>
 8007bf6:	2310      	movs	r3, #16
 8007bf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a25      	ldr	r2, [pc, #148]	@ (8007c98 <UART_SetConfig+0x2ac>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	f040 808a 	bne.w	8007d1c <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d824      	bhi.n	8007c5a <UART_SetConfig+0x26e>
 8007c10:	a201      	add	r2, pc, #4	@ (adr r2, 8007c18 <UART_SetConfig+0x22c>)
 8007c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c16:	bf00      	nop
 8007c18:	08007c3d 	.word	0x08007c3d
 8007c1c:	08007c5b 	.word	0x08007c5b
 8007c20:	08007c45 	.word	0x08007c45
 8007c24:	08007c5b 	.word	0x08007c5b
 8007c28:	08007c4b 	.word	0x08007c4b
 8007c2c:	08007c5b 	.word	0x08007c5b
 8007c30:	08007c5b 	.word	0x08007c5b
 8007c34:	08007c5b 	.word	0x08007c5b
 8007c38:	08007c53 	.word	0x08007c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c3c:	f7fd fc0a 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
 8007c40:	61f8      	str	r0, [r7, #28]
        break;
 8007c42:	e010      	b.n	8007c66 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c44:	4b19      	ldr	r3, [pc, #100]	@ (8007cac <UART_SetConfig+0x2c0>)
 8007c46:	61fb      	str	r3, [r7, #28]
        break;
 8007c48:	e00d      	b.n	8007c66 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c4a:	f7fd fb6b 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 8007c4e:	61f8      	str	r0, [r7, #28]
        break;
 8007c50:	e009      	b.n	8007c66 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c56:	61fb      	str	r3, [r7, #28]
        break;
 8007c58:	e005      	b.n	8007c66 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 8109 	beq.w	8007e80 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	005b      	lsls	r3, r3, #1
 8007c76:	4413      	add	r3, r2
 8007c78:	69fa      	ldr	r2, [r7, #28]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d305      	bcc.n	8007c8a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c84:	69fa      	ldr	r2, [r7, #28]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d912      	bls.n	8007cb0 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c90:	e0f6      	b.n	8007e80 <UART_SetConfig+0x494>
 8007c92:	bf00      	nop
 8007c94:	efff69f3 	.word	0xefff69f3
 8007c98:	40008000 	.word	0x40008000
 8007c9c:	40013800 	.word	0x40013800
 8007ca0:	40021000 	.word	0x40021000
 8007ca4:	40004400 	.word	0x40004400
 8007ca8:	40004800 	.word	0x40004800
 8007cac:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	461c      	mov	r4, r3
 8007cb6:	4615      	mov	r5, r2
 8007cb8:	f04f 0200 	mov.w	r2, #0
 8007cbc:	f04f 0300 	mov.w	r3, #0
 8007cc0:	022b      	lsls	r3, r5, #8
 8007cc2:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007cc6:	0222      	lsls	r2, r4, #8
 8007cc8:	68f9      	ldr	r1, [r7, #12]
 8007cca:	6849      	ldr	r1, [r1, #4]
 8007ccc:	0849      	lsrs	r1, r1, #1
 8007cce:	2000      	movs	r0, #0
 8007cd0:	4688      	mov	r8, r1
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	eb12 0a08 	adds.w	sl, r2, r8
 8007cd8:	eb43 0b09 	adc.w	fp, r3, r9
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	603b      	str	r3, [r7, #0]
 8007ce4:	607a      	str	r2, [r7, #4]
 8007ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cea:	4650      	mov	r0, sl
 8007cec:	4659      	mov	r1, fp
 8007cee:	f7f8 ffdb 	bl	8000ca8 <__aeabi_uldivmod>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d00:	d308      	bcc.n	8007d14 <UART_SetConfig+0x328>
 8007d02:	69bb      	ldr	r3, [r7, #24]
 8007d04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d08:	d204      	bcs.n	8007d14 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	69ba      	ldr	r2, [r7, #24]
 8007d10:	60da      	str	r2, [r3, #12]
 8007d12:	e0b5      	b.n	8007e80 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d1a:	e0b1      	b.n	8007e80 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	69db      	ldr	r3, [r3, #28]
 8007d20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d24:	d15d      	bne.n	8007de2 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8007d26:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d2a:	2b08      	cmp	r3, #8
 8007d2c:	d827      	bhi.n	8007d7e <UART_SetConfig+0x392>
 8007d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d34 <UART_SetConfig+0x348>)
 8007d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d34:	08007d59 	.word	0x08007d59
 8007d38:	08007d61 	.word	0x08007d61
 8007d3c:	08007d69 	.word	0x08007d69
 8007d40:	08007d7f 	.word	0x08007d7f
 8007d44:	08007d6f 	.word	0x08007d6f
 8007d48:	08007d7f 	.word	0x08007d7f
 8007d4c:	08007d7f 	.word	0x08007d7f
 8007d50:	08007d7f 	.word	0x08007d7f
 8007d54:	08007d77 	.word	0x08007d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d58:	f7fd fb7c 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
 8007d5c:	61f8      	str	r0, [r7, #28]
        break;
 8007d5e:	e014      	b.n	8007d8a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d60:	f7fd fb8e 	bl	8005480 <HAL_RCC_GetPCLK2Freq>
 8007d64:	61f8      	str	r0, [r7, #28]
        break;
 8007d66:	e010      	b.n	8007d8a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d68:	4b4c      	ldr	r3, [pc, #304]	@ (8007e9c <UART_SetConfig+0x4b0>)
 8007d6a:	61fb      	str	r3, [r7, #28]
        break;
 8007d6c:	e00d      	b.n	8007d8a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d6e:	f7fd fad9 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 8007d72:	61f8      	str	r0, [r7, #28]
        break;
 8007d74:	e009      	b.n	8007d8a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d7a:	61fb      	str	r3, [r7, #28]
        break;
 8007d7c:	e005      	b.n	8007d8a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d077      	beq.n	8007e80 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	005a      	lsls	r2, r3, #1
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	085b      	lsrs	r3, r3, #1
 8007d9a:	441a      	add	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	2b0f      	cmp	r3, #15
 8007daa:	d916      	bls.n	8007dda <UART_SetConfig+0x3ee>
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007db2:	d212      	bcs.n	8007dda <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	f023 030f 	bic.w	r3, r3, #15
 8007dbc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	085b      	lsrs	r3, r3, #1
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	f003 0307 	and.w	r3, r3, #7
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	8afb      	ldrh	r3, [r7, #22]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	8afa      	ldrh	r2, [r7, #22]
 8007dd6:	60da      	str	r2, [r3, #12]
 8007dd8:	e052      	b.n	8007e80 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007de0:	e04e      	b.n	8007e80 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007de2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007de6:	2b08      	cmp	r3, #8
 8007de8:	d827      	bhi.n	8007e3a <UART_SetConfig+0x44e>
 8007dea:	a201      	add	r2, pc, #4	@ (adr r2, 8007df0 <UART_SetConfig+0x404>)
 8007dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df0:	08007e15 	.word	0x08007e15
 8007df4:	08007e1d 	.word	0x08007e1d
 8007df8:	08007e25 	.word	0x08007e25
 8007dfc:	08007e3b 	.word	0x08007e3b
 8007e00:	08007e2b 	.word	0x08007e2b
 8007e04:	08007e3b 	.word	0x08007e3b
 8007e08:	08007e3b 	.word	0x08007e3b
 8007e0c:	08007e3b 	.word	0x08007e3b
 8007e10:	08007e33 	.word	0x08007e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e14:	f7fd fb1e 	bl	8005454 <HAL_RCC_GetPCLK1Freq>
 8007e18:	61f8      	str	r0, [r7, #28]
        break;
 8007e1a:	e014      	b.n	8007e46 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e1c:	f7fd fb30 	bl	8005480 <HAL_RCC_GetPCLK2Freq>
 8007e20:	61f8      	str	r0, [r7, #28]
        break;
 8007e22:	e010      	b.n	8007e46 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e24:	4b1d      	ldr	r3, [pc, #116]	@ (8007e9c <UART_SetConfig+0x4b0>)
 8007e26:	61fb      	str	r3, [r7, #28]
        break;
 8007e28:	e00d      	b.n	8007e46 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e2a:	f7fd fa7b 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 8007e2e:	61f8      	str	r0, [r7, #28]
        break;
 8007e30:	e009      	b.n	8007e46 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e36:	61fb      	str	r3, [r7, #28]
        break;
 8007e38:	e005      	b.n	8007e46 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e44:	bf00      	nop
    }

    if (pclk != 0U)
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d019      	beq.n	8007e80 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	085a      	lsrs	r2, r3, #1
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	441a      	add	r2, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e5e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	2b0f      	cmp	r3, #15
 8007e64:	d909      	bls.n	8007e7a <UART_SetConfig+0x48e>
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e6c:	d205      	bcs.n	8007e7a <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	b29a      	uxth	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	60da      	str	r2, [r3, #12]
 8007e78:	e002      	b.n	8007e80 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007e8c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3728      	adds	r7, #40	@ 0x28
 8007e94:	46bd      	mov	sp, r7
 8007e96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e9a:	bf00      	nop
 8007e9c:	00f42400 	.word	0x00f42400

08007ea0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eac:	f003 0308 	and.w	r3, r3, #8
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00a      	beq.n	8007eca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00a      	beq.n	8007eec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef0:	f003 0302 	and.w	r3, r3, #2
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f12:	f003 0304 	and.w	r3, r3, #4
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00a      	beq.n	8007f30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	430a      	orrs	r2, r1
 8007f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	f003 0310 	and.w	r3, r3, #16
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00a      	beq.n	8007f52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	430a      	orrs	r2, r1
 8007f50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f56:	f003 0320 	and.w	r3, r3, #32
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00a      	beq.n	8007f74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	430a      	orrs	r2, r1
 8007f72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01a      	beq.n	8007fb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	430a      	orrs	r2, r1
 8007f94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f9e:	d10a      	bne.n	8007fb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00a      	beq.n	8007fd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	605a      	str	r2, [r3, #4]
  }
}
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b098      	sub	sp, #96	@ 0x60
 8007fe8:	af02      	add	r7, sp, #8
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ff4:	f7fb fe8a 	bl	8003d0c <HAL_GetTick>
 8007ff8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0308 	and.w	r3, r3, #8
 8008004:	2b08      	cmp	r3, #8
 8008006:	d12e      	bne.n	8008066 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008008:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800800c:	9300      	str	r3, [sp, #0]
 800800e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008010:	2200      	movs	r2, #0
 8008012:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f88c 	bl	8008134 <UART_WaitOnFlagUntilTimeout>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d021      	beq.n	8008066 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	e853 3f00 	ldrex	r3, [r3]
 800802e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008036:	653b      	str	r3, [r7, #80]	@ 0x50
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	461a      	mov	r2, r3
 800803e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008040:	647b      	str	r3, [r7, #68]	@ 0x44
 8008042:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008044:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008046:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008048:	e841 2300 	strex	r3, r2, [r1]
 800804c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800804e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1e6      	bne.n	8008022 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2220      	movs	r2, #32
 8008058:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e062      	b.n	800812c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0304 	and.w	r3, r3, #4
 8008070:	2b04      	cmp	r3, #4
 8008072:	d149      	bne.n	8008108 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008074:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008078:	9300      	str	r3, [sp, #0]
 800807a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800807c:	2200      	movs	r2, #0
 800807e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 f856 	bl	8008134 <UART_WaitOnFlagUntilTimeout>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d03c      	beq.n	8008108 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008096:	e853 3f00 	ldrex	r3, [r3]
 800809a:	623b      	str	r3, [r7, #32]
   return(result);
 800809c:	6a3b      	ldr	r3, [r7, #32]
 800809e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	461a      	mov	r2, r3
 80080aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80080ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080b4:	e841 2300 	strex	r3, r2, [r1]
 80080b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e6      	bne.n	800808e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3308      	adds	r3, #8
 80080c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	e853 3f00 	ldrex	r3, [r3]
 80080ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f023 0301 	bic.w	r3, r3, #1
 80080d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3308      	adds	r3, #8
 80080de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080e0:	61fa      	str	r2, [r7, #28]
 80080e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	69b9      	ldr	r1, [r7, #24]
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	e841 2300 	strex	r3, r2, [r1]
 80080ec:	617b      	str	r3, [r7, #20]
   return(result);
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e5      	bne.n	80080c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e011      	b.n	800812c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2220      	movs	r2, #32
 800810c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2220      	movs	r2, #32
 8008112:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3758      	adds	r7, #88	@ 0x58
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	603b      	str	r3, [r7, #0]
 8008140:	4613      	mov	r3, r2
 8008142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008144:	e04f      	b.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814c:	d04b      	beq.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800814e:	f7fb fddd 	bl	8003d0c <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	69ba      	ldr	r2, [r7, #24]
 800815a:	429a      	cmp	r2, r3
 800815c:	d302      	bcc.n	8008164 <UART_WaitOnFlagUntilTimeout+0x30>
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	e04e      	b.n	8008206 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0304 	and.w	r3, r3, #4
 8008172:	2b00      	cmp	r3, #0
 8008174:	d037      	beq.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2b80      	cmp	r3, #128	@ 0x80
 800817a:	d034      	beq.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2b40      	cmp	r3, #64	@ 0x40
 8008180:	d031      	beq.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	69db      	ldr	r3, [r3, #28]
 8008188:	f003 0308 	and.w	r3, r3, #8
 800818c:	2b08      	cmp	r3, #8
 800818e:	d110      	bne.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2208      	movs	r2, #8
 8008196:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f000 f8ff 	bl	800839c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2208      	movs	r2, #8
 80081a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e029      	b.n	8008206 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	69db      	ldr	r3, [r3, #28]
 80081b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081c0:	d111      	bne.n	80081e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 f8e5 	bl	800839c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2220      	movs	r2, #32
 80081d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e00f      	b.n	8008206 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	69da      	ldr	r2, [r3, #28]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	4013      	ands	r3, r2
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	bf0c      	ite	eq
 80081f6:	2301      	moveq	r3, #1
 80081f8:	2300      	movne	r3, #0
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	461a      	mov	r2, r3
 80081fe:	79fb      	ldrb	r3, [r7, #7]
 8008200:	429a      	cmp	r2, r3
 8008202:	d0a0      	beq.n	8008146 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b096      	sub	sp, #88	@ 0x58
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	4613      	mov	r3, r2
 800821c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	88fa      	ldrh	r2, [r7, #6]
 8008228:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2222      	movs	r2, #34	@ 0x22
 8008238:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008240:	2b00      	cmp	r3, #0
 8008242:	d028      	beq.n	8008296 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008248:	4a3e      	ldr	r2, [pc, #248]	@ (8008344 <UART_Start_Receive_DMA+0x134>)
 800824a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008250:	4a3d      	ldr	r2, [pc, #244]	@ (8008348 <UART_Start_Receive_DMA+0x138>)
 8008252:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008258:	4a3c      	ldr	r2, [pc, #240]	@ (800834c <UART_Start_Receive_DMA+0x13c>)
 800825a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008260:	2200      	movs	r2, #0
 8008262:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3324      	adds	r3, #36	@ 0x24
 800826e:	4619      	mov	r1, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008274:	461a      	mov	r2, r3
 8008276:	88fb      	ldrh	r3, [r7, #6]
 8008278:	f7fb ff4e 	bl	8004118 <HAL_DMA_Start_IT>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d009      	beq.n	8008296 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2210      	movs	r2, #16
 8008286:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2220      	movs	r2, #32
 800828e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e051      	b.n	800833a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	691b      	ldr	r3, [r3, #16]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d018      	beq.n	80082d0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082a6:	e853 3f00 	ldrex	r3, [r3]
 80082aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	461a      	mov	r2, r3
 80082ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082be:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80082c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082c4:	e841 2300 	strex	r3, r2, [r1]
 80082c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80082ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e6      	bne.n	800829e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3308      	adds	r3, #8
 80082d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e2:	f043 0301 	orr.w	r3, r3, #1
 80082e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3308      	adds	r3, #8
 80082ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80082f0:	637a      	str	r2, [r7, #52]	@ 0x34
 80082f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80082fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e5      	bne.n	80082d0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3308      	adds	r3, #8
 800830a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	e853 3f00 	ldrex	r3, [r3]
 8008312:	613b      	str	r3, [r7, #16]
   return(result);
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800831a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3308      	adds	r3, #8
 8008322:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008324:	623a      	str	r2, [r7, #32]
 8008326:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008328:	69f9      	ldr	r1, [r7, #28]
 800832a:	6a3a      	ldr	r2, [r7, #32]
 800832c:	e841 2300 	strex	r3, r2, [r1]
 8008330:	61bb      	str	r3, [r7, #24]
   return(result);
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d1e5      	bne.n	8008304 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3758      	adds	r7, #88	@ 0x58
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	0800851b 	.word	0x0800851b
 8008348:	08008647 	.word	0x08008647
 800834c:	08008685 	.word	0x08008685

08008350 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008350:	b480      	push	{r7}
 8008352:	b089      	sub	sp, #36	@ 0x24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	60bb      	str	r3, [r7, #8]
   return(result);
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800836c:	61fb      	str	r3, [r7, #28]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	461a      	mov	r2, r3
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	61bb      	str	r3, [r7, #24]
 8008378:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837a:	6979      	ldr	r1, [r7, #20]
 800837c:	69ba      	ldr	r2, [r7, #24]
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	613b      	str	r3, [r7, #16]
   return(result);
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1e6      	bne.n	8008358 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2220      	movs	r2, #32
 800838e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008390:	bf00      	nop
 8008392:	3724      	adds	r7, #36	@ 0x24
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800839c:	b480      	push	{r7}
 800839e:	b095      	sub	sp, #84	@ 0x54
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ac:	e853 3f00 	ldrex	r3, [r3]
 80083b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	461a      	mov	r2, r3
 80083c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80083c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083ca:	e841 2300 	strex	r3, r2, [r1]
 80083ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d1e6      	bne.n	80083a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	3308      	adds	r3, #8
 80083dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	e853 3f00 	ldrex	r3, [r3]
 80083e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	f023 0301 	bic.w	r3, r3, #1
 80083ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	3308      	adds	r3, #8
 80083f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083fe:	e841 2300 	strex	r3, r2, [r1]
 8008402:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1e5      	bne.n	80083d6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800840e:	2b01      	cmp	r3, #1
 8008410:	d118      	bne.n	8008444 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	f023 0310 	bic.w	r3, r3, #16
 8008426:	647b      	str	r3, [r7, #68]	@ 0x44
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	461a      	mov	r2, r3
 800842e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008430:	61bb      	str	r3, [r7, #24]
 8008432:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6979      	ldr	r1, [r7, #20]
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	613b      	str	r3, [r7, #16]
   return(result);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e6      	bne.n	8008412 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008458:	bf00      	nop
 800845a:	3754      	adds	r7, #84	@ 0x54
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b090      	sub	sp, #64	@ 0x40
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008470:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 0320 	and.w	r3, r3, #32
 800847c:	2b00      	cmp	r3, #0
 800847e:	d137      	bne.n	80084f0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008482:	2200      	movs	r2, #0
 8008484:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3308      	adds	r3, #8
 800848e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	623b      	str	r3, [r7, #32]
   return(result);
 8008498:	6a3b      	ldr	r3, [r7, #32]
 800849a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800849e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80084a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	3308      	adds	r3, #8
 80084a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80084aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e5      	bne.n	8008488 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	461a      	mov	r2, r3
 80084d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084da:	61fb      	str	r3, [r7, #28]
 80084dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084de:	69b9      	ldr	r1, [r7, #24]
 80084e0:	69fa      	ldr	r2, [r7, #28]
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	617b      	str	r3, [r7, #20]
   return(result);
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1e6      	bne.n	80084bc <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084ee:	e002      	b.n	80084f6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80084f0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80084f2:	f7fb fb45 	bl	8003b80 <HAL_UART_TxCpltCallback>
}
 80084f6:	bf00      	nop
 80084f8:	3740      	adds	r7, #64	@ 0x40
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f7ff fa39 	bl	8007984 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008512:	bf00      	nop
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b09c      	sub	sp, #112	@ 0x70
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008526:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0320 	and.w	r3, r3, #32
 8008532:	2b00      	cmp	r3, #0
 8008534:	d171      	bne.n	800861a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008538:	2200      	movs	r2, #0
 800853a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800853e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008546:	e853 3f00 	ldrex	r3, [r3]
 800854a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800854c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800854e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008552:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	461a      	mov	r2, r3
 800855a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800855c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800855e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008560:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008562:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008564:	e841 2300 	strex	r3, r2, [r1]
 8008568:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800856a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1e6      	bne.n	800853e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	3308      	adds	r3, #8
 8008576:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857a:	e853 3f00 	ldrex	r3, [r3]
 800857e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008582:	f023 0301 	bic.w	r3, r3, #1
 8008586:	667b      	str	r3, [r7, #100]	@ 0x64
 8008588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	3308      	adds	r3, #8
 800858e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008590:	647a      	str	r2, [r7, #68]	@ 0x44
 8008592:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008594:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008596:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008598:	e841 2300 	strex	r3, r2, [r1]
 800859c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800859e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d1e5      	bne.n	8008570 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3308      	adds	r3, #8
 80085aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ae:	e853 3f00 	ldrex	r3, [r3]
 80085b2:	623b      	str	r3, [r7, #32]
   return(result);
 80085b4:	6a3b      	ldr	r3, [r7, #32]
 80085b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80085bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3308      	adds	r3, #8
 80085c2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80085c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80085c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085cc:	e841 2300 	strex	r3, r2, [r1]
 80085d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d1e5      	bne.n	80085a4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80085d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085da:	2220      	movs	r2, #32
 80085dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d118      	bne.n	800861a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	e853 3f00 	ldrex	r3, [r3]
 80085f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f023 0310 	bic.w	r3, r3, #16
 80085fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008606:	61fb      	str	r3, [r7, #28]
 8008608:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860a:	69b9      	ldr	r1, [r7, #24]
 800860c:	69fa      	ldr	r2, [r7, #28]
 800860e:	e841 2300 	strex	r3, r2, [r1]
 8008612:	617b      	str	r3, [r7, #20]
   return(result);
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1e6      	bne.n	80085e8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800861a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800861c:	2200      	movs	r2, #0
 800861e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008620:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008624:	2b01      	cmp	r3, #1
 8008626:	d107      	bne.n	8008638 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800862a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800862e:	4619      	mov	r1, r3
 8008630:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008632:	f7ff f9cf 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008636:	e002      	b.n	800863e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008638:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800863a:	f7ff f9ad 	bl	8007998 <HAL_UART_RxCpltCallback>
}
 800863e:	bf00      	nop
 8008640:	3770      	adds	r7, #112	@ 0x70
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008646:	b580      	push	{r7, lr}
 8008648:	b084      	sub	sp, #16
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008652:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2201      	movs	r2, #1
 8008658:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800865e:	2b01      	cmp	r3, #1
 8008660:	d109      	bne.n	8008676 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008668:	085b      	lsrs	r3, r3, #1
 800866a:	b29b      	uxth	r3, r3
 800866c:	4619      	mov	r1, r3
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	f7ff f9b0 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008674:	e002      	b.n	800867c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f7ff f998 	bl	80079ac <HAL_UART_RxHalfCpltCallback>
}
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008690:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008696:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800869e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086aa:	2b80      	cmp	r3, #128	@ 0x80
 80086ac:	d109      	bne.n	80086c2 <UART_DMAError+0x3e>
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	2b21      	cmp	r3, #33	@ 0x21
 80086b2:	d106      	bne.n	80086c2 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80086bc:	6978      	ldr	r0, [r7, #20]
 80086be:	f7ff fe47 	bl	8008350 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086cc:	2b40      	cmp	r3, #64	@ 0x40
 80086ce:	d109      	bne.n	80086e4 <UART_DMAError+0x60>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b22      	cmp	r3, #34	@ 0x22
 80086d4:	d106      	bne.n	80086e4 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	2200      	movs	r2, #0
 80086da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80086de:	6978      	ldr	r0, [r7, #20]
 80086e0:	f7ff fe5c 	bl	800839c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086ea:	f043 0210 	orr.w	r2, r3, #16
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086f4:	6978      	ldr	r0, [r7, #20]
 80086f6:	f7ff f963 	bl	80079c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086fa:	bf00      	nop
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b084      	sub	sp, #16
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f7ff f94d 	bl	80079c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008726:	bf00      	nop
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b088      	sub	sp, #32
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	e853 3f00 	ldrex	r3, [r3]
 8008742:	60bb      	str	r3, [r7, #8]
   return(result);
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800874a:	61fb      	str	r3, [r7, #28]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	461a      	mov	r2, r3
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	61bb      	str	r3, [r7, #24]
 8008756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008758:	6979      	ldr	r1, [r7, #20]
 800875a:	69ba      	ldr	r2, [r7, #24]
 800875c:	e841 2300 	strex	r3, r2, [r1]
 8008760:	613b      	str	r3, [r7, #16]
   return(result);
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1e6      	bne.n	8008736 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7fb fa03 	bl	8003b80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800877a:	bf00      	nop
 800877c:	3720      	adds	r7, #32
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
	...

08008798 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800879c:	4904      	ldr	r1, [pc, #16]	@ (80087b0 <MX_FATFS_Init+0x18>)
 800879e:	4805      	ldr	r0, [pc, #20]	@ (80087b4 <MX_FATFS_Init+0x1c>)
 80087a0:	f004 ff18 	bl	800d5d4 <FATFS_LinkDriver>
 80087a4:	4603      	mov	r3, r0
 80087a6:	461a      	mov	r2, r3
 80087a8:	4b03      	ldr	r3, [pc, #12]	@ (80087b8 <MX_FATFS_Init+0x20>)
 80087aa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80087ac:	bf00      	nop
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	20001fe8 	.word	0x20001fe8
 80087b4:	20000040 	.word	0x20000040
 80087b8:	20001fe4 	.word	0x20001fe4

080087bc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80087bc:	b480      	push	{r7}
 80087be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80087c0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr

080087cc <USER_initialize>:
};

DSTATUS USER_initialize (
	BYTE pdrv
)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	4603      	mov	r3, r0
 80087d4:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	res = SD_Init();
 80087d6:	f7f8 fed1 	bl	800157c <SD_Init>
 80087da:	4603      	mov	r3, r0
 80087dc:	73fb      	strb	r3, [r7, #15]
	if(res)
 80087de:	7bfb      	ldrb	r3, [r7, #15]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d008      	beq.n	80087f6 <USER_initialize+0x2a>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80087e4:	4b09      	ldr	r3, [pc, #36]	@ (800880c <USER_initialize+0x40>)
 80087e6:	2238      	movs	r2, #56	@ 0x38
 80087e8:	61da      	str	r2, [r3, #28]
		SPI_TransmitReceive(0xFF);
 80087ea:	20ff      	movs	r0, #255	@ 0xff
 80087ec:	f7f8 fe46 	bl	800147c <SPI_TransmitReceive>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80087f0:	4b06      	ldr	r3, [pc, #24]	@ (800880c <USER_initialize+0x40>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	61da      	str	r2, [r3, #28]
	}
	if(res)
 80087f6:	7bfb      	ldrb	r3, [r7, #15]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d001      	beq.n	8008800 <USER_initialize+0x34>
		return  STA_NOINIT;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e000      	b.n	8008802 <USER_initialize+0x36>
	else
		return RES_OK;
 8008800:	2300      	movs	r3, #0
  /* USER CODE END INIT */
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	2000079c 	.word	0x2000079c

08008810 <USER_status>:

DSTATUS USER_status (
	BYTE pdrv
)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	4603      	mov	r3, r0
 8008818:	71fb      	strb	r3, [r7, #7]
	switch (pdrv)
 800881a:	79fb      	ldrb	r3, [r7, #7]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <USER_status+0x16>
 8008820:	2b01      	cmp	r3, #1
 8008822:	d002      	beq.n	800882a <USER_status+0x1a>
 8008824:	e003      	b.n	800882e <USER_status+0x1e>
	{
		case 0 :
			return RES_OK;
 8008826:	2300      	movs	r3, #0
 8008828:	e002      	b.n	8008830 <USER_status+0x20>
		case 1 :
			return RES_OK;
 800882a:	2300      	movs	r3, #0
 800882c:	e000      	b.n	8008830 <USER_status+0x20>
		default:
			return STA_NOINIT;
 800882e:	2301      	movs	r3, #1
	}
}
 8008830:	4618      	mov	r0, r3
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <USER_read>:
	BYTE pdrv,
	BYTE *buff,
	DWORD sector,
	UINT count
)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af00      	add	r7, sp, #0
 8008842:	60b9      	str	r1, [r7, #8]
 8008844:	607a      	str	r2, [r7, #4]
 8008846:	603b      	str	r3, [r7, #0]
 8008848:	4603      	mov	r3, r0
 800884a:	73fb      	strb	r3, [r7, #15]
	uint8_t res;
  if(count == 0)
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d101      	bne.n	8008856 <USER_read+0x1a>
	  return RES_PARERR;
 8008852:	2304      	movs	r3, #4
 8008854:	e013      	b.n	800887e <USER_read+0x42>
  switch (pdrv)
 8008856:	7bfb      	ldrb	r3, [r7, #15]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10f      	bne.n	800887c <USER_read+0x40>
  	{
	case 0:
	{
		res=SD_ReadDisk(buff,sector,count);
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	b2db      	uxtb	r3, r3
 8008860:	461a      	mov	r2, r3
 8008862:	6879      	ldr	r1, [r7, #4]
 8008864:	68b8      	ldr	r0, [r7, #8]
 8008866:	f7f9 f809 	bl	800187c <SD_ReadDisk>
 800886a:	4603      	mov	r3, r0
 800886c:	75fb      	strb	r3, [r7, #23]
		if(res == 0)
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d101      	bne.n	8008878 <USER_read+0x3c>
			return RES_OK;
 8008874:	2300      	movs	r3, #0
 8008876:	e002      	b.n	800887e <USER_read+0x42>
		else
			return RES_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e000      	b.n	800887e <USER_read+0x42>
	}
	default:
		return RES_ERROR;
 800887c:	2301      	movs	r3, #1
  	}
}
 800887e:	4618      	mov	r0, r3
 8008880:	3718      	adds	r7, #24
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <USER_write>:
	BYTE pdrv,
	const BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b086      	sub	sp, #24
 800888a:	af00      	add	r7, sp, #0
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	607a      	str	r2, [r7, #4]
 8008890:	603b      	str	r3, [r7, #0]
 8008892:	4603      	mov	r3, r0
 8008894:	73fb      	strb	r3, [r7, #15]
	uint8_t  res;
	if( !count )
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <USER_write+0x1a>
	{
		return RES_PARERR;
 800889c:	2304      	movs	r3, #4
 800889e:	e013      	b.n	80088c8 <USER_write+0x42>
	}
	switch (pdrv)
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d10f      	bne.n	80088c6 <USER_write+0x40>
	{
		case 0:
			res=SD_WriteDisk((uint8_t *)buff,sector,count);
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	461a      	mov	r2, r3
 80088ac:	6879      	ldr	r1, [r7, #4]
 80088ae:	68b8      	ldr	r0, [r7, #8]
 80088b0:	f7f9 f83c 	bl	800192c <SD_WriteDisk>
 80088b4:	4603      	mov	r3, r0
 80088b6:	75fb      	strb	r3, [r7, #23]
				if(res == 0)
 80088b8:	7dfb      	ldrb	r3, [r7, #23]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d101      	bne.n	80088c2 <USER_write+0x3c>
					return RES_OK;
 80088be:	2300      	movs	r3, #0
 80088c0:	e002      	b.n	80088c8 <USER_write+0x42>
				else
					return RES_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e000      	b.n	80088c8 <USER_write+0x42>
		default:return RES_ERROR;
 80088c6:	2301      	movs	r3, #1
	}
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3718      	adds	r7, #24
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,
	BYTE cmd,
	void *buff
)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	4603      	mov	r3, r0
 80088d8:	603a      	str	r2, [r7, #0]
 80088da:	71fb      	strb	r3, [r7, #7]
 80088dc:	460b      	mov	r3, r1
 80088de:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	 switch(cmd)
 80088e0:	79bb      	ldrb	r3, [r7, #6]
 80088e2:	2b03      	cmp	r3, #3
 80088e4:	d837      	bhi.n	8008956 <USER_ioctl+0x86>
 80088e6:	a201      	add	r2, pc, #4	@ (adr r2, 80088ec <USER_ioctl+0x1c>)
 80088e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ec:	080088fd 	.word	0x080088fd
 80088f0:	08008947 	.word	0x08008947
 80088f4:	0800892d 	.word	0x0800892d
 80088f8:	0800893b 	.word	0x0800893b
		{
			case CTRL_SYNC:
				SD_CS_LOW();
 80088fc:	2200      	movs	r2, #0
 80088fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008902:	4819      	ldr	r0, [pc, #100]	@ (8008968 <USER_ioctl+0x98>)
 8008904:	f7fb ff64 	bl	80047d0 <HAL_GPIO_WritePin>
				do{
					HAL_Delay(20);
 8008908:	2014      	movs	r0, #20
 800890a:	f7fb fa0b 	bl	8003d24 <HAL_Delay>
				}while(SPI_TransmitReceive(0xFF)!=0xFF);
 800890e:	20ff      	movs	r0, #255	@ 0xff
 8008910:	f7f8 fdb4 	bl	800147c <SPI_TransmitReceive>
 8008914:	4603      	mov	r3, r0
 8008916:	2bff      	cmp	r3, #255	@ 0xff
 8008918:	d1f6      	bne.n	8008908 <USER_ioctl+0x38>
				res=RES_OK;
 800891a:	2300      	movs	r3, #0
 800891c:	73fb      	strb	r3, [r7, #15]
				SD_CS_HIGH();
 800891e:	2201      	movs	r2, #1
 8008920:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008924:	4810      	ldr	r0, [pc, #64]	@ (8008968 <USER_ioctl+0x98>)
 8008926:	f7fb ff53 	bl	80047d0 <HAL_GPIO_WritePin>
				break;
 800892a:	e017      	b.n	800895c <USER_ioctl+0x8c>
			case GET_SECTOR_SIZE:
				*(WORD*)buff = 512;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008932:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 8008934:	2300      	movs	r3, #0
 8008936:	73fb      	strb	r3, [r7, #15]
				break;
 8008938:	e010      	b.n	800895c <USER_ioctl+0x8c>
			case GET_BLOCK_SIZE:
				*(WORD*)buff = 8;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	2208      	movs	r2, #8
 800893e:	801a      	strh	r2, [r3, #0]
				res = RES_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	73fb      	strb	r3, [r7, #15]
				break;
 8008944:	e00a      	b.n	800895c <USER_ioctl+0x8c>
			case GET_SECTOR_COUNT:
				*(DWORD*)buff = SD_GetSectorCount();
 8008946:	f7f9 f885 	bl	8001a54 <SD_GetSectorCount>
 800894a:	4602      	mov	r2, r0
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008950:	2300      	movs	r3, #0
 8008952:	73fb      	strb	r3, [r7, #15]
				break;
 8008954:	e002      	b.n	800895c <USER_ioctl+0x8c>
			default:
				res = RES_PARERR;
 8008956:	2304      	movs	r3, #4
 8008958:	73fb      	strb	r3, [r7, #15]
				break;
 800895a:	bf00      	nop
		}
		return res;
 800895c:	7bfb      	ldrb	r3, [r7, #15]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	48000400 	.word	0x48000400

0800896c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	4603      	mov	r3, r0
 8008974:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008976:	79fb      	ldrb	r3, [r7, #7]
 8008978:	4a08      	ldr	r2, [pc, #32]	@ (800899c <disk_status+0x30>)
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	4413      	add	r3, r2
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	79fa      	ldrb	r2, [r7, #7]
 8008984:	4905      	ldr	r1, [pc, #20]	@ (800899c <disk_status+0x30>)
 8008986:	440a      	add	r2, r1
 8008988:	7a12      	ldrb	r2, [r2, #8]
 800898a:	4610      	mov	r0, r2
 800898c:	4798      	blx	r3
 800898e:	4603      	mov	r3, r0
 8008990:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008992:	7bfb      	ldrb	r3, [r7, #15]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3710      	adds	r7, #16
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	20002014 	.word	0x20002014

080089a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4603      	mov	r3, r0
 80089a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80089aa:	2300      	movs	r3, #0
 80089ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	4a0d      	ldr	r2, [pc, #52]	@ (80089e8 <disk_initialize+0x48>)
 80089b2:	5cd3      	ldrb	r3, [r2, r3]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d111      	bne.n	80089dc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80089b8:	79fb      	ldrb	r3, [r7, #7]
 80089ba:	4a0b      	ldr	r2, [pc, #44]	@ (80089e8 <disk_initialize+0x48>)
 80089bc:	2101      	movs	r1, #1
 80089be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80089c0:	79fb      	ldrb	r3, [r7, #7]
 80089c2:	4a09      	ldr	r2, [pc, #36]	@ (80089e8 <disk_initialize+0x48>)
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	79fa      	ldrb	r2, [r7, #7]
 80089ce:	4906      	ldr	r1, [pc, #24]	@ (80089e8 <disk_initialize+0x48>)
 80089d0:	440a      	add	r2, r1
 80089d2:	7a12      	ldrb	r2, [r2, #8]
 80089d4:	4610      	mov	r0, r2
 80089d6:	4798      	blx	r3
 80089d8:	4603      	mov	r3, r0
 80089da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80089dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	20002014 	.word	0x20002014

080089ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80089ec:	b590      	push	{r4, r7, lr}
 80089ee:	b087      	sub	sp, #28
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	607a      	str	r2, [r7, #4]
 80089f6:	603b      	str	r3, [r7, #0]
 80089f8:	4603      	mov	r3, r0
 80089fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008a28 <disk_read+0x3c>)
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	4413      	add	r3, r2
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	689c      	ldr	r4, [r3, #8]
 8008a08:	7bfb      	ldrb	r3, [r7, #15]
 8008a0a:	4a07      	ldr	r2, [pc, #28]	@ (8008a28 <disk_read+0x3c>)
 8008a0c:	4413      	add	r3, r2
 8008a0e:	7a18      	ldrb	r0, [r3, #8]
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	68b9      	ldr	r1, [r7, #8]
 8008a16:	47a0      	blx	r4
 8008a18:	4603      	mov	r3, r0
 8008a1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	371c      	adds	r7, #28
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd90      	pop	{r4, r7, pc}
 8008a26:	bf00      	nop
 8008a28:	20002014 	.word	0x20002014

08008a2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008a2c:	b590      	push	{r4, r7, lr}
 8008a2e:	b087      	sub	sp, #28
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60b9      	str	r1, [r7, #8]
 8008a34:	607a      	str	r2, [r7, #4]
 8008a36:	603b      	str	r3, [r7, #0]
 8008a38:	4603      	mov	r3, r0
 8008a3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008a3c:	7bfb      	ldrb	r3, [r7, #15]
 8008a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8008a68 <disk_write+0x3c>)
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	4413      	add	r3, r2
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	68dc      	ldr	r4, [r3, #12]
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
 8008a4a:	4a07      	ldr	r2, [pc, #28]	@ (8008a68 <disk_write+0x3c>)
 8008a4c:	4413      	add	r3, r2
 8008a4e:	7a18      	ldrb	r0, [r3, #8]
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	68b9      	ldr	r1, [r7, #8]
 8008a56:	47a0      	blx	r4
 8008a58:	4603      	mov	r3, r0
 8008a5a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008a5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	371c      	adds	r7, #28
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd90      	pop	{r4, r7, pc}
 8008a66:	bf00      	nop
 8008a68:	20002014 	.word	0x20002014

08008a6c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	4603      	mov	r3, r0
 8008a74:	603a      	str	r2, [r7, #0]
 8008a76:	71fb      	strb	r3, [r7, #7]
 8008a78:	460b      	mov	r3, r1
 8008a7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
 8008a7e:	4a09      	ldr	r2, [pc, #36]	@ (8008aa4 <disk_ioctl+0x38>)
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	79fa      	ldrb	r2, [r7, #7]
 8008a8a:	4906      	ldr	r1, [pc, #24]	@ (8008aa4 <disk_ioctl+0x38>)
 8008a8c:	440a      	add	r2, r1
 8008a8e:	7a10      	ldrb	r0, [r2, #8]
 8008a90:	79b9      	ldrb	r1, [r7, #6]
 8008a92:	683a      	ldr	r2, [r7, #0]
 8008a94:	4798      	blx	r3
 8008a96:	4603      	mov	r3, r0
 8008a98:	73fb      	strb	r3, [r7, #15]
  return res;
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	20002014 	.word	0x20002014

08008aa8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b085      	sub	sp, #20
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008ab8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008abc:	021b      	lsls	r3, r3, #8
 8008abe:	b21a      	sxth	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	b21b      	sxth	r3, r3
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	b21b      	sxth	r3, r3
 8008aca:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008acc:	89fb      	ldrh	r3, [r7, #14]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008ada:	b480      	push	{r7}
 8008adc:	b085      	sub	sp, #20
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	3303      	adds	r3, #3
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	021b      	lsls	r3, r3, #8
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	3202      	adds	r2, #2
 8008af2:	7812      	ldrb	r2, [r2, #0]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	021b      	lsls	r3, r3, #8
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	3201      	adds	r2, #1
 8008b00:	7812      	ldrb	r2, [r2, #0]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	021b      	lsls	r3, r3, #8
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	7812      	ldrb	r2, [r2, #0]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	60fb      	str	r3, [r7, #12]
	return rv;
 8008b12:	68fb      	ldr	r3, [r7, #12]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3714      	adds	r7, #20
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1e:	4770      	bx	lr

08008b20 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 8008b20:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8008b24:	b09d      	sub	sp, #116	@ 0x74
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 8008b2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b2c:	3307      	adds	r3, #7
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	2200      	movs	r2, #0
 8008b34:	469a      	mov	sl, r3
 8008b36:	4693      	mov	fp, r2
 8008b38:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8008b3c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008b40:	f04f 0000 	mov.w	r0, #0
 8008b44:	f04f 0100 	mov.w	r1, #0
 8008b48:	0219      	lsls	r1, r3, #8
 8008b4a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008b4e:	0210      	lsls	r0, r2, #8
 8008b50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b52:	3306      	adds	r3, #6
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2200      	movs	r2, #0
 8008b5a:	461c      	mov	r4, r3
 8008b5c:	4615      	mov	r5, r2
 8008b5e:	ea40 0804 	orr.w	r8, r0, r4
 8008b62:	ea41 0905 	orr.w	r9, r1, r5
 8008b66:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 8008b6a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008b6e:	f04f 0000 	mov.w	r0, #0
 8008b72:	f04f 0100 	mov.w	r1, #0
 8008b76:	0219      	lsls	r1, r3, #8
 8008b78:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008b7c:	0210      	lsls	r0, r2, #8
 8008b7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b80:	3305      	adds	r3, #5
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2200      	movs	r2, #0
 8008b88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b8a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008b8c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8008b90:	4623      	mov	r3, r4
 8008b92:	4303      	orrs	r3, r0
 8008b94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b96:	462b      	mov	r3, r5
 8008b98:	430b      	orrs	r3, r1
 8008b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b9c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8008ba0:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 8008ba4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008ba8:	f04f 0000 	mov.w	r0, #0
 8008bac:	f04f 0100 	mov.w	r1, #0
 8008bb0:	0219      	lsls	r1, r3, #8
 8008bb2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008bb6:	0210      	lsls	r0, r2, #8
 8008bb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bba:	3304      	adds	r3, #4
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bc4:	657a      	str	r2, [r7, #84]	@ 0x54
 8008bc6:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8008bca:	4623      	mov	r3, r4
 8008bcc:	4303      	orrs	r3, r0
 8008bce:	623b      	str	r3, [r7, #32]
 8008bd0:	462b      	mov	r3, r5
 8008bd2:	430b      	orrs	r3, r1
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bd6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8008bda:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 8008bde:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008be2:	f04f 0000 	mov.w	r0, #0
 8008be6:	f04f 0100 	mov.w	r1, #0
 8008bea:	0219      	lsls	r1, r3, #8
 8008bec:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008bf0:	0210      	lsls	r0, r2, #8
 8008bf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bf4:	3303      	adds	r3, #3
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bfe:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008c00:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8008c04:	4623      	mov	r3, r4
 8008c06:	4303      	orrs	r3, r0
 8008c08:	61bb      	str	r3, [r7, #24]
 8008c0a:	462b      	mov	r3, r5
 8008c0c:	430b      	orrs	r3, r1
 8008c0e:	61fb      	str	r3, [r7, #28]
 8008c10:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008c14:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 8008c18:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8008c1c:	f04f 0000 	mov.w	r0, #0
 8008c20:	f04f 0100 	mov.w	r1, #0
 8008c24:	0219      	lsls	r1, r3, #8
 8008c26:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8008c2a:	0210      	lsls	r0, r2, #8
 8008c2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c2e:	3302      	adds	r3, #2
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	2200      	movs	r2, #0
 8008c36:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c38:	647a      	str	r2, [r7, #68]	@ 0x44
 8008c3a:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8008c3e:	4623      	mov	r3, r4
 8008c40:	4303      	orrs	r3, r0
 8008c42:	613b      	str	r3, [r7, #16]
 8008c44:	462b      	mov	r3, r5
 8008c46:	430b      	orrs	r3, r1
 8008c48:	617b      	str	r3, [r7, #20]
 8008c4a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008c4e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 8008c52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008c56:	f04f 0200 	mov.w	r2, #0
 8008c5a:	f04f 0300 	mov.w	r3, #0
 8008c5e:	020b      	lsls	r3, r1, #8
 8008c60:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c64:	0202      	lsls	r2, r0, #8
 8008c66:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008c68:	3101      	adds	r1, #1
 8008c6a:	7809      	ldrb	r1, [r1, #0]
 8008c6c:	b2c9      	uxtb	r1, r1
 8008c6e:	2000      	movs	r0, #0
 8008c70:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c72:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8008c74:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4311      	orrs	r1, r2
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	4629      	mov	r1, r5
 8008c80:	4319      	orrs	r1, r3
 8008c82:	60f9      	str	r1, [r7, #12]
 8008c84:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8008c88:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 8008c8c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008c90:	f04f 0200 	mov.w	r2, #0
 8008c94:	f04f 0300 	mov.w	r3, #0
 8008c98:	020b      	lsls	r3, r1, #8
 8008c9a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c9e:	0202      	lsls	r2, r0, #8
 8008ca0:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008ca2:	7809      	ldrb	r1, [r1, #0]
 8008ca4:	b2c9      	uxtb	r1, r1
 8008ca6:	2000      	movs	r0, #0
 8008ca8:	6339      	str	r1, [r7, #48]	@ 0x30
 8008caa:	6378      	str	r0, [r7, #52]	@ 0x34
 8008cac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	4311      	orrs	r1, r2
 8008cb4:	6039      	str	r1, [r7, #0]
 8008cb6:	4629      	mov	r1, r5
 8008cb8:	4319      	orrs	r1, r3
 8008cba:	6079      	str	r1, [r7, #4]
 8008cbc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8008cc0:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 8008cc4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8008cc8:	4610      	mov	r0, r2
 8008cca:	4619      	mov	r1, r3
 8008ccc:	3774      	adds	r7, #116	@ 0x74
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8008cd4:	4770      	bx	lr

08008cd6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	460b      	mov	r3, r1
 8008ce0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	607a      	str	r2, [r7, #4]
 8008ce8:	887a      	ldrh	r2, [r7, #2]
 8008cea:	b2d2      	uxtb	r2, r2
 8008cec:	701a      	strb	r2, [r3, #0]
 8008cee:	887b      	ldrh	r3, [r7, #2]
 8008cf0:	0a1b      	lsrs	r3, r3, #8
 8008cf2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	1c5a      	adds	r2, r3, #1
 8008cf8:	607a      	str	r2, [r7, #4]
 8008cfa:	887a      	ldrh	r2, [r7, #2]
 8008cfc:	b2d2      	uxtb	r2, r2
 8008cfe:	701a      	strb	r2, [r3, #0]
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	1c5a      	adds	r2, r3, #1
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	683a      	ldr	r2, [r7, #0]
 8008d1e:	b2d2      	uxtb	r2, r2
 8008d20:	701a      	strb	r2, [r3, #0]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	0a1b      	lsrs	r3, r3, #8
 8008d26:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	1c5a      	adds	r2, r3, #1
 8008d2c:	607a      	str	r2, [r7, #4]
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	b2d2      	uxtb	r2, r2
 8008d32:	701a      	strb	r2, [r3, #0]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	0a1b      	lsrs	r3, r3, #8
 8008d38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	1c5a      	adds	r2, r3, #1
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	683a      	ldr	r2, [r7, #0]
 8008d42:	b2d2      	uxtb	r2, r2
 8008d44:	701a      	strb	r2, [r3, #0]
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	0a1b      	lsrs	r3, r3, #8
 8008d4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	607a      	str	r2, [r7, #4]
 8008d52:	683a      	ldr	r2, [r7, #0]
 8008d54:	b2d2      	uxtb	r2, r2
 8008d56:	701a      	strb	r2, [r3, #0]
}
 8008d58:	bf00      	nop
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	60f8      	str	r0, [r7, #12]
 8008d6c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	1c5a      	adds	r2, r3, #1
 8008d74:	60fa      	str	r2, [r7, #12]
 8008d76:	783a      	ldrb	r2, [r7, #0]
 8008d78:	701a      	strb	r2, [r3, #0]
 8008d7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d7e:	f04f 0200 	mov.w	r2, #0
 8008d82:	f04f 0300 	mov.w	r3, #0
 8008d86:	0a02      	lsrs	r2, r0, #8
 8008d88:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008d8c:	0a0b      	lsrs	r3, r1, #8
 8008d8e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	1c5a      	adds	r2, r3, #1
 8008d96:	60fa      	str	r2, [r7, #12]
 8008d98:	783a      	ldrb	r2, [r7, #0]
 8008d9a:	701a      	strb	r2, [r3, #0]
 8008d9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008da0:	f04f 0200 	mov.w	r2, #0
 8008da4:	f04f 0300 	mov.w	r3, #0
 8008da8:	0a02      	lsrs	r2, r0, #8
 8008daa:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008dae:	0a0b      	lsrs	r3, r1, #8
 8008db0:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	1c5a      	adds	r2, r3, #1
 8008db8:	60fa      	str	r2, [r7, #12]
 8008dba:	783a      	ldrb	r2, [r7, #0]
 8008dbc:	701a      	strb	r2, [r3, #0]
 8008dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dc2:	f04f 0200 	mov.w	r2, #0
 8008dc6:	f04f 0300 	mov.w	r3, #0
 8008dca:	0a02      	lsrs	r2, r0, #8
 8008dcc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008dd0:	0a0b      	lsrs	r3, r1, #8
 8008dd2:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	1c5a      	adds	r2, r3, #1
 8008dda:	60fa      	str	r2, [r7, #12]
 8008ddc:	783a      	ldrb	r2, [r7, #0]
 8008dde:	701a      	strb	r2, [r3, #0]
 8008de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008de4:	f04f 0200 	mov.w	r2, #0
 8008de8:	f04f 0300 	mov.w	r3, #0
 8008dec:	0a02      	lsrs	r2, r0, #8
 8008dee:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008df2:	0a0b      	lsrs	r3, r1, #8
 8008df4:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	60fa      	str	r2, [r7, #12]
 8008dfe:	783a      	ldrb	r2, [r7, #0]
 8008e00:	701a      	strb	r2, [r3, #0]
 8008e02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e06:	f04f 0200 	mov.w	r2, #0
 8008e0a:	f04f 0300 	mov.w	r3, #0
 8008e0e:	0a02      	lsrs	r2, r0, #8
 8008e10:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008e14:	0a0b      	lsrs	r3, r1, #8
 8008e16:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	1c5a      	adds	r2, r3, #1
 8008e1e:	60fa      	str	r2, [r7, #12]
 8008e20:	783a      	ldrb	r2, [r7, #0]
 8008e22:	701a      	strb	r2, [r3, #0]
 8008e24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e28:	f04f 0200 	mov.w	r2, #0
 8008e2c:	f04f 0300 	mov.w	r3, #0
 8008e30:	0a02      	lsrs	r2, r0, #8
 8008e32:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008e36:	0a0b      	lsrs	r3, r1, #8
 8008e38:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	60fa      	str	r2, [r7, #12]
 8008e42:	783a      	ldrb	r2, [r7, #0]
 8008e44:	701a      	strb	r2, [r3, #0]
 8008e46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e4a:	f04f 0200 	mov.w	r2, #0
 8008e4e:	f04f 0300 	mov.w	r3, #0
 8008e52:	0a02      	lsrs	r2, r0, #8
 8008e54:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8008e58:	0a0b      	lsrs	r3, r1, #8
 8008e5a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	1c5a      	adds	r2, r3, #1
 8008e62:	60fa      	str	r2, [r7, #12]
 8008e64:	783a      	ldrb	r2, [r7, #0]
 8008e66:	701a      	strb	r2, [r3, #0]
}
 8008e68:	bf00      	nop
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00d      	beq.n	8008eaa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	1c53      	adds	r3, r2, #1
 8008e92:	613b      	str	r3, [r7, #16]
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	1c59      	adds	r1, r3, #1
 8008e98:	6179      	str	r1, [r7, #20]
 8008e9a:	7812      	ldrb	r2, [r2, #0]
 8008e9c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	607b      	str	r3, [r7, #4]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d1f1      	bne.n	8008e8e <mem_cpy+0x1a>
	}
}
 8008eaa:	bf00      	nop
 8008eac:	371c      	adds	r7, #28
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008eb6:	b480      	push	{r7}
 8008eb8:	b087      	sub	sp, #28
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	60f8      	str	r0, [r7, #12]
 8008ebe:	60b9      	str	r1, [r7, #8]
 8008ec0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	1c5a      	adds	r2, r3, #1
 8008eca:	617a      	str	r2, [r7, #20]
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	b2d2      	uxtb	r2, r2
 8008ed0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	607b      	str	r3, [r7, #4]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d1f3      	bne.n	8008ec6 <mem_set+0x10>
}
 8008ede:	bf00      	nop
 8008ee0:	bf00      	nop
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008eec:	b480      	push	{r7}
 8008eee:	b089      	sub	sp, #36	@ 0x24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	61fb      	str	r3, [r7, #28]
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008f00:	2300      	movs	r3, #0
 8008f02:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	1c5a      	adds	r2, r3, #1
 8008f08:	61fa      	str	r2, [r7, #28]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	1c5a      	adds	r2, r3, #1
 8008f12:	61ba      	str	r2, [r7, #24]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	1acb      	subs	r3, r1, r3
 8008f18:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	607b      	str	r3, [r7, #4]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d002      	beq.n	8008f2c <mem_cmp+0x40>
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d0eb      	beq.n	8008f04 <mem_cmp+0x18>

	return r;
 8008f2c:	697b      	ldr	r3, [r7, #20]
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3724      	adds	r7, #36	@ 0x24
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008f3a:	b480      	push	{r7}
 8008f3c:	b083      	sub	sp, #12
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
 8008f42:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008f44:	e002      	b.n	8008f4c <chk_chr+0x12>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	607b      	str	r3, [r7, #4]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d005      	beq.n	8008f60 <chk_chr+0x26>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d1f2      	bne.n	8008f46 <chk_chr+0xc>
	return *str;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	781b      	ldrb	r3, [r3, #0]
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	60bb      	str	r3, [r7, #8]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	60fb      	str	r3, [r7, #12]
 8008f82:	e029      	b.n	8008fd8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008f84:	4a27      	ldr	r2, [pc, #156]	@ (8009024 <chk_lock+0xb4>)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	011b      	lsls	r3, r3, #4
 8008f8a:	4413      	add	r3, r2
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d01d      	beq.n	8008fce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008f92:	4a24      	ldr	r2, [pc, #144]	@ (8009024 <chk_lock+0xb4>)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	4413      	add	r3, r2
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d116      	bne.n	8008fd2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8009024 <chk_lock+0xb4>)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	011b      	lsls	r3, r3, #4
 8008faa:	4413      	add	r3, r2
 8008fac:	3304      	adds	r3, #4
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d10c      	bne.n	8008fd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008fb8:	4a1a      	ldr	r2, [pc, #104]	@ (8009024 <chk_lock+0xb4>)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	011b      	lsls	r3, r3, #4
 8008fbe:	4413      	add	r3, r2
 8008fc0:	3308      	adds	r3, #8
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d102      	bne.n	8008fd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008fcc:	e007      	b.n	8008fde <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	60fb      	str	r3, [r7, #12]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d9d2      	bls.n	8008f84 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d109      	bne.n	8008ff8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d102      	bne.n	8008ff0 <chk_lock+0x80>
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d101      	bne.n	8008ff4 <chk_lock+0x84>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	e010      	b.n	8009016 <chk_lock+0xa6>
 8008ff4:	2312      	movs	r3, #18
 8008ff6:	e00e      	b.n	8009016 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d108      	bne.n	8009010 <chk_lock+0xa0>
 8008ffe:	4a09      	ldr	r2, [pc, #36]	@ (8009024 <chk_lock+0xb4>)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	011b      	lsls	r3, r3, #4
 8009004:	4413      	add	r3, r2
 8009006:	330c      	adds	r3, #12
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800900e:	d101      	bne.n	8009014 <chk_lock+0xa4>
 8009010:	2310      	movs	r3, #16
 8009012:	e000      	b.n	8009016 <chk_lock+0xa6>
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3714      	adds	r7, #20
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr
 8009022:	bf00      	nop
 8009024:	20001ff4 	.word	0x20001ff4

08009028 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800902e:	2300      	movs	r3, #0
 8009030:	607b      	str	r3, [r7, #4]
 8009032:	e002      	b.n	800903a <enq_lock+0x12>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	3301      	adds	r3, #1
 8009038:	607b      	str	r3, [r7, #4]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d806      	bhi.n	800904e <enq_lock+0x26>
 8009040:	4a09      	ldr	r2, [pc, #36]	@ (8009068 <enq_lock+0x40>)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	011b      	lsls	r3, r3, #4
 8009046:	4413      	add	r3, r2
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1f2      	bne.n	8009034 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2b02      	cmp	r3, #2
 8009052:	bf14      	ite	ne
 8009054:	2301      	movne	r3, #1
 8009056:	2300      	moveq	r3, #0
 8009058:	b2db      	uxtb	r3, r3
}
 800905a:	4618      	mov	r0, r3
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	20001ff4 	.word	0x20001ff4

0800906c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009076:	2300      	movs	r3, #0
 8009078:	60fb      	str	r3, [r7, #12]
 800907a:	e01f      	b.n	80090bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800907c:	4a41      	ldr	r2, [pc, #260]	@ (8009184 <inc_lock+0x118>)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	011b      	lsls	r3, r3, #4
 8009082:	4413      	add	r3, r2
 8009084:	681a      	ldr	r2, [r3, #0]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d113      	bne.n	80090b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800908e:	4a3d      	ldr	r2, [pc, #244]	@ (8009184 <inc_lock+0x118>)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	011b      	lsls	r3, r3, #4
 8009094:	4413      	add	r3, r2
 8009096:	3304      	adds	r3, #4
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800909e:	429a      	cmp	r2, r3
 80090a0:	d109      	bne.n	80090b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80090a2:	4a38      	ldr	r2, [pc, #224]	@ (8009184 <inc_lock+0x118>)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	011b      	lsls	r3, r3, #4
 80090a8:	4413      	add	r3, r2
 80090aa:	3308      	adds	r3, #8
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d006      	beq.n	80090c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	3301      	adds	r3, #1
 80090ba:	60fb      	str	r3, [r7, #12]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d9dc      	bls.n	800907c <inc_lock+0x10>
 80090c2:	e000      	b.n	80090c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80090c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b02      	cmp	r3, #2
 80090ca:	d132      	bne.n	8009132 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	e002      	b.n	80090d8 <inc_lock+0x6c>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	3301      	adds	r3, #1
 80090d6:	60fb      	str	r3, [r7, #12]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d806      	bhi.n	80090ec <inc_lock+0x80>
 80090de:	4a29      	ldr	r2, [pc, #164]	@ (8009184 <inc_lock+0x118>)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	011b      	lsls	r3, r3, #4
 80090e4:	4413      	add	r3, r2
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1f2      	bne.n	80090d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d101      	bne.n	80090f6 <inc_lock+0x8a>
 80090f2:	2300      	movs	r3, #0
 80090f4:	e040      	b.n	8009178 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	4922      	ldr	r1, [pc, #136]	@ (8009184 <inc_lock+0x118>)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	011b      	lsls	r3, r3, #4
 8009100:	440b      	add	r3, r1
 8009102:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	689a      	ldr	r2, [r3, #8]
 8009108:	491e      	ldr	r1, [pc, #120]	@ (8009184 <inc_lock+0x118>)
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	011b      	lsls	r3, r3, #4
 800910e:	440b      	add	r3, r1
 8009110:	3304      	adds	r3, #4
 8009112:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009118:	491a      	ldr	r1, [pc, #104]	@ (8009184 <inc_lock+0x118>)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	011b      	lsls	r3, r3, #4
 800911e:	440b      	add	r3, r1
 8009120:	3308      	adds	r3, #8
 8009122:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009124:	4a17      	ldr	r2, [pc, #92]	@ (8009184 <inc_lock+0x118>)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	4413      	add	r3, r2
 800912c:	330c      	adds	r3, #12
 800912e:	2200      	movs	r2, #0
 8009130:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d009      	beq.n	800914c <inc_lock+0xe0>
 8009138:	4a12      	ldr	r2, [pc, #72]	@ (8009184 <inc_lock+0x118>)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	011b      	lsls	r3, r3, #4
 800913e:	4413      	add	r3, r2
 8009140:	330c      	adds	r3, #12
 8009142:	881b      	ldrh	r3, [r3, #0]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d001      	beq.n	800914c <inc_lock+0xe0>
 8009148:	2300      	movs	r3, #0
 800914a:	e015      	b.n	8009178 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d108      	bne.n	8009164 <inc_lock+0xf8>
 8009152:	4a0c      	ldr	r2, [pc, #48]	@ (8009184 <inc_lock+0x118>)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	4413      	add	r3, r2
 800915a:	330c      	adds	r3, #12
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	3301      	adds	r3, #1
 8009160:	b29a      	uxth	r2, r3
 8009162:	e001      	b.n	8009168 <inc_lock+0xfc>
 8009164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009168:	4906      	ldr	r1, [pc, #24]	@ (8009184 <inc_lock+0x118>)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	011b      	lsls	r3, r3, #4
 800916e:	440b      	add	r3, r1
 8009170:	330c      	adds	r3, #12
 8009172:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3301      	adds	r3, #1
}
 8009178:	4618      	mov	r0, r3
 800917a:	3714      	adds	r7, #20
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr
 8009184:	20001ff4 	.word	0x20001ff4

08009188 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	3b01      	subs	r3, #1
 8009194:	607b      	str	r3, [r7, #4]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d825      	bhi.n	80091e8 <dec_lock+0x60>
		n = Files[i].ctr;
 800919c:	4a17      	ldr	r2, [pc, #92]	@ (80091fc <dec_lock+0x74>)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	011b      	lsls	r3, r3, #4
 80091a2:	4413      	add	r3, r2
 80091a4:	330c      	adds	r3, #12
 80091a6:	881b      	ldrh	r3, [r3, #0]
 80091a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80091aa:	89fb      	ldrh	r3, [r7, #14]
 80091ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091b0:	d101      	bne.n	80091b6 <dec_lock+0x2e>
 80091b2:	2300      	movs	r3, #0
 80091b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80091b6:	89fb      	ldrh	r3, [r7, #14]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d002      	beq.n	80091c2 <dec_lock+0x3a>
 80091bc:	89fb      	ldrh	r3, [r7, #14]
 80091be:	3b01      	subs	r3, #1
 80091c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80091c2:	4a0e      	ldr	r2, [pc, #56]	@ (80091fc <dec_lock+0x74>)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	011b      	lsls	r3, r3, #4
 80091c8:	4413      	add	r3, r2
 80091ca:	330c      	adds	r3, #12
 80091cc:	89fa      	ldrh	r2, [r7, #14]
 80091ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80091d0:	89fb      	ldrh	r3, [r7, #14]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d105      	bne.n	80091e2 <dec_lock+0x5a>
 80091d6:	4a09      	ldr	r2, [pc, #36]	@ (80091fc <dec_lock+0x74>)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	011b      	lsls	r3, r3, #4
 80091dc:	4413      	add	r3, r2
 80091de:	2200      	movs	r2, #0
 80091e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	737b      	strb	r3, [r7, #13]
 80091e6:	e001      	b.n	80091ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80091e8:	2302      	movs	r3, #2
 80091ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80091ec:	7b7b      	ldrb	r3, [r7, #13]
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop
 80091fc:	20001ff4 	.word	0x20001ff4

08009200 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009208:	2300      	movs	r3, #0
 800920a:	60fb      	str	r3, [r7, #12]
 800920c:	e010      	b.n	8009230 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800920e:	4a0d      	ldr	r2, [pc, #52]	@ (8009244 <clear_lock+0x44>)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	011b      	lsls	r3, r3, #4
 8009214:	4413      	add	r3, r2
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	429a      	cmp	r2, r3
 800921c:	d105      	bne.n	800922a <clear_lock+0x2a>
 800921e:	4a09      	ldr	r2, [pc, #36]	@ (8009244 <clear_lock+0x44>)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	011b      	lsls	r3, r3, #4
 8009224:	4413      	add	r3, r2
 8009226:	2200      	movs	r2, #0
 8009228:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	3301      	adds	r3, #1
 800922e:	60fb      	str	r3, [r7, #12]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2b01      	cmp	r3, #1
 8009234:	d9eb      	bls.n	800920e <clear_lock+0xe>
	}
}
 8009236:	bf00      	nop
 8009238:	bf00      	nop
 800923a:	3714      	adds	r7, #20
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr
 8009244:	20001ff4 	.word	0x20001ff4

08009248 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	78db      	ldrb	r3, [r3, #3]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d034      	beq.n	80092c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009260:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	7858      	ldrb	r0, [r3, #1]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800926c:	2301      	movs	r3, #1
 800926e:	697a      	ldr	r2, [r7, #20]
 8009270:	f7ff fbdc 	bl	8008a2c <disk_write>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d002      	beq.n	8009280 <sync_window+0x38>
			res = FR_DISK_ERR;
 800927a:	2301      	movs	r3, #1
 800927c:	73fb      	strb	r3, [r7, #15]
 800927e:	e022      	b.n	80092c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	1ad2      	subs	r2, r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a1b      	ldr	r3, [r3, #32]
 8009292:	429a      	cmp	r2, r3
 8009294:	d217      	bcs.n	80092c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	789b      	ldrb	r3, [r3, #2]
 800929a:	613b      	str	r3, [r7, #16]
 800929c:	e010      	b.n	80092c0 <sync_window+0x78>
					wsect += fs->fsize;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a1b      	ldr	r3, [r3, #32]
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	4413      	add	r3, r2
 80092a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	7858      	ldrb	r0, [r3, #1]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80092b2:	2301      	movs	r3, #1
 80092b4:	697a      	ldr	r2, [r7, #20]
 80092b6:	f7ff fbb9 	bl	8008a2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	3b01      	subs	r3, #1
 80092be:	613b      	str	r3, [r7, #16]
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d8eb      	bhi.n	800929e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80092c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3718      	adds	r7, #24
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80092da:	2300      	movs	r3, #0
 80092dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d01b      	beq.n	8009320 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7ff ffad 	bl	8009248 <sync_window>
 80092ee:	4603      	mov	r3, r0
 80092f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80092f2:	7bfb      	ldrb	r3, [r7, #15]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d113      	bne.n	8009320 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	7858      	ldrb	r0, [r3, #1]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009302:	2301      	movs	r3, #1
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	f7ff fb71 	bl	80089ec <disk_read>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d004      	beq.n	800931a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009310:	f04f 33ff 	mov.w	r3, #4294967295
 8009314:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009316:	2301      	movs	r3, #1
 8009318:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	683a      	ldr	r2, [r7, #0]
 800931e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8009320:	7bfb      	ldrb	r3, [r7, #15]
}
 8009322:	4618      	mov	r0, r3
 8009324:	3710      	adds	r7, #16
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
	...

0800932c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b084      	sub	sp, #16
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f7ff ff87 	bl	8009248 <sync_window>
 800933a:	4603      	mov	r3, r0
 800933c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800933e:	7bfb      	ldrb	r3, [r7, #15]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d158      	bne.n	80093f6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	2b03      	cmp	r3, #3
 800934a:	d148      	bne.n	80093de <sync_fs+0xb2>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	791b      	ldrb	r3, [r3, #4]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d144      	bne.n	80093de <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	3338      	adds	r3, #56	@ 0x38
 8009358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800935c:	2100      	movs	r1, #0
 800935e:	4618      	mov	r0, r3
 8009360:	f7ff fda9 	bl	8008eb6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	3338      	adds	r3, #56	@ 0x38
 8009368:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800936c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff fcb0 	bl	8008cd6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	3338      	adds	r3, #56	@ 0x38
 800937a:	4921      	ldr	r1, [pc, #132]	@ (8009400 <sync_fs+0xd4>)
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff fcc5 	bl	8008d0c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	3338      	adds	r3, #56	@ 0x38
 8009386:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800938a:	491e      	ldr	r1, [pc, #120]	@ (8009404 <sync_fs+0xd8>)
 800938c:	4618      	mov	r0, r3
 800938e:	f7ff fcbd 	bl	8008d0c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	3338      	adds	r3, #56	@ 0x38
 8009396:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	4619      	mov	r1, r3
 80093a0:	4610      	mov	r0, r2
 80093a2:	f7ff fcb3 	bl	8008d0c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	3338      	adds	r3, #56	@ 0x38
 80093aa:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	4619      	mov	r1, r3
 80093b4:	4610      	mov	r0, r2
 80093b6:	f7ff fca9 	bl	8008d0c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093be:	1c5a      	adds	r2, r3, #1
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	7858      	ldrb	r0, [r3, #1]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093d2:	2301      	movs	r3, #1
 80093d4:	f7ff fb2a 	bl	8008a2c <disk_write>
			fs->fsi_flag = 0;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2200      	movs	r2, #0
 80093dc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	785b      	ldrb	r3, [r3, #1]
 80093e2:	2200      	movs	r2, #0
 80093e4:	2100      	movs	r1, #0
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7ff fb40 	bl	8008a6c <disk_ioctl>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d001      	beq.n	80093f6 <sync_fs+0xca>
 80093f2:	2301      	movs	r3, #1
 80093f4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80093f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}
 8009400:	41615252 	.word	0x41615252
 8009404:	61417272 	.word	0x61417272

08009408 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	3b02      	subs	r3, #2
 8009416:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	69db      	ldr	r3, [r3, #28]
 800941c:	3b02      	subs	r3, #2
 800941e:	683a      	ldr	r2, [r7, #0]
 8009420:	429a      	cmp	r2, r3
 8009422:	d301      	bcc.n	8009428 <clust2sect+0x20>
 8009424:	2300      	movs	r3, #0
 8009426:	e008      	b.n	800943a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	895b      	ldrh	r3, [r3, #10]
 800942c:	461a      	mov	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	fb03 f202 	mul.w	r2, r3, r2
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009438:	4413      	add	r3, r2
}
 800943a:	4618      	mov	r0, r3
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
	...

08009448 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b088      	sub	sp, #32
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009452:	6879      	ldr	r1, [r7, #4]
 8009454:	6809      	ldr	r1, [r1, #0]
 8009456:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009458:	6839      	ldr	r1, [r7, #0]
 800945a:	2901      	cmp	r1, #1
 800945c:	d904      	bls.n	8009468 <get_fat+0x20>
 800945e:	69b9      	ldr	r1, [r7, #24]
 8009460:	69c9      	ldr	r1, [r1, #28]
 8009462:	6838      	ldr	r0, [r7, #0]
 8009464:	4288      	cmp	r0, r1
 8009466:	d302      	bcc.n	800946e <get_fat+0x26>
		val = 1;	/* Internal error */
 8009468:	2301      	movs	r3, #1
 800946a:	61fb      	str	r3, [r7, #28]
 800946c:	e100      	b.n	8009670 <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800946e:	f04f 31ff 	mov.w	r1, #4294967295
 8009472:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 8009474:	69b9      	ldr	r1, [r7, #24]
 8009476:	7809      	ldrb	r1, [r1, #0]
 8009478:	3901      	subs	r1, #1
 800947a:	2903      	cmp	r1, #3
 800947c:	f200 80ec 	bhi.w	8009658 <get_fat+0x210>
 8009480:	a001      	add	r0, pc, #4	@ (adr r0, 8009488 <get_fat+0x40>)
 8009482:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009486:	bf00      	nop
 8009488:	08009499 	.word	0x08009499
 800948c:	0800951f 	.word	0x0800951f
 8009490:	08009555 	.word	0x08009555
 8009494:	0800958d 	.word	0x0800958d
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	60fb      	str	r3, [r7, #12]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	085b      	lsrs	r3, r3, #1
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	4413      	add	r3, r2
 80094a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	0a5b      	lsrs	r3, r3, #9
 80094ae:	4413      	add	r3, r2
 80094b0:	4619      	mov	r1, r3
 80094b2:	69b8      	ldr	r0, [r7, #24]
 80094b4:	f7ff ff0c 	bl	80092d0 <move_window>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f040 80cf 	bne.w	800965e <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	1c5a      	adds	r2, r3, #1
 80094c4:	60fa      	str	r2, [r7, #12]
 80094c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	4413      	add	r3, r2
 80094ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80094d2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80094d4:	69bb      	ldr	r3, [r7, #24]
 80094d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	0a5b      	lsrs	r3, r3, #9
 80094dc:	4413      	add	r3, r2
 80094de:	4619      	mov	r1, r3
 80094e0:	69b8      	ldr	r0, [r7, #24]
 80094e2:	f7ff fef5 	bl	80092d0 <move_window>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f040 80ba 	bne.w	8009662 <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f4:	69ba      	ldr	r2, [r7, #24]
 80094f6:	4413      	add	r3, r2
 80094f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80094fc:	021b      	lsls	r3, r3, #8
 80094fe:	68ba      	ldr	r2, [r7, #8]
 8009500:	4313      	orrs	r3, r2
 8009502:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	f003 0301 	and.w	r3, r3, #1
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <get_fat+0xcc>
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	091b      	lsrs	r3, r3, #4
 8009512:	e002      	b.n	800951a <get_fat+0xd2>
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800951a:	61fb      	str	r3, [r7, #28]
			break;
 800951c:	e0a8      	b.n	8009670 <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800951e:	69bb      	ldr	r3, [r7, #24]
 8009520:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	0a1b      	lsrs	r3, r3, #8
 8009526:	4413      	add	r3, r2
 8009528:	4619      	mov	r1, r3
 800952a:	69b8      	ldr	r0, [r7, #24]
 800952c:	f7ff fed0 	bl	80092d0 <move_window>
 8009530:	4603      	mov	r3, r0
 8009532:	2b00      	cmp	r3, #0
 8009534:	f040 8097 	bne.w	8009666 <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009538:	69bb      	ldr	r3, [r7, #24]
 800953a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009546:	4413      	add	r3, r2
 8009548:	4618      	mov	r0, r3
 800954a:	f7ff faad 	bl	8008aa8 <ld_word>
 800954e:	4603      	mov	r3, r0
 8009550:	61fb      	str	r3, [r7, #28]
			break;
 8009552:	e08d      	b.n	8009670 <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	09db      	lsrs	r3, r3, #7
 800955c:	4413      	add	r3, r2
 800955e:	4619      	mov	r1, r3
 8009560:	69b8      	ldr	r0, [r7, #24]
 8009562:	f7ff feb5 	bl	80092d0 <move_window>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d17e      	bne.n	800966a <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800957a:	4413      	add	r3, r2
 800957c:	4618      	mov	r0, r3
 800957e:	f7ff faac 	bl	8008ada <ld_dword>
 8009582:	4603      	mov	r3, r0
 8009584:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009588:	61fb      	str	r3, [r7, #28]
			break;
 800958a:	e071      	b.n	8009670 <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8009592:	4301      	orrs	r1, r0
 8009594:	d060      	beq.n	8009658 <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 8009596:	6879      	ldr	r1, [r7, #4]
 8009598:	6889      	ldr	r1, [r1, #8]
 800959a:	6838      	ldr	r0, [r7, #0]
 800959c:	1a41      	subs	r1, r0, r1
 800959e:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 80095a0:	6879      	ldr	r1, [r7, #4]
 80095a2:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 80095a6:	1e42      	subs	r2, r0, #1
 80095a8:	f141 33ff 	adc.w	r3, r1, #4294967295
 80095ac:	f04f 0000 	mov.w	r0, #0
 80095b0:	f04f 0100 	mov.w	r1, #0
 80095b4:	0a50      	lsrs	r0, r2, #9
 80095b6:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80095ba:	0a59      	lsrs	r1, r3, #9
 80095bc:	4602      	mov	r2, r0
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	895b      	ldrh	r3, [r3, #10]
 80095c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095c6:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	79db      	ldrb	r3, [r3, #7]
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d10e      	bne.n	80095ee <get_fat+0x1a6>
					if (cofs <= clen) {
 80095d0:	697a      	ldr	r2, [r7, #20]
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d80a      	bhi.n	80095ee <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 80095d8:	697a      	ldr	r2, [r7, #20]
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	429a      	cmp	r2, r3
 80095de:	d002      	beq.n	80095e6 <get_fat+0x19e>
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	3301      	adds	r3, #1
 80095e4:	e001      	b.n	80095ea <get_fat+0x1a2>
 80095e6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80095ea:	61fb      	str	r3, [r7, #28]
						break;
 80095ec:	e040      	b.n	8009670 <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	79db      	ldrb	r3, [r3, #7]
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d108      	bne.n	8009608 <get_fat+0x1c0>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	699b      	ldr	r3, [r3, #24]
 80095fa:	697a      	ldr	r2, [r7, #20]
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d203      	bcs.n	8009608 <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	3301      	adds	r3, #1
 8009604:	61fb      	str	r3, [r7, #28]
					break;
 8009606:	e033      	b.n	8009670 <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	79db      	ldrb	r3, [r3, #7]
 800960c:	2b02      	cmp	r3, #2
 800960e:	d023      	beq.n	8009658 <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	69db      	ldr	r3, [r3, #28]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d003      	beq.n	8009620 <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 8009618:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800961c:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800961e:	e027      	b.n	8009670 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	09db      	lsrs	r3, r3, #7
 8009628:	4413      	add	r3, r2
 800962a:	4619      	mov	r1, r3
 800962c:	69b8      	ldr	r0, [r7, #24]
 800962e:	f7ff fe4f 	bl	80092d0 <move_window>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d11a      	bne.n	800966e <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009646:	4413      	add	r3, r2
 8009648:	4618      	mov	r0, r3
 800964a:	f7ff fa46 	bl	8008ada <ld_dword>
 800964e:	4603      	mov	r3, r0
 8009650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009654:	61fb      	str	r3, [r7, #28]
					break;
 8009656:	e00b      	b.n	8009670 <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009658:	2301      	movs	r3, #1
 800965a:	61fb      	str	r3, [r7, #28]
 800965c:	e008      	b.n	8009670 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800965e:	bf00      	nop
 8009660:	e006      	b.n	8009670 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009662:	bf00      	nop
 8009664:	e004      	b.n	8009670 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009666:	bf00      	nop
 8009668:	e002      	b.n	8009670 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800966a:	bf00      	nop
 800966c:	e000      	b.n	8009670 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800966e:	bf00      	nop
		}
	}

	return val;
 8009670:	69fb      	ldr	r3, [r7, #28]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3720      	adds	r7, #32
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop

0800967c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800967c:	b590      	push	{r4, r7, lr}
 800967e:	b089      	sub	sp, #36	@ 0x24
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009688:	2302      	movs	r3, #2
 800968a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	2b01      	cmp	r3, #1
 8009690:	f240 80dd 	bls.w	800984e <put_fat+0x1d2>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	69db      	ldr	r3, [r3, #28]
 8009698:	68ba      	ldr	r2, [r7, #8]
 800969a:	429a      	cmp	r2, r3
 800969c:	f080 80d7 	bcs.w	800984e <put_fat+0x1d2>
		switch (fs->fs_type) {
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	2b04      	cmp	r3, #4
 80096a6:	f300 80d2 	bgt.w	800984e <put_fat+0x1d2>
 80096aa:	2b03      	cmp	r3, #3
 80096ac:	f280 8093 	bge.w	80097d6 <put_fat+0x15a>
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d002      	beq.n	80096ba <put_fat+0x3e>
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	d06e      	beq.n	8009796 <put_fat+0x11a>
 80096b8:	e0c9      	b.n	800984e <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	61bb      	str	r3, [r7, #24]
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	085b      	lsrs	r3, r3, #1
 80096c2:	69ba      	ldr	r2, [r7, #24]
 80096c4:	4413      	add	r3, r2
 80096c6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	0a5b      	lsrs	r3, r3, #9
 80096d0:	4413      	add	r3, r2
 80096d2:	4619      	mov	r1, r3
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f7ff fdfb 	bl	80092d0 <move_window>
 80096da:	4603      	mov	r3, r0
 80096dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80096de:	7ffb      	ldrb	r3, [r7, #31]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f040 80ad 	bne.w	8009840 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	1c59      	adds	r1, r3, #1
 80096f0:	61b9      	str	r1, [r7, #24]
 80096f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096f6:	4413      	add	r3, r2
 80096f8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	f003 0301 	and.w	r3, r3, #1
 8009700:	2b00      	cmp	r3, #0
 8009702:	d00d      	beq.n	8009720 <put_fat+0xa4>
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	b25b      	sxtb	r3, r3
 800970a:	f003 030f 	and.w	r3, r3, #15
 800970e:	b25a      	sxtb	r2, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	b25b      	sxtb	r3, r3
 8009714:	011b      	lsls	r3, r3, #4
 8009716:	b25b      	sxtb	r3, r3
 8009718:	4313      	orrs	r3, r2
 800971a:	b25b      	sxtb	r3, r3
 800971c:	b2db      	uxtb	r3, r3
 800971e:	e001      	b.n	8009724 <put_fat+0xa8>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	b2db      	uxtb	r3, r3
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2201      	movs	r2, #1
 800972c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	0a5b      	lsrs	r3, r3, #9
 8009736:	4413      	add	r3, r2
 8009738:	4619      	mov	r1, r3
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f7ff fdc8 	bl	80092d0 <move_window>
 8009740:	4603      	mov	r3, r0
 8009742:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009744:	7ffb      	ldrb	r3, [r7, #31]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d17c      	bne.n	8009844 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009756:	4413      	add	r3, r2
 8009758:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d003      	beq.n	800976c <put_fat+0xf0>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	091b      	lsrs	r3, r3, #4
 8009768:	b2db      	uxtb	r3, r3
 800976a:	e00e      	b.n	800978a <put_fat+0x10e>
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	b25b      	sxtb	r3, r3
 8009772:	f023 030f 	bic.w	r3, r3, #15
 8009776:	b25a      	sxtb	r2, r3
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	0a1b      	lsrs	r3, r3, #8
 800977c:	b25b      	sxtb	r3, r3
 800977e:	f003 030f 	and.w	r3, r3, #15
 8009782:	b25b      	sxtb	r3, r3
 8009784:	4313      	orrs	r3, r2
 8009786:	b25b      	sxtb	r3, r3
 8009788:	b2db      	uxtb	r3, r3
 800978a:	697a      	ldr	r2, [r7, #20]
 800978c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2201      	movs	r2, #1
 8009792:	70da      	strb	r2, [r3, #3]
			break;
 8009794:	e05b      	b.n	800984e <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	0a1b      	lsrs	r3, r3, #8
 800979e:	4413      	add	r3, r2
 80097a0:	4619      	mov	r1, r3
 80097a2:	68f8      	ldr	r0, [r7, #12]
 80097a4:	f7ff fd94 	bl	80092d0 <move_window>
 80097a8:	4603      	mov	r3, r0
 80097aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80097ac:	7ffb      	ldrb	r3, [r7, #31]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d14a      	bne.n	8009848 <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80097c0:	4413      	add	r3, r2
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	b292      	uxth	r2, r2
 80097c6:	4611      	mov	r1, r2
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7ff fa84 	bl	8008cd6 <st_word>
			fs->wflag = 1;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2201      	movs	r2, #1
 80097d2:	70da      	strb	r2, [r3, #3]
			break;
 80097d4:	e03b      	b.n	800984e <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	09db      	lsrs	r3, r3, #7
 80097de:	4413      	add	r3, r2
 80097e0:	4619      	mov	r1, r3
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f7ff fd74 	bl	80092d0 <move_window>
 80097e8:	4603      	mov	r3, r0
 80097ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80097ec:	7ffb      	ldrb	r3, [r7, #31]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d12c      	bne.n	800984c <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	2b04      	cmp	r3, #4
 80097f8:	d012      	beq.n	8009820 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800980e:	4413      	add	r3, r2
 8009810:	4618      	mov	r0, r3
 8009812:	f7ff f962 	bl	8008ada <ld_dword>
 8009816:	4603      	mov	r3, r0
 8009818:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800981c:	4323      	orrs	r3, r4
 800981e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800982e:	4413      	add	r3, r2
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4618      	mov	r0, r3
 8009834:	f7ff fa6a 	bl	8008d0c <st_dword>
			fs->wflag = 1;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2201      	movs	r2, #1
 800983c:	70da      	strb	r2, [r3, #3]
			break;
 800983e:	e006      	b.n	800984e <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009840:	bf00      	nop
 8009842:	e004      	b.n	800984e <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009844:	bf00      	nop
 8009846:	e002      	b.n	800984e <put_fat+0x1d2>
			if (res != FR_OK) break;
 8009848:	bf00      	nop
 800984a:	e000      	b.n	800984e <put_fat+0x1d2>
			if (res != FR_OK) break;
 800984c:	bf00      	nop
		}
	}
	return res;
 800984e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009850:	4618      	mov	r0, r3
 8009852:	3724      	adds	r7, #36	@ 0x24
 8009854:	46bd      	mov	sp, r7
 8009856:	bd90      	pop	{r4, r7, pc}

08009858 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b08a      	sub	sp, #40	@ 0x28
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	3b02      	subs	r3, #2
 8009868:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	69db      	ldr	r3, [r3, #28]
 800986e:	3b02      	subs	r3, #2
 8009870:	68ba      	ldr	r2, [r7, #8]
 8009872:	429a      	cmp	r2, r3
 8009874:	d301      	bcc.n	800987a <find_bitmap+0x22>
 8009876:	2300      	movs	r3, #0
 8009878:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	61fb      	str	r3, [r7, #28]
 800987e:	69fb      	ldr	r3, [r7, #28]
 8009880:	61bb      	str	r3, [r7, #24]
 8009882:	2300      	movs	r3, #0
 8009884:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	0b1b      	lsrs	r3, r3, #12
 800988e:	4413      	add	r3, r2
 8009890:	4619      	mov	r1, r3
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f7ff fd1c 	bl	80092d0 <move_window>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d002      	beq.n	80098a4 <find_bitmap+0x4c>
 800989e:	f04f 33ff 	mov.w	r3, #4294967295
 80098a2:	e051      	b.n	8009948 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 80098a4:	69fb      	ldr	r3, [r7, #28]
 80098a6:	08db      	lsrs	r3, r3, #3
 80098a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098ac:	623b      	str	r3, [r7, #32]
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	f003 0307 	and.w	r3, r3, #7
 80098b4:	2201      	movs	r2, #1
 80098b6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	6a3b      	ldr	r3, [r7, #32]
 80098c2:	4413      	add	r3, r2
 80098c4:	3338      	adds	r3, #56	@ 0x38
 80098c6:	781a      	ldrb	r2, [r3, #0]
 80098c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098cc:	4013      	ands	r3, r2
 80098ce:	74fb      	strb	r3, [r7, #19]
 80098d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098d4:	005b      	lsls	r3, r3, #1
 80098d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 80098da:	69fb      	ldr	r3, [r7, #28]
 80098dc:	3301      	adds	r3, #1
 80098de:	61fb      	str	r3, [r7, #28]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	3b02      	subs	r3, #2
 80098e6:	69fa      	ldr	r2, [r7, #28]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d307      	bcc.n	80098fc <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 80098ec:	2300      	movs	r3, #0
 80098ee:	61fb      	str	r3, [r7, #28]
 80098f0:	2300      	movs	r3, #0
 80098f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80098f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098fa:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 80098fc:	7cfb      	ldrb	r3, [r7, #19]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d109      	bne.n	8009916 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	3301      	adds	r3, #1
 8009906:	617b      	str	r3, [r7, #20]
 8009908:	697a      	ldr	r2, [r7, #20]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	429a      	cmp	r2, r3
 800990e:	d106      	bne.n	800991e <find_bitmap+0xc6>
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	3302      	adds	r3, #2
 8009914:	e018      	b.n	8009948 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	61bb      	str	r3, [r7, #24]
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800991e:	69fa      	ldr	r2, [r7, #28]
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	429a      	cmp	r2, r3
 8009924:	d101      	bne.n	800992a <find_bitmap+0xd2>
 8009926:	2300      	movs	r3, #0
 8009928:	e00e      	b.n	8009948 <find_bitmap+0xf0>
			} while (bm);
 800992a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1c5      	bne.n	80098be <find_bitmap+0x66>
			bm = 1;
 8009932:	2301      	movs	r3, #1
 8009934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 8009938:	6a3b      	ldr	r3, [r7, #32]
 800993a:	3301      	adds	r3, #1
 800993c:	623b      	str	r3, [r7, #32]
 800993e:	6a3b      	ldr	r3, [r7, #32]
 8009940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009944:	d3bb      	bcc.n	80098be <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 8009946:	e79e      	b.n	8009886 <find_bitmap+0x2e>
	}
}
 8009948:	4618      	mov	r0, r3
 800994a:	3728      	adds	r7, #40	@ 0x28
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b088      	sub	sp, #32
 8009954:	af00      	add	r7, sp, #0
 8009956:	60f8      	str	r0, [r7, #12]
 8009958:	60b9      	str	r1, [r7, #8]
 800995a:	607a      	str	r2, [r7, #4]
 800995c:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	3b02      	subs	r3, #2
 8009962:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	0b1b      	lsrs	r3, r3, #12
 800996c:	4413      	add	r3, r2
 800996e:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	08db      	lsrs	r3, r3, #3
 8009974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009978:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	f003 0307 	and.w	r3, r3, #7
 8009980:	2201      	movs	r2, #1
 8009982:	fa02 f303 	lsl.w	r3, r2, r3
 8009986:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	1c5a      	adds	r2, r3, #1
 800998c:	617a      	str	r2, [r7, #20]
 800998e:	4619      	mov	r1, r3
 8009990:	68f8      	ldr	r0, [r7, #12]
 8009992:	f7ff fc9d 	bl	80092d0 <move_window>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	d001      	beq.n	80099a0 <change_bitmap+0x50>
 800999c:	2301      	movs	r3, #1
 800999e:	e03d      	b.n	8009a1c <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 80099a0:	68fa      	ldr	r2, [r7, #12]
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	4413      	add	r3, r2
 80099a6:	3338      	adds	r3, #56	@ 0x38
 80099a8:	781a      	ldrb	r2, [r3, #0]
 80099aa:	7ffb      	ldrb	r3, [r7, #31]
 80099ac:	4013      	ands	r3, r2
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bf14      	ite	ne
 80099b4:	2301      	movne	r3, #1
 80099b6:	2300      	moveq	r3, #0
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	461a      	mov	r2, r3
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	4293      	cmp	r3, r2
 80099c0:	d101      	bne.n	80099c6 <change_bitmap+0x76>
 80099c2:	2302      	movs	r3, #2
 80099c4:	e02a      	b.n	8009a1c <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	4413      	add	r3, r2
 80099cc:	3338      	adds	r3, #56	@ 0x38
 80099ce:	781a      	ldrb	r2, [r3, #0]
 80099d0:	7ffb      	ldrb	r3, [r7, #31]
 80099d2:	4053      	eors	r3, r2
 80099d4:	b2d9      	uxtb	r1, r3
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	4413      	add	r3, r2
 80099dc:	3338      	adds	r3, #56	@ 0x38
 80099de:	460a      	mov	r2, r1
 80099e0:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2201      	movs	r2, #1
 80099e6:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	3b01      	subs	r3, #1
 80099ec:	607b      	str	r3, [r7, #4]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d101      	bne.n	80099f8 <change_bitmap+0xa8>
 80099f4:	2300      	movs	r3, #0
 80099f6:	e011      	b.n	8009a1c <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 80099f8:	7ffb      	ldrb	r3, [r7, #31]
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	77fb      	strb	r3, [r7, #31]
 80099fe:	7ffb      	ldrb	r3, [r7, #31]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d1cd      	bne.n	80099a0 <change_bitmap+0x50>
			bm = 1;
 8009a04:	2301      	movs	r3, #1
 8009a06:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	61bb      	str	r3, [r7, #24]
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a14:	d3c4      	bcc.n	80099a0 <change_bitmap+0x50>
		i = 0;
 8009a16:	2300      	movs	r3, #0
 8009a18:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8009a1a:	e7b5      	b.n	8009988 <change_bitmap+0x38>
	}
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3720      	adds	r7, #32
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b086      	sub	sp, #24
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	79db      	ldrb	r3, [r3, #7]
 8009a30:	2b03      	cmp	r3, #3
 8009a32:	d121      	bne.n	8009a78 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	613b      	str	r3, [r7, #16]
 8009a40:	e014      	b.n	8009a6c <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6818      	ldr	r0, [r3, #0]
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	6979      	ldr	r1, [r7, #20]
 8009a4e:	f7ff fe15 	bl	800967c <put_fat>
 8009a52:	4603      	mov	r3, r0
 8009a54:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 8009a56:	7bfb      	ldrb	r3, [r7, #15]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d001      	beq.n	8009a60 <fill_first_frag+0x3c>
 8009a5c:	7bfb      	ldrb	r3, [r7, #15]
 8009a5e:	e00c      	b.n	8009a7a <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	3301      	adds	r3, #1
 8009a64:	617b      	str	r3, [r7, #20]
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	613b      	str	r3, [r7, #16]
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d1e7      	bne.n	8009a42 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3718      	adds	r7, #24
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b086      	sub	sp, #24
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	60f8      	str	r0, [r7, #12]
 8009a8a:	60b9      	str	r1, [r7, #8]
 8009a8c:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8009a8e:	e020      	b.n	8009ad2 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6818      	ldr	r0, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	69db      	ldr	r3, [r3, #28]
 8009a98:	68ba      	ldr	r2, [r7, #8]
 8009a9a:	1ad3      	subs	r3, r2, r3
 8009a9c:	1c59      	adds	r1, r3, #1
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d905      	bls.n	8009ab2 <fill_last_frag+0x30>
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	69db      	ldr	r3, [r3, #28]
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	3302      	adds	r3, #2
 8009ab0:	e000      	b.n	8009ab4 <fill_last_frag+0x32>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	f7ff fde1 	bl	800967c <put_fat>
 8009aba:	4603      	mov	r3, r0
 8009abc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 8009abe:	7dfb      	ldrb	r3, [r7, #23]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <fill_last_frag+0x46>
 8009ac4:	7dfb      	ldrb	r3, [r7, #23]
 8009ac6:	e009      	b.n	8009adc <fill_last_frag+0x5a>
		obj->n_frag--;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	69db      	ldr	r3, [r3, #28]
 8009acc:	1e5a      	subs	r2, r3, #1
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	69db      	ldr	r3, [r3, #28]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1da      	bne.n	8009a90 <fill_last_frag+0xe>
	}
	return FR_OK;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3718      	adds	r7, #24
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b08a      	sub	sp, #40	@ 0x28
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009af0:	2300      	movs	r3, #0
 8009af2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d904      	bls.n	8009b12 <remove_chain+0x2e>
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	69db      	ldr	r3, [r3, #28]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d301      	bcc.n	8009b16 <remove_chain+0x32>
 8009b12:	2302      	movs	r3, #2
 8009b14:	e096      	b.n	8009c44 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d014      	beq.n	8009b46 <remove_chain+0x62>
 8009b1c:	69bb      	ldr	r3, [r7, #24]
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d103      	bne.n	8009b2c <remove_chain+0x48>
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	79db      	ldrb	r3, [r3, #7]
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	d00c      	beq.n	8009b46 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b30:	6879      	ldr	r1, [r7, #4]
 8009b32:	69b8      	ldr	r0, [r7, #24]
 8009b34:	f7ff fda2 	bl	800967c <put_fat>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009b3c:	7ffb      	ldrb	r3, [r7, #31]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <remove_chain+0x62>
 8009b42:	7ffb      	ldrb	r3, [r7, #31]
 8009b44:	e07e      	b.n	8009c44 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f7ff fc7d 	bl	8009448 <get_fat>
 8009b4e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d055      	beq.n	8009c02 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d101      	bne.n	8009b60 <remove_chain+0x7c>
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	e071      	b.n	8009c44 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b66:	d101      	bne.n	8009b6c <remove_chain+0x88>
 8009b68:	2301      	movs	r3, #1
 8009b6a:	e06b      	b.n	8009c44 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	781b      	ldrb	r3, [r3, #0]
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	d00b      	beq.n	8009b8c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009b74:	2200      	movs	r2, #0
 8009b76:	68b9      	ldr	r1, [r7, #8]
 8009b78:	69b8      	ldr	r0, [r7, #24]
 8009b7a:	f7ff fd7f 	bl	800967c <put_fat>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009b82:	7ffb      	ldrb	r3, [r7, #31]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <remove_chain+0xa8>
 8009b88:	7ffb      	ldrb	r3, [r7, #31]
 8009b8a:	e05b      	b.n	8009c44 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009b8c:	69bb      	ldr	r3, [r7, #24]
 8009b8e:	699a      	ldr	r2, [r3, #24]
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	69db      	ldr	r3, [r3, #28]
 8009b94:	3b02      	subs	r3, #2
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d20b      	bcs.n	8009bb2 <remove_chain+0xce>
			fs->free_clst++;
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	699b      	ldr	r3, [r3, #24]
 8009b9e:	1c5a      	adds	r2, r3, #1
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	791b      	ldrb	r3, [r3, #4]
 8009ba8:	f043 0301 	orr.w	r3, r3, #1
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8009bb2:	6a3b      	ldr	r3, [r7, #32]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	697a      	ldr	r2, [r7, #20]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d102      	bne.n	8009bc2 <remove_chain+0xde>
			ecl = nxt;
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	623b      	str	r3, [r7, #32]
 8009bc0:	e017      	b.n	8009bf2 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	2b04      	cmp	r3, #4
 8009bc8:	d10f      	bne.n	8009bea <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 8009bca:	6a3a      	ldr	r2, [r7, #32]
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	1c5a      	adds	r2, r3, #1
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bd6:	69b8      	ldr	r0, [r7, #24]
 8009bd8:	f7ff feba 	bl	8009950 <change_bitmap>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 8009be0:	7ffb      	ldrb	r3, [r7, #31]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d001      	beq.n	8009bea <remove_chain+0x106>
 8009be6:	7ffb      	ldrb	r3, [r7, #31]
 8009be8:	e02c      	b.n	8009c44 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	623b      	str	r3, [r7, #32]
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009bf6:	69bb      	ldr	r3, [r7, #24]
 8009bf8:	69db      	ldr	r3, [r3, #28]
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d3a2      	bcc.n	8009b46 <remove_chain+0x62>
 8009c00:	e000      	b.n	8009c04 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 8009c02:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 8009c04:	69bb      	ldr	r3, [r7, #24]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	2b04      	cmp	r3, #4
 8009c0a:	d11a      	bne.n	8009c42 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d103      	bne.n	8009c1a <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	71da      	strb	r2, [r3, #7]
 8009c18:	e013      	b.n	8009c42 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	79db      	ldrb	r3, [r3, #7]
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d10f      	bne.n	8009c42 <remove_chain+0x15e>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d30a      	bcc.n	8009c42 <remove_chain+0x15e>
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	689a      	ldr	r2, [r3, #8]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	699b      	ldr	r3, [r3, #24]
 8009c34:	4413      	add	r3, r2
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d802      	bhi.n	8009c42 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2202      	movs	r2, #2
 8009c40:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3728      	adds	r7, #40	@ 0x28
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b088      	sub	sp, #32
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10d      	bne.n	8009c7e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	695b      	ldr	r3, [r3, #20]
 8009c66:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d004      	beq.n	8009c78 <create_chain+0x2c>
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	69db      	ldr	r3, [r3, #28]
 8009c72:	69ba      	ldr	r2, [r7, #24]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d31b      	bcc.n	8009cb0 <create_chain+0x64>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	61bb      	str	r3, [r7, #24]
 8009c7c:	e018      	b.n	8009cb0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009c7e:	6839      	ldr	r1, [r7, #0]
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f7ff fbe1 	bl	8009448 <get_fat>
 8009c86:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d801      	bhi.n	8009c92 <create_chain+0x46>
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e0d9      	b.n	8009e46 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c98:	d101      	bne.n	8009c9e <create_chain+0x52>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	e0d3      	b.n	8009e46 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	69db      	ldr	r3, [r3, #28]
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d201      	bcs.n	8009cac <create_chain+0x60>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	e0cc      	b.n	8009e46 <create_chain+0x1fa>
		scl = clst;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	2b04      	cmp	r3, #4
 8009cb6:	d164      	bne.n	8009d82 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8009cb8:	2201      	movs	r2, #1
 8009cba:	69b9      	ldr	r1, [r7, #24]
 8009cbc:	6938      	ldr	r0, [r7, #16]
 8009cbe:	f7ff fdcb 	bl	8009858 <find_bitmap>
 8009cc2:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 8009cc4:	69fb      	ldr	r3, [r7, #28]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d003      	beq.n	8009cd2 <create_chain+0x86>
 8009cca:	69fb      	ldr	r3, [r7, #28]
 8009ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd0:	d101      	bne.n	8009cd6 <create_chain+0x8a>
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	e0b7      	b.n	8009e46 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	2201      	movs	r2, #1
 8009cda:	69f9      	ldr	r1, [r7, #28]
 8009cdc:	6938      	ldr	r0, [r7, #16]
 8009cde:	f7ff fe37 	bl	8009950 <change_bitmap>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 8009ce6:	7dfb      	ldrb	r3, [r7, #23]
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	d101      	bne.n	8009cf0 <create_chain+0xa4>
 8009cec:	2301      	movs	r3, #1
 8009cee:	e0aa      	b.n	8009e46 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 8009cf0:	7dfb      	ldrb	r3, [r7, #23]
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d102      	bne.n	8009cfc <create_chain+0xb0>
 8009cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8009cfa:	e0a4      	b.n	8009e46 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d103      	bne.n	8009d0a <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2202      	movs	r2, #2
 8009d06:	71da      	strb	r2, [r3, #7]
 8009d08:	e011      	b.n	8009d2e <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	79db      	ldrb	r3, [r3, #7]
 8009d0e:	2b02      	cmp	r3, #2
 8009d10:	d10d      	bne.n	8009d2e <create_chain+0xe2>
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	3301      	adds	r3, #1
 8009d16:	69fa      	ldr	r2, [r7, #28]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d008      	beq.n	8009d2e <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	689b      	ldr	r3, [r3, #8]
 8009d20:	69ba      	ldr	r2, [r7, #24]
 8009d22:	1ad2      	subs	r2, r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2203      	movs	r2, #3
 8009d2c:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	79db      	ldrb	r3, [r3, #7]
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	d064      	beq.n	8009e00 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	69fa      	ldr	r2, [r7, #28]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d10b      	bne.n	8009d58 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	69db      	ldr	r3, [r3, #28]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <create_chain+0x104>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	69db      	ldr	r3, [r3, #28]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	e000      	b.n	8009d52 <create_chain+0x106>
 8009d50:	2302      	movs	r3, #2
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	61d3      	str	r3, [r2, #28]
 8009d56:	e053      	b.n	8009e00 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	69db      	ldr	r3, [r3, #28]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d102      	bne.n	8009d66 <create_chain+0x11a>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 8009d66:	69fa      	ldr	r2, [r7, #28]
 8009d68:	6839      	ldr	r1, [r7, #0]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f7ff fe89 	bl	8009a82 <fill_last_frag>
 8009d70:	4603      	mov	r3, r0
 8009d72:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 8009d74:	7dfb      	ldrb	r3, [r7, #23]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d142      	bne.n	8009e00 <create_chain+0x1b4>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	61da      	str	r2, [r3, #28]
 8009d80:	e03e      	b.n	8009e00 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	69fa      	ldr	r2, [r7, #28]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d307      	bcc.n	8009da6 <create_chain+0x15a>
				ncl = 2;
 8009d96:	2302      	movs	r3, #2
 8009d98:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d901      	bls.n	8009da6 <create_chain+0x15a>
 8009da2:	2300      	movs	r3, #0
 8009da4:	e04f      	b.n	8009e46 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009da6:	69f9      	ldr	r1, [r7, #28]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7ff fb4d 	bl	8009448 <get_fat>
 8009dae:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d00e      	beq.n	8009dd4 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d003      	beq.n	8009dc4 <create_chain+0x178>
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc2:	d101      	bne.n	8009dc8 <create_chain+0x17c>
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	e03e      	b.n	8009e46 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 8009dc8:	69fa      	ldr	r2, [r7, #28]
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d1da      	bne.n	8009d86 <create_chain+0x13a>
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	e038      	b.n	8009e46 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 8009dd4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dda:	69f9      	ldr	r1, [r7, #28]
 8009ddc:	6938      	ldr	r0, [r7, #16]
 8009dde:	f7ff fc4d 	bl	800967c <put_fat>
 8009de2:	4603      	mov	r3, r0
 8009de4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009de6:	7dfb      	ldrb	r3, [r7, #23]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d109      	bne.n	8009e00 <create_chain+0x1b4>
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d006      	beq.n	8009e00 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009df2:	69fa      	ldr	r2, [r7, #28]
 8009df4:	6839      	ldr	r1, [r7, #0]
 8009df6:	6938      	ldr	r0, [r7, #16]
 8009df8:	f7ff fc40 	bl	800967c <put_fat>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009e00:	7dfb      	ldrb	r3, [r7, #23]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d116      	bne.n	8009e34 <create_chain+0x1e8>
		fs->last_clst = ncl;
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	69fa      	ldr	r2, [r7, #28]
 8009e0a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	699a      	ldr	r2, [r3, #24]
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	69db      	ldr	r3, [r3, #28]
 8009e14:	3b02      	subs	r3, #2
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d804      	bhi.n	8009e24 <create_chain+0x1d8>
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	699b      	ldr	r3, [r3, #24]
 8009e1e:	1e5a      	subs	r2, r3, #1
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	791b      	ldrb	r3, [r3, #4]
 8009e28:	f043 0301 	orr.w	r3, r3, #1
 8009e2c:	b2da      	uxtb	r2, r3
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	711a      	strb	r2, [r3, #4]
 8009e32:	e007      	b.n	8009e44 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009e34:	7dfb      	ldrb	r3, [r7, #23]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d102      	bne.n	8009e40 <create_chain+0x1f4>
 8009e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e3e:	e000      	b.n	8009e42 <create_chain+0x1f6>
 8009e40:	2301      	movs	r3, #1
 8009e42:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009e44:	69fb      	ldr	r3, [r7, #28]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3720      	adds	r7, #32
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009e4e:	b5b0      	push	{r4, r5, r7, lr}
 8009e50:	b088      	sub	sp, #32
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	60f8      	str	r0, [r7, #12]
 8009e56:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e64:	3304      	adds	r3, #4
 8009e66:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e6c:	f04f 0000 	mov.w	r0, #0
 8009e70:	f04f 0100 	mov.w	r1, #0
 8009e74:	0a50      	lsrs	r0, r2, #9
 8009e76:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8009e7a:	0a59      	lsrs	r1, r3, #9
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	895b      	ldrh	r3, [r3, #10]
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2200      	movs	r2, #0
 8009e84:	461c      	mov	r4, r3
 8009e86:	4615      	mov	r5, r2
 8009e88:	4622      	mov	r2, r4
 8009e8a:	462b      	mov	r3, r5
 8009e8c:	f7f6 ff0c 	bl	8000ca8 <__aeabi_uldivmod>
 8009e90:	4602      	mov	r2, r0
 8009e92:	460b      	mov	r3, r1
 8009e94:	4613      	mov	r3, r2
 8009e96:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	1d1a      	adds	r2, r3, #4
 8009e9c:	61ba      	str	r2, [r7, #24]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d101      	bne.n	8009eac <clmt_clust+0x5e>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	e010      	b.n	8009ece <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 8009eac:	69fa      	ldr	r2, [r7, #28]
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d307      	bcc.n	8009ec4 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 8009eb4:	69fa      	ldr	r2, [r7, #28]
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	1ad3      	subs	r3, r2, r3
 8009eba:	61fb      	str	r3, [r7, #28]
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	3304      	adds	r3, #4
 8009ec0:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009ec2:	e7e9      	b.n	8009e98 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 8009ec4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009ec6:	69bb      	ldr	r3, [r7, #24]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	4413      	add	r3, r2
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3720      	adds	r7, #32
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bdb0      	pop	{r4, r5, r7, pc}

08009ed6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b086      	sub	sp, #24
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
 8009ede:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	2b04      	cmp	r3, #4
 8009eec:	d102      	bne.n	8009ef4 <dir_sdi+0x1e>
 8009eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef2:	e001      	b.n	8009ef8 <dir_sdi+0x22>
 8009ef4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d904      	bls.n	8009f08 <dir_sdi+0x32>
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	f003 031f 	and.w	r3, r3, #31
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d001      	beq.n	8009f0c <dir_sdi+0x36>
		return FR_INT_ERR;
 8009f08:	2302      	movs	r3, #2
 8009f0a:	e066      	b.n	8009fda <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	683a      	ldr	r2, [r7, #0]
 8009f10:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d109      	bne.n	8009f32 <dir_sdi+0x5c>
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	2b02      	cmp	r3, #2
 8009f24:	d905      	bls.n	8009f32 <dir_sdi+0x5c>
		clst = fs->dirbase;
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f2a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d10c      	bne.n	8009f52 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	095b      	lsrs	r3, r3, #5
 8009f3c:	693a      	ldr	r2, [r7, #16]
 8009f3e:	8912      	ldrh	r2, [r2, #8]
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d301      	bcc.n	8009f48 <dir_sdi+0x72>
 8009f44:	2302      	movs	r3, #2
 8009f46:	e048      	b.n	8009fda <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f50:	e029      	b.n	8009fa6 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	895b      	ldrh	r3, [r3, #10]
 8009f56:	025b      	lsls	r3, r3, #9
 8009f58:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009f5a:	e019      	b.n	8009f90 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6979      	ldr	r1, [r7, #20]
 8009f60:	4618      	mov	r0, r3
 8009f62:	f7ff fa71 	bl	8009448 <get_fat>
 8009f66:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6e:	d101      	bne.n	8009f74 <dir_sdi+0x9e>
 8009f70:	2301      	movs	r3, #1
 8009f72:	e032      	b.n	8009fda <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d904      	bls.n	8009f84 <dir_sdi+0xae>
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	69db      	ldr	r3, [r3, #28]
 8009f7e:	697a      	ldr	r2, [r7, #20]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d301      	bcc.n	8009f88 <dir_sdi+0xb2>
 8009f84:	2302      	movs	r3, #2
 8009f86:	e028      	b.n	8009fda <dir_sdi+0x104>
			ofs -= csz;
 8009f88:	683a      	ldr	r2, [r7, #0]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	1ad3      	subs	r3, r2, r3
 8009f8e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009f90:	683a      	ldr	r2, [r7, #0]
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d2e1      	bcs.n	8009f5c <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 8009f98:	6979      	ldr	r1, [r7, #20]
 8009f9a:	6938      	ldr	r0, [r7, #16]
 8009f9c:	f7ff fa34 	bl	8009408 <clust2sect>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	697a      	ldr	r2, [r7, #20]
 8009faa:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <dir_sdi+0xe2>
 8009fb4:	2302      	movs	r3, #2
 8009fb6:	e010      	b.n	8009fda <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	0a5b      	lsrs	r3, r3, #9
 8009fc0:	441a      	add	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fd2:	441a      	add	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3718      	adds	r7, #24
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b086      	sub	sp, #24
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
 8009fea:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff6:	3320      	adds	r3, #32
 8009ff8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00b      	beq.n	800a01a <dir_next+0x38>
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	2b04      	cmp	r3, #4
 800a008:	d102      	bne.n	800a010 <dir_next+0x2e>
 800a00a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a00e:	e001      	b.n	800a014 <dir_next+0x32>
 800a010:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	429a      	cmp	r2, r3
 800a018:	d801      	bhi.n	800a01e <dir_next+0x3c>
 800a01a:	2304      	movs	r3, #4
 800a01c:	e0b2      	b.n	800a184 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a024:	2b00      	cmp	r3, #0
 800a026:	f040 80a0 	bne.w	800a16a <dir_next+0x188>
		dp->sect++;				/* Next sector */
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a02e:	1c5a      	adds	r2, r3, #1
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10b      	bne.n	800a054 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	095b      	lsrs	r3, r3, #5
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	8912      	ldrh	r2, [r2, #8]
 800a044:	4293      	cmp	r3, r2
 800a046:	f0c0 8090 	bcc.w	800a16a <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	639a      	str	r2, [r3, #56]	@ 0x38
 800a050:	2304      	movs	r3, #4
 800a052:	e097      	b.n	800a184 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	0a5b      	lsrs	r3, r3, #9
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	8952      	ldrh	r2, [r2, #10]
 800a05c:	3a01      	subs	r2, #1
 800a05e:	4013      	ands	r3, r2
 800a060:	2b00      	cmp	r3, #0
 800a062:	f040 8082 	bne.w	800a16a <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a06c:	4619      	mov	r1, r3
 800a06e:	4610      	mov	r0, r2
 800a070:	f7ff f9ea 	bl	8009448 <get_fat>
 800a074:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d801      	bhi.n	800a080 <dir_next+0x9e>
 800a07c:	2302      	movs	r3, #2
 800a07e:	e081      	b.n	800a184 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a086:	d101      	bne.n	800a08c <dir_next+0xaa>
 800a088:	2301      	movs	r3, #1
 800a08a:	e07b      	b.n	800a184 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	69db      	ldr	r3, [r3, #28]
 800a090:	697a      	ldr	r2, [r7, #20]
 800a092:	429a      	cmp	r2, r3
 800a094:	d35f      	bcc.n	800a156 <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d104      	bne.n	800a0a6 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	639a      	str	r2, [r3, #56]	@ 0x38
 800a0a2:	2304      	movs	r3, #4
 800a0a4:	e06e      	b.n	800a184 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	4610      	mov	r0, r2
 800a0b0:	f7ff fdcc 	bl	8009c4c <create_chain>
 800a0b4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d101      	bne.n	800a0c0 <dir_next+0xde>
 800a0bc:	2307      	movs	r3, #7
 800a0be:	e061      	b.n	800a184 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d101      	bne.n	800a0ca <dir_next+0xe8>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	e05c      	b.n	800a184 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d0:	d101      	bne.n	800a0d6 <dir_next+0xf4>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e056      	b.n	800a184 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	79db      	ldrb	r3, [r3, #7]
 800a0da:	f043 0304 	orr.w	r3, r3, #4
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f7ff f8af 	bl	8009248 <sync_window>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d001      	beq.n	800a0f4 <dir_next+0x112>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	e047      	b.n	800a184 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3338      	adds	r3, #56	@ 0x38
 800a0f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7fe fed9 	bl	8008eb6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a104:	2300      	movs	r3, #0
 800a106:	613b      	str	r3, [r7, #16]
 800a108:	6979      	ldr	r1, [r7, #20]
 800a10a:	68f8      	ldr	r0, [r7, #12]
 800a10c:	f7ff f97c 	bl	8009408 <clust2sect>
 800a110:	4602      	mov	r2, r0
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	635a      	str	r2, [r3, #52]	@ 0x34
 800a116:	e012      	b.n	800a13e <dir_next+0x15c>
						fs->wflag = 1;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2201      	movs	r2, #1
 800a11c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	f7ff f892 	bl	8009248 <sync_window>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d001      	beq.n	800a12e <dir_next+0x14c>
 800a12a:	2301      	movs	r3, #1
 800a12c:	e02a      	b.n	800a184 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	3301      	adds	r3, #1
 800a132:	613b      	str	r3, [r7, #16]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a138:	1c5a      	adds	r2, r3, #1
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	635a      	str	r2, [r3, #52]	@ 0x34
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	895b      	ldrh	r3, [r3, #10]
 800a142:	461a      	mov	r2, r3
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	4293      	cmp	r3, r2
 800a148:	d3e6      	bcc.n	800a118 <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	1ad2      	subs	r2, r2, r3
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	697a      	ldr	r2, [r7, #20]
 800a15a:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 800a15c:	6979      	ldr	r1, [r7, #20]
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f7ff f952 	bl	8009408 <clust2sect>
 800a164:	4602      	mov	r2, r0
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a17c:	441a      	add	r2, r3
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800a182:	2300      	movs	r3, #0
}
 800a184:	4618      	mov	r0, r3
 800a186:	3718      	adds	r7, #24
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a19c:	2100      	movs	r1, #0
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f7ff fe99 	bl	8009ed6 <dir_sdi>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a1a8:	7dfb      	ldrb	r3, [r7, #23]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d140      	bne.n	800a230 <dir_alloc+0xa4>
		n = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	68f8      	ldr	r0, [r7, #12]
 800a1ba:	f7ff f889 	bl	80092d0 <move_window>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a1c2:	7dfb      	ldrb	r3, [r7, #23]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d132      	bne.n	800a22e <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	2b04      	cmp	r3, #4
 800a1ce:	d108      	bne.n	800a1e2 <dir_alloc+0x56>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	b25b      	sxtb	r3, r3
 800a1d8:	43db      	mvns	r3, r3
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	09db      	lsrs	r3, r3, #7
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	e00f      	b.n	800a202 <dir_alloc+0x76>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2be5      	cmp	r3, #229	@ 0xe5
 800a1ea:	d004      	beq.n	800a1f6 <dir_alloc+0x6a>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d101      	bne.n	800a1fa <dir_alloc+0x6e>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e000      	b.n	800a1fc <dir_alloc+0x70>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	f003 0301 	and.w	r3, r3, #1
 800a200:	b2db      	uxtb	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	d007      	beq.n	800a216 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	3301      	adds	r3, #1
 800a20a:	613b      	str	r3, [r7, #16]
 800a20c:	693a      	ldr	r2, [r7, #16]
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	429a      	cmp	r2, r3
 800a212:	d102      	bne.n	800a21a <dir_alloc+0x8e>
 800a214:	e00c      	b.n	800a230 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a216:	2300      	movs	r3, #0
 800a218:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a21a:	2101      	movs	r1, #1
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f7ff fee0 	bl	8009fe2 <dir_next>
 800a222:	4603      	mov	r3, r0
 800a224:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a226:	7dfb      	ldrb	r3, [r7, #23]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d0c2      	beq.n	800a1b2 <dir_alloc+0x26>
 800a22c:	e000      	b.n	800a230 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800a22e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a230:	7dfb      	ldrb	r3, [r7, #23]
 800a232:	2b04      	cmp	r3, #4
 800a234:	d101      	bne.n	800a23a <dir_alloc+0xae>
 800a236:	2307      	movs	r3, #7
 800a238:	75fb      	strb	r3, [r7, #23]
	return res;
 800a23a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3718      	adds	r7, #24
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	331a      	adds	r3, #26
 800a252:	4618      	mov	r0, r3
 800a254:	f7fe fc28 	bl	8008aa8 <ld_word>
 800a258:	4603      	mov	r3, r0
 800a25a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	2b03      	cmp	r3, #3
 800a262:	d109      	bne.n	800a278 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	3314      	adds	r3, #20
 800a268:	4618      	mov	r0, r3
 800a26a:	f7fe fc1d 	bl	8008aa8 <ld_word>
 800a26e:	4603      	mov	r3, r0
 800a270:	041b      	lsls	r3, r3, #16
 800a272:	68fa      	ldr	r2, [r7, #12]
 800a274:	4313      	orrs	r3, r2
 800a276:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a278:	68fb      	ldr	r3, [r7, #12]
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b084      	sub	sp, #16
 800a286:	af00      	add	r7, sp, #0
 800a288:	60f8      	str	r0, [r7, #12]
 800a28a:	60b9      	str	r1, [r7, #8]
 800a28c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	331a      	adds	r3, #26
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	b292      	uxth	r2, r2
 800a296:	4611      	mov	r1, r2
 800a298:	4618      	mov	r0, r3
 800a29a:	f7fe fd1c 	bl	8008cd6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	2b03      	cmp	r3, #3
 800a2a4:	d109      	bne.n	800a2ba <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	f103 0214 	add.w	r2, r3, #20
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	0c1b      	lsrs	r3, r3, #16
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	f7fe fd0e 	bl	8008cd6 <st_word>
	}
}
 800a2ba:	bf00      	nop
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
	...

0800a2c4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a2c4:	b590      	push	{r4, r7, lr}
 800a2c6:	b087      	sub	sp, #28
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	331a      	adds	r3, #26
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7fe fbe8 	bl	8008aa8 <ld_word>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d001      	beq.n	800a2e2 <cmp_lfn+0x1e>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	e059      	b.n	800a396 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a2ea:	1e5a      	subs	r2, r3, #1
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	005b      	lsls	r3, r3, #1
 800a2f0:	4413      	add	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4413      	add	r3, r2
 800a2f6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	81fb      	strh	r3, [r7, #14]
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	613b      	str	r3, [r7, #16]
 800a300:	e033      	b.n	800a36a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a302:	4a27      	ldr	r2, [pc, #156]	@ (800a3a0 <cmp_lfn+0xdc>)
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	4413      	add	r3, r2
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	461a      	mov	r2, r3
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	4413      	add	r3, r2
 800a310:	4618      	mov	r0, r3
 800a312:	f7fe fbc9 	bl	8008aa8 <ld_word>
 800a316:	4603      	mov	r3, r0
 800a318:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a31a:	89fb      	ldrh	r3, [r7, #14]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d01a      	beq.n	800a356 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	2bfe      	cmp	r3, #254	@ 0xfe
 800a324:	d812      	bhi.n	800a34c <cmp_lfn+0x88>
 800a326:	89bb      	ldrh	r3, [r7, #12]
 800a328:	4618      	mov	r0, r3
 800a32a:	f003 f9c1 	bl	800d6b0 <ff_wtoupper>
 800a32e:	4603      	mov	r3, r0
 800a330:	461c      	mov	r4, r3
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	1c5a      	adds	r2, r3, #1
 800a336:	617a      	str	r2, [r7, #20]
 800a338:	005b      	lsls	r3, r3, #1
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	4413      	add	r3, r2
 800a33e:	881b      	ldrh	r3, [r3, #0]
 800a340:	4618      	mov	r0, r3
 800a342:	f003 f9b5 	bl	800d6b0 <ff_wtoupper>
 800a346:	4603      	mov	r3, r0
 800a348:	429c      	cmp	r4, r3
 800a34a:	d001      	beq.n	800a350 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800a34c:	2300      	movs	r3, #0
 800a34e:	e022      	b.n	800a396 <cmp_lfn+0xd2>
			}
			wc = uc;
 800a350:	89bb      	ldrh	r3, [r7, #12]
 800a352:	81fb      	strh	r3, [r7, #14]
 800a354:	e006      	b.n	800a364 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a356:	89bb      	ldrh	r3, [r7, #12]
 800a358:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d001      	beq.n	800a364 <cmp_lfn+0xa0>
 800a360:	2300      	movs	r3, #0
 800a362:	e018      	b.n	800a396 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	3301      	adds	r3, #1
 800a368:	613b      	str	r3, [r7, #16]
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	2b0c      	cmp	r3, #12
 800a36e:	d9c8      	bls.n	800a302 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00b      	beq.n	800a394 <cmp_lfn+0xd0>
 800a37c:	89fb      	ldrh	r3, [r7, #14]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d008      	beq.n	800a394 <cmp_lfn+0xd0>
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	005b      	lsls	r3, r3, #1
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	4413      	add	r3, r2
 800a38a:	881b      	ldrh	r3, [r3, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d001      	beq.n	800a394 <cmp_lfn+0xd0>
 800a390:	2300      	movs	r3, #0
 800a392:	e000      	b.n	800a396 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800a394:	2301      	movs	r3, #1
}
 800a396:	4618      	mov	r0, r3
 800a398:	371c      	adds	r7, #28
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd90      	pop	{r4, r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	0801211c 	.word	0x0801211c

0800a3a4 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	331a      	adds	r3, #26
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7fe fb78 	bl	8008aa8 <ld_word>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d001      	beq.n	800a3c2 <pick_lfn+0x1e>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e04d      	b.n	800a45e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3ca:	1e5a      	subs	r2, r3, #1
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	005b      	lsls	r3, r3, #1
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a3d8:	2301      	movs	r3, #1
 800a3da:	81fb      	strh	r3, [r7, #14]
 800a3dc:	2300      	movs	r3, #0
 800a3de:	613b      	str	r3, [r7, #16]
 800a3e0:	e028      	b.n	800a434 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a3e2:	4a21      	ldr	r2, [pc, #132]	@ (800a468 <pick_lfn+0xc4>)
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f7fe fb59 	bl	8008aa8 <ld_word>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a3fa:	89fb      	ldrh	r3, [r7, #14]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d00f      	beq.n	800a420 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	2bfe      	cmp	r3, #254	@ 0xfe
 800a404:	d901      	bls.n	800a40a <pick_lfn+0x66>
 800a406:	2300      	movs	r3, #0
 800a408:	e029      	b.n	800a45e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800a40a:	89bb      	ldrh	r3, [r7, #12]
 800a40c:	81fb      	strh	r3, [r7, #14]
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	1c5a      	adds	r2, r3, #1
 800a412:	617a      	str	r2, [r7, #20]
 800a414:	005b      	lsls	r3, r3, #1
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	4413      	add	r3, r2
 800a41a:	89fa      	ldrh	r2, [r7, #14]
 800a41c:	801a      	strh	r2, [r3, #0]
 800a41e:	e006      	b.n	800a42e <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a420:	89bb      	ldrh	r3, [r7, #12]
 800a422:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a426:	4293      	cmp	r3, r2
 800a428:	d001      	beq.n	800a42e <pick_lfn+0x8a>
 800a42a:	2300      	movs	r3, #0
 800a42c:	e017      	b.n	800a45e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	3301      	adds	r3, #1
 800a432:	613b      	str	r3, [r7, #16]
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	2b0c      	cmp	r3, #12
 800a438:	d9d3      	bls.n	800a3e2 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00a      	beq.n	800a45c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	2bfe      	cmp	r3, #254	@ 0xfe
 800a44a:	d901      	bls.n	800a450 <pick_lfn+0xac>
 800a44c:	2300      	movs	r3, #0
 800a44e:	e006      	b.n	800a45e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	005b      	lsls	r3, r3, #1
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	4413      	add	r3, r2
 800a458:	2200      	movs	r2, #0
 800a45a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800a45c:	2301      	movs	r3, #1
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3718      	adds	r7, #24
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	0801211c 	.word	0x0801211c

0800a46c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b088      	sub	sp, #32
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	4611      	mov	r1, r2
 800a478:	461a      	mov	r2, r3
 800a47a:	460b      	mov	r3, r1
 800a47c:	71fb      	strb	r3, [r7, #7]
 800a47e:	4613      	mov	r3, r2
 800a480:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	330d      	adds	r3, #13
 800a486:	79ba      	ldrb	r2, [r7, #6]
 800a488:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	330b      	adds	r3, #11
 800a48e:	220f      	movs	r2, #15
 800a490:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	330c      	adds	r3, #12
 800a496:	2200      	movs	r2, #0
 800a498:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	331a      	adds	r3, #26
 800a49e:	2100      	movs	r1, #0
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f7fe fc18 	bl	8008cd6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800a4a6:	79fb      	ldrb	r3, [r7, #7]
 800a4a8:	1e5a      	subs	r2, r3, #1
 800a4aa:	4613      	mov	r3, r2
 800a4ac:	005b      	lsls	r3, r3, #1
 800a4ae:	4413      	add	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	82fb      	strh	r3, [r7, #22]
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800a4be:	8afb      	ldrh	r3, [r7, #22]
 800a4c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d007      	beq.n	800a4d8 <put_lfn+0x6c>
 800a4c8:	69fb      	ldr	r3, [r7, #28]
 800a4ca:	1c5a      	adds	r2, r3, #1
 800a4cc:	61fa      	str	r2, [r7, #28]
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	68fa      	ldr	r2, [r7, #12]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	881b      	ldrh	r3, [r3, #0]
 800a4d6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800a4d8:	4a17      	ldr	r2, [pc, #92]	@ (800a538 <put_lfn+0xcc>)
 800a4da:	69bb      	ldr	r3, [r7, #24]
 800a4dc:	4413      	add	r3, r2
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	8afa      	ldrh	r2, [r7, #22]
 800a4e8:	4611      	mov	r1, r2
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fe fbf3 	bl	8008cd6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800a4f0:	8afb      	ldrh	r3, [r7, #22]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d102      	bne.n	800a4fc <put_lfn+0x90>
 800a4f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a4fa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	3301      	adds	r3, #1
 800a500:	61bb      	str	r3, [r7, #24]
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	2b0c      	cmp	r3, #12
 800a506:	d9da      	bls.n	800a4be <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800a508:	8afb      	ldrh	r3, [r7, #22]
 800a50a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a50e:	4293      	cmp	r3, r2
 800a510:	d006      	beq.n	800a520 <put_lfn+0xb4>
 800a512:	69fb      	ldr	r3, [r7, #28]
 800a514:	005b      	lsls	r3, r3, #1
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	4413      	add	r3, r2
 800a51a:	881b      	ldrh	r3, [r3, #0]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d103      	bne.n	800a528 <put_lfn+0xbc>
 800a520:	79fb      	ldrb	r3, [r7, #7]
 800a522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a526:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	79fa      	ldrb	r2, [r7, #7]
 800a52c:	701a      	strb	r2, [r3, #0]
}
 800a52e:	bf00      	nop
 800a530:	3720      	adds	r7, #32
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	0801211c 	.word	0x0801211c

0800a53c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b08c      	sub	sp, #48	@ 0x30
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a54a:	220b      	movs	r2, #11
 800a54c:	68b9      	ldr	r1, [r7, #8]
 800a54e:	68f8      	ldr	r0, [r7, #12]
 800a550:	f7fe fc90 	bl	8008e74 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	2b05      	cmp	r3, #5
 800a558:	d92b      	bls.n	800a5b2 <gen_numname+0x76>
		sr = seq;
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a55e:	e022      	b.n	800a5a6 <gen_numname+0x6a>
			wc = *lfn++;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	1c9a      	adds	r2, r3, #2
 800a564:	607a      	str	r2, [r7, #4]
 800a566:	881b      	ldrh	r3, [r3, #0]
 800a568:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800a56a:	2300      	movs	r3, #0
 800a56c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a56e:	e017      	b.n	800a5a0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	005a      	lsls	r2, r3, #1
 800a574:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a576:	f003 0301 	and.w	r3, r3, #1
 800a57a:	4413      	add	r3, r2
 800a57c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a57e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a580:	085b      	lsrs	r3, r3, #1
 800a582:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d005      	beq.n	800a59a <gen_numname+0x5e>
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800a594:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800a598:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a59a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59c:	3301      	adds	r3, #1
 800a59e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a5a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a2:	2b0f      	cmp	r3, #15
 800a5a4:	d9e4      	bls.n	800a570 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	881b      	ldrh	r3, [r3, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d1d8      	bne.n	800a560 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a5b2:	2307      	movs	r3, #7
 800a5b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	f003 030f 	and.w	r3, r3, #15
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	3330      	adds	r3, #48	@ 0x30
 800a5c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800a5c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a5ca:	2b39      	cmp	r3, #57	@ 0x39
 800a5cc:	d904      	bls.n	800a5d8 <gen_numname+0x9c>
 800a5ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a5d2:	3307      	adds	r3, #7
 800a5d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800a5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5da:	1e5a      	subs	r2, r3, #1
 800a5dc:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a5de:	3330      	adds	r3, #48	@ 0x30
 800a5e0:	443b      	add	r3, r7
 800a5e2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a5e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	091b      	lsrs	r3, r3, #4
 800a5ee:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1df      	bne.n	800a5b6 <gen_numname+0x7a>
	ns[i] = '~';
 800a5f6:	f107 0214 	add.w	r2, r7, #20
 800a5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fc:	4413      	add	r3, r2
 800a5fe:	227e      	movs	r2, #126	@ 0x7e
 800a600:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a602:	2300      	movs	r3, #0
 800a604:	627b      	str	r3, [r7, #36]	@ 0x24
 800a606:	e016      	b.n	800a636 <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800a608:	68fa      	ldr	r2, [r7, #12]
 800a60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60c:	4413      	add	r3, r2
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	2b80      	cmp	r3, #128	@ 0x80
 800a612:	d90d      	bls.n	800a630 <gen_numname+0xf4>
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a618:	4413      	add	r3, r2
 800a61a:	781b      	ldrb	r3, [r3, #0]
 800a61c:	2bff      	cmp	r3, #255	@ 0xff
 800a61e:	d007      	beq.n	800a630 <gen_numname+0xf4>
			if (j == i - 1) break;
 800a620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a622:	3b01      	subs	r3, #1
 800a624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a626:	429a      	cmp	r2, r3
 800a628:	d010      	beq.n	800a64c <gen_numname+0x110>
			j++;
 800a62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a62c:	3301      	adds	r3, #1
 800a62e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a632:	3301      	adds	r3, #1
 800a634:	627b      	str	r3, [r7, #36]	@ 0x24
 800a636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d207      	bcs.n	800a64e <gen_numname+0x112>
 800a63e:	68fa      	ldr	r2, [r7, #12]
 800a640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a642:	4413      	add	r3, r2
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	2b20      	cmp	r3, #32
 800a648:	d1de      	bne.n	800a608 <gen_numname+0xcc>
 800a64a:	e000      	b.n	800a64e <gen_numname+0x112>
			if (j == i - 1) break;
 800a64c:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a650:	2b07      	cmp	r3, #7
 800a652:	d807      	bhi.n	800a664 <gen_numname+0x128>
 800a654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a65a:	3330      	adds	r3, #48	@ 0x30
 800a65c:	443b      	add	r3, r7
 800a65e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a662:	e000      	b.n	800a666 <gen_numname+0x12a>
 800a664:	2120      	movs	r1, #32
 800a666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a668:	1c5a      	adds	r2, r3, #1
 800a66a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a66c:	68fa      	ldr	r2, [r7, #12]
 800a66e:	4413      	add	r3, r2
 800a670:	460a      	mov	r2, r1
 800a672:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a676:	2b07      	cmp	r3, #7
 800a678:	d9e9      	bls.n	800a64e <gen_numname+0x112>
}
 800a67a:	bf00      	nop
 800a67c:	bf00      	nop
 800a67e:	3730      	adds	r7, #48	@ 0x30
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a68c:	2300      	movs	r3, #0
 800a68e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a690:	230b      	movs	r3, #11
 800a692:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a694:	7bfb      	ldrb	r3, [r7, #15]
 800a696:	b2da      	uxtb	r2, r3
 800a698:	0852      	lsrs	r2, r2, #1
 800a69a:	01db      	lsls	r3, r3, #7
 800a69c:	4313      	orrs	r3, r2
 800a69e:	b2da      	uxtb	r2, r3
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	1c59      	adds	r1, r3, #1
 800a6a4:	6079      	str	r1, [r7, #4]
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	4413      	add	r3, r2
 800a6aa:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	3b01      	subs	r3, #1
 800a6b0:	60bb      	str	r3, [r7, #8]
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d1ed      	bne.n	800a694 <sum_sfn+0x10>
	return sum;
 800a6b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3714      	adds	r7, #20
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c4:	4770      	bx	lr

0800a6c6 <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800a6c6:	b480      	push	{r7}
 800a6c8:	b087      	sub	sp, #28
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	015b      	lsls	r3, r3, #5
 800a6d8:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800a6da:	2300      	movs	r3, #0
 800a6dc:	827b      	strh	r3, [r7, #18]
 800a6de:	2300      	movs	r3, #0
 800a6e0:	617b      	str	r3, [r7, #20]
 800a6e2:	e015      	b.n	800a710 <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	2b02      	cmp	r3, #2
 800a6e8:	d103      	bne.n	800a6f2 <xdir_sum+0x2c>
			i++;
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	3301      	adds	r3, #1
 800a6ee:	617b      	str	r3, [r7, #20]
 800a6f0:	e00b      	b.n	800a70a <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800a6f2:	8a7b      	ldrh	r3, [r7, #18]
 800a6f4:	b29a      	uxth	r2, r3
 800a6f6:	0852      	lsrs	r2, r2, #1
 800a6f8:	03db      	lsls	r3, r3, #15
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	b29b      	uxth	r3, r3
 800a6fe:	6879      	ldr	r1, [r7, #4]
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	440a      	add	r2, r1
 800a704:	7812      	ldrb	r2, [r2, #0]
 800a706:	4413      	add	r3, r2
 800a708:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	3301      	adds	r3, #1
 800a70e:	617b      	str	r3, [r7, #20]
 800a710:	697a      	ldr	r2, [r7, #20]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	429a      	cmp	r2, r3
 800a716:	d3e5      	bcc.n	800a6e4 <xdir_sum+0x1e>
		}
	}
	return sum;
 800a718:	8a7b      	ldrh	r3, [r7, #18]
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	371c      	adds	r7, #28
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr

0800a726 <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b084      	sub	sp, #16
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800a72e:	2300      	movs	r3, #0
 800a730:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800a732:	e01b      	b.n	800a76c <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800a734:	89bb      	ldrh	r3, [r7, #12]
 800a736:	4618      	mov	r0, r3
 800a738:	f002 ffba 	bl	800d6b0 <ff_wtoupper>
 800a73c:	4603      	mov	r3, r0
 800a73e:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800a740:	89fb      	ldrh	r3, [r7, #14]
 800a742:	b29a      	uxth	r2, r3
 800a744:	0852      	lsrs	r2, r2, #1
 800a746:	03db      	lsls	r3, r3, #15
 800a748:	4313      	orrs	r3, r2
 800a74a:	b29a      	uxth	r2, r3
 800a74c:	89bb      	ldrh	r3, [r7, #12]
 800a74e:	b2db      	uxtb	r3, r3
 800a750:	b29b      	uxth	r3, r3
 800a752:	4413      	add	r3, r2
 800a754:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800a756:	89fb      	ldrh	r3, [r7, #14]
 800a758:	b29a      	uxth	r2, r3
 800a75a:	0852      	lsrs	r2, r2, #1
 800a75c:	03db      	lsls	r3, r3, #15
 800a75e:	4313      	orrs	r3, r2
 800a760:	b29a      	uxth	r2, r3
 800a762:	89bb      	ldrh	r3, [r7, #12]
 800a764:	0a1b      	lsrs	r3, r3, #8
 800a766:	b29b      	uxth	r3, r3
 800a768:	4413      	add	r3, r2
 800a76a:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	1c9a      	adds	r2, r3, #2
 800a770:	607a      	str	r2, [r7, #4]
 800a772:	881b      	ldrh	r3, [r3, #0]
 800a774:	81bb      	strh	r3, [r7, #12]
 800a776:	89bb      	ldrh	r3, [r7, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d1db      	bne.n	800a734 <xname_sum+0xe>
	}
	return sum;
 800a77c:	89fb      	ldrh	r3, [r7, #14]
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b086      	sub	sp, #24
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
 800a78e:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800a790:	2300      	movs	r3, #0
 800a792:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a794:	2340      	movs	r3, #64	@ 0x40
 800a796:	613b      	str	r3, [r7, #16]
 800a798:	2300      	movs	r3, #0
 800a79a:	60fb      	str	r3, [r7, #12]
 800a79c:	e03a      	b.n	800a814 <get_xdir_info+0x8e>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	f003 031f 	and.w	r3, r3, #31
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d102      	bne.n	800a7ae <get_xdir_info+0x28>
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	3302      	adds	r3, #2
 800a7ac:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f7fe f977 	bl	8008aa8 <ld_word>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2100      	movs	r1, #0
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f002 ff18 	bl	800d5f4 <ff_convert>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
 800a7c8:	897b      	ldrh	r3, [r7, #10]
 800a7ca:	2bff      	cmp	r3, #255	@ 0xff
 800a7cc:	d90a      	bls.n	800a7e4 <get_xdir_info+0x5e>
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
 800a7ce:	897b      	ldrh	r3, [r7, #10]
 800a7d0:	0a1b      	lsrs	r3, r3, #8
 800a7d2:	b299      	uxth	r1, r3
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	1c5a      	adds	r2, r3, #1
 800a7d8:	617a      	str	r2, [r7, #20]
 800a7da:	b2c9      	uxtb	r1, r1
 800a7dc:	683a      	ldr	r2, [r7, #0]
 800a7de:	4413      	add	r3, r2
 800a7e0:	460a      	mov	r2, r1
 800a7e2:	769a      	strb	r2, [r3, #26]
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800a7e4:	897b      	ldrh	r3, [r7, #10]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d002      	beq.n	800a7f0 <get_xdir_info+0x6a>
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	2bfe      	cmp	r3, #254	@ 0xfe
 800a7ee:	d902      	bls.n	800a7f6 <get_xdir_info+0x70>
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	617b      	str	r3, [r7, #20]
 800a7f4:	e015      	b.n	800a822 <get_xdir_info+0x9c>
		fno->fname[di++] = (char)w;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	1c5a      	adds	r2, r3, #1
 800a7fa:	617a      	str	r2, [r7, #20]
 800a7fc:	897a      	ldrh	r2, [r7, #10]
 800a7fe:	b2d1      	uxtb	r1, r2
 800a800:	683a      	ldr	r2, [r7, #0]
 800a802:	4413      	add	r3, r2
 800a804:	460a      	mov	r2, r1
 800a806:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	3302      	adds	r3, #2
 800a80c:	613b      	str	r3, [r7, #16]
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	3301      	adds	r3, #1
 800a812:	60fb      	str	r3, [r7, #12]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	3323      	adds	r3, #35	@ 0x23
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	4293      	cmp	r3, r2
 800a820:	d3bd      	bcc.n	800a79e <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d106      	bne.n	800a836 <get_xdir_info+0xb0>
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	1c5a      	adds	r2, r3, #1
 800a82c:	617a      	str	r2, [r7, #20]
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	4413      	add	r3, r2
 800a832:	223f      	movs	r2, #63	@ 0x3f
 800a834:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	4413      	add	r3, r2
 800a83c:	331a      	adds	r3, #26
 800a83e:	2200      	movs	r2, #0
 800a840:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	2200      	movs	r2, #0
 800a846:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	791a      	ldrb	r2, [r3, #4]
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	7b1b      	ldrb	r3, [r3, #12]
 800a854:	f003 0310 	and.w	r3, r3, #16
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d107      	bne.n	800a86c <get_xdir_info+0xe6>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	3338      	adds	r3, #56	@ 0x38
 800a860:	4618      	mov	r0, r3
 800a862:	f7fe f95d 	bl	8008b20 <ld_qword>
 800a866:	4602      	mov	r2, r0
 800a868:	460b      	mov	r3, r1
 800a86a:	e003      	b.n	800a874 <get_xdir_info+0xee>
 800a86c:	f04f 0200 	mov.w	r2, #0
 800a870:	f04f 0300 	mov.w	r3, #0
 800a874:	6839      	ldr	r1, [r7, #0]
 800a876:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	330c      	adds	r3, #12
 800a87e:	4618      	mov	r0, r3
 800a880:	f7fe f912 	bl	8008aa8 <ld_word>
 800a884:	4603      	mov	r3, r0
 800a886:	461a      	mov	r2, r3
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	330e      	adds	r3, #14
 800a890:	4618      	mov	r0, r3
 800a892:	f7fe f909 	bl	8008aa8 <ld_word>
 800a896:	4603      	mov	r3, r0
 800a898:	461a      	mov	r2, r3
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	811a      	strh	r2, [r3, #8]
}
 800a89e:	bf00      	nop
 800a8a0:	3718      	adds	r7, #24
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
	...

0800a8a8 <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800a8a8:	b590      	push	{r4, r7, lr}
 800a8aa:	b087      	sub	sp, #28
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	691b      	ldr	r3, [r3, #16]
 800a8b6:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	4610      	mov	r0, r2
 800a8c4:	f7fe fd04 	bl	80092d0 <move_window>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a8cc:	7bfb      	ldrb	r3, [r7, #15]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d001      	beq.n	800a8d6 <load_xdir+0x2e>
 800a8d2:	7bfb      	ldrb	r3, [r7, #15]
 800a8d4:	e09f      	b.n	800aa16 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	2b85      	cmp	r3, #133	@ 0x85
 800a8de:	d001      	beq.n	800a8e4 <load_xdir+0x3c>
 800a8e0:	2302      	movs	r3, #2
 800a8e2:	e098      	b.n	800aa16 <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	6938      	ldr	r0, [r7, #16]
 800a8ee:	f7fe fac1 	bl	8008e74 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	015b      	lsls	r3, r3, #5
 800a8fc:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b5f      	cmp	r3, #95	@ 0x5f
 800a902:	d903      	bls.n	800a90c <load_xdir+0x64>
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a90a:	d901      	bls.n	800a910 <load_xdir+0x68>
 800a90c:	2302      	movs	r3, #2
 800a90e:	e082      	b.n	800aa16 <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800a910:	2100      	movs	r1, #0
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f7ff fb65 	bl	8009fe2 <dir_next>
 800a918:	4603      	mov	r3, r0
 800a91a:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a91c:	7bfb      	ldrb	r3, [r7, #15]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <load_xdir+0x7e>
 800a922:	7bfb      	ldrb	r3, [r7, #15]
 800a924:	e077      	b.n	800aa16 <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a92e:	4619      	mov	r1, r3
 800a930:	4610      	mov	r0, r2
 800a932:	f7fe fccd 	bl	80092d0 <move_window>
 800a936:	4603      	mov	r3, r0
 800a938:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800a93a:	7bfb      	ldrb	r3, [r7, #15]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <load_xdir+0x9c>
 800a940:	7bfb      	ldrb	r3, [r7, #15]
 800a942:	e068      	b.n	800aa16 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a94c:	d001      	beq.n	800a952 <load_xdir+0xaa>
 800a94e:	2302      	movs	r3, #2
 800a950:	e061      	b.n	800aa16 <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	f103 0020 	add.w	r0, r3, #32
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a95c:	2220      	movs	r2, #32
 800a95e:	4619      	mov	r1, r3
 800a960:	f7fe fa88 	bl	8008e74 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	3323      	adds	r3, #35	@ 0x23
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	332c      	adds	r3, #44	@ 0x2c
 800a96c:	4a2c      	ldr	r2, [pc, #176]	@ (800aa20 <load_xdir+0x178>)
 800a96e:	fba2 2303 	umull	r2, r3, r2, r3
 800a972:	08db      	lsrs	r3, r3, #3
 800a974:	015b      	lsls	r3, r3, #5
 800a976:	68ba      	ldr	r2, [r7, #8]
 800a978:	429a      	cmp	r2, r3
 800a97a:	d201      	bcs.n	800a980 <load_xdir+0xd8>
 800a97c:	2302      	movs	r3, #2
 800a97e:	e04a      	b.n	800aa16 <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800a980:	2340      	movs	r3, #64	@ 0x40
 800a982:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800a984:	2100      	movs	r1, #0
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f7ff fb2b 	bl	8009fe2 <dir_next>
 800a98c:	4603      	mov	r3, r0
 800a98e:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a990:	7bfb      	ldrb	r3, [r7, #15]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d001      	beq.n	800a99a <load_xdir+0xf2>
 800a996:	7bfb      	ldrb	r3, [r7, #15]
 800a998:	e03d      	b.n	800aa16 <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	4610      	mov	r0, r2
 800a9a6:	f7fe fc93 	bl	80092d0 <move_window>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800a9ae:	7bfb      	ldrb	r3, [r7, #15]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <load_xdir+0x110>
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
 800a9b6:	e02e      	b.n	800aa16 <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	2bc1      	cmp	r3, #193	@ 0xc1
 800a9c0:	d001      	beq.n	800a9c6 <load_xdir+0x11e>
 800a9c2:	2302      	movs	r3, #2
 800a9c4:	e027      	b.n	800aa16 <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a9cc:	d208      	bcs.n	800a9e0 <load_xdir+0x138>
 800a9ce:	693a      	ldr	r2, [r7, #16]
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	18d0      	adds	r0, r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9d8:	2220      	movs	r2, #32
 800a9da:	4619      	mov	r1, r3
 800a9dc:	f7fe fa4a 	bl	8008e74 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	3320      	adds	r3, #32
 800a9e4:	617b      	str	r3, [r7, #20]
 800a9e6:	697a      	ldr	r2, [r7, #20]
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d3ca      	bcc.n	800a984 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800a9f4:	d80e      	bhi.n	800aa14 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800a9f6:	6938      	ldr	r0, [r7, #16]
 800a9f8:	f7ff fe65 	bl	800a6c6 <xdir_sum>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	461c      	mov	r4, r3
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	3302      	adds	r3, #2
 800aa04:	4618      	mov	r0, r3
 800aa06:	f7fe f84f 	bl	8008aa8 <ld_word>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	429c      	cmp	r4, r3
 800aa0e:	d001      	beq.n	800aa14 <load_xdir+0x16c>
 800aa10:	2302      	movs	r3, #2
 800aa12:	e000      	b.n	800aa16 <load_xdir+0x16e>
	}
	return FR_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	371c      	adds	r7, #28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd90      	pop	{r4, r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	88888889 	.word	0x88888889

0800aa24 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800aa24:	b5b0      	push	{r4, r5, r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6808      	ldr	r0, [r1, #0]
 800aa32:	6879      	ldr	r1, [r7, #4]
 800aa34:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800aa36:	6839      	ldr	r1, [r7, #0]
 800aa38:	6a08      	ldr	r0, [r1, #32]
 800aa3a:	6879      	ldr	r1, [r7, #4]
 800aa3c:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800aa3e:	6839      	ldr	r1, [r7, #0]
 800aa40:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800aa42:	b2c8      	uxtb	r0, r1
 800aa44:	6879      	ldr	r1, [r7, #4]
 800aa46:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800aa48:	6839      	ldr	r1, [r7, #0]
 800aa4a:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800aa4c:	2000      	movs	r0, #0
 800aa4e:	460c      	mov	r4, r1
 800aa50:	4605      	mov	r5, r0
 800aa52:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800aa56:	2300      	movs	r3, #0
 800aa58:	6879      	ldr	r1, [r7, #4]
 800aa5a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa6a:	4619      	mov	r1, r3
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f7ff fa32 	bl	8009ed6 <dir_sdi>
 800aa72:	4603      	mov	r3, r0
 800aa74:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800aa76:	7bfb      	ldrb	r3, [r7, #15]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d104      	bne.n	800aa86 <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f7ff ff13 	bl	800a8a8 <load_xdir>
 800aa82:	4603      	mov	r3, r0
 800aa84:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800aa86:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3710      	adds	r7, #16
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bdb0      	pop	{r4, r5, r7, pc}

0800aa90 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800aa90:	b590      	push	{r4, r7, lr}
 800aa92:	b087      	sub	sp, #28
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	1c9c      	adds	r4, r3, #2
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f7ff fe0e 	bl	800a6c6 <xdir_sum>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	4619      	mov	r1, r3
 800aaae:	4620      	mov	r0, r4
 800aab0:	f7fe f911 	bl	8008cd6 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	3301      	adds	r3, #1
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	3301      	adds	r3, #1
 800aabc:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f7ff fa06 	bl	8009ed6 <dir_sdi>
 800aaca:	4603      	mov	r3, r0
 800aacc:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800aace:	e026      	b.n	800ab1e <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aad8:	4619      	mov	r1, r3
 800aada:	4610      	mov	r0, r2
 800aadc:	f7fe fbf8 	bl	80092d0 <move_window>
 800aae0:	4603      	mov	r3, r0
 800aae2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aae4:	7dfb      	ldrb	r3, [r7, #23]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d11d      	bne.n	800ab26 <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaee:	2220      	movs	r2, #32
 800aaf0:	68f9      	ldr	r1, [r7, #12]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7fe f9be 	bl	8008e74 <mem_cpy>
		dp->obj.fs->wflag = 1;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	2201      	movs	r2, #1
 800aafe:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	3b01      	subs	r3, #1
 800ab04:	613b      	str	r3, [r7, #16]
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00e      	beq.n	800ab2a <store_xdir+0x9a>
		dirb += SZDIRE;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	3320      	adds	r3, #32
 800ab10:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800ab12:	2100      	movs	r1, #0
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f7ff fa64 	bl	8009fe2 <dir_next>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800ab1e:	7dfb      	ldrb	r3, [r7, #23]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d0d5      	beq.n	800aad0 <store_xdir+0x40>
 800ab24:	e002      	b.n	800ab2c <store_xdir+0x9c>
		if (res != FR_OK) break;
 800ab26:	bf00      	nop
 800ab28:	e000      	b.n	800ab2c <store_xdir+0x9c>
		if (--nent == 0) break;
 800ab2a:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800ab2c:	7dfb      	ldrb	r3, [r7, #23]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d002      	beq.n	800ab38 <store_xdir+0xa8>
 800ab32:	7dfb      	ldrb	r3, [r7, #23]
 800ab34:	2b01      	cmp	r3, #1
 800ab36:	d101      	bne.n	800ab3c <store_xdir+0xac>
 800ab38:	7dfb      	ldrb	r3, [r7, #23]
 800ab3a:	e000      	b.n	800ab3e <store_xdir+0xae>
 800ab3c:	2302      	movs	r3, #2
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	371c      	adds	r7, #28
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd90      	pop	{r4, r7, pc}

0800ab46 <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800ab46:	b590      	push	{r4, r7, lr}
 800ab48:	b085      	sub	sp, #20
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
 800ab4e:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800ab50:	2240      	movs	r2, #64	@ 0x40
 800ab52:	2100      	movs	r1, #0
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f7fe f9ae 	bl	8008eb6 <mem_set>
	dirb[XDIR_Type] = 0x85;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2285      	movs	r2, #133	@ 0x85
 800ab5e:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	3320      	adds	r3, #32
 800ab64:	22c0      	movs	r2, #192	@ 0xc0
 800ab66:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	72bb      	strb	r3, [r7, #10]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	72fb      	strb	r3, [r7, #11]
 800ab70:	2301      	movs	r3, #1
 800ab72:	813b      	strh	r3, [r7, #8]
 800ab74:	2340      	movs	r3, #64	@ 0x40
 800ab76:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	1c5a      	adds	r2, r3, #1
 800ab7c:	60fa      	str	r2, [r7, #12]
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	4413      	add	r3, r2
 800ab82:	22c1      	movs	r2, #193	@ 0xc1
 800ab84:	701a      	strb	r2, [r3, #0]
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	1c5a      	adds	r2, r3, #1
 800ab8a:	60fa      	str	r2, [r7, #12]
 800ab8c:	687a      	ldr	r2, [r7, #4]
 800ab8e:	4413      	add	r3, r2
 800ab90:	2200      	movs	r2, #0
 800ab92:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800ab94:	893b      	ldrh	r3, [r7, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d00b      	beq.n	800abb2 <create_xdir+0x6c>
 800ab9a:	7abb      	ldrb	r3, [r7, #10]
 800ab9c:	005b      	lsls	r3, r3, #1
 800ab9e:	683a      	ldr	r2, [r7, #0]
 800aba0:	4413      	add	r3, r2
 800aba2:	881b      	ldrh	r3, [r3, #0]
 800aba4:	813b      	strh	r3, [r7, #8]
 800aba6:	893b      	ldrh	r3, [r7, #8]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d002      	beq.n	800abb2 <create_xdir+0x6c>
 800abac:	7abb      	ldrb	r3, [r7, #10]
 800abae:	3301      	adds	r3, #1
 800abb0:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	4413      	add	r3, r2
 800abb8:	893a      	ldrh	r2, [r7, #8]
 800abba:	4611      	mov	r1, r2
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7fe f88a 	bl	8008cd6 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	3302      	adds	r3, #2
 800abc6:	60fb      	str	r3, [r7, #12]
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f003 031f 	and.w	r3, r3, #31
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d1e0      	bne.n	800ab94 <create_xdir+0x4e>
		nb++;
 800abd2:	7afb      	ldrb	r3, [r7, #11]
 800abd4:	3301      	adds	r3, #1
 800abd6:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800abd8:	7abb      	ldrb	r3, [r7, #10]
 800abda:	005b      	lsls	r3, r3, #1
 800abdc:	683a      	ldr	r2, [r7, #0]
 800abde:	4413      	add	r3, r2
 800abe0:	881b      	ldrh	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1c8      	bne.n	800ab78 <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	3323      	adds	r3, #35	@ 0x23
 800abea:	7aba      	ldrb	r2, [r7, #10]
 800abec:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	3301      	adds	r3, #1
 800abf2:	7afa      	ldrb	r2, [r7, #11]
 800abf4:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800abfc:	6838      	ldr	r0, [r7, #0]
 800abfe:	f7ff fd92 	bl	800a726 <xname_sum>
 800ac02:	4603      	mov	r3, r0
 800ac04:	4619      	mov	r1, r3
 800ac06:	4620      	mov	r0, r4
 800ac08:	f7fe f865 	bl	8008cd6 <st_word>
}
 800ac0c:	bf00      	nop
 800ac0e:	3714      	adds	r7, #20
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd90      	pop	{r4, r7, pc}

0800ac14 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800ac1e:	2304      	movs	r3, #4
 800ac20:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800ac28:	23ff      	movs	r3, #255	@ 0xff
 800ac2a:	757b      	strb	r3, [r7, #21]
 800ac2c:	23ff      	movs	r3, #255	@ 0xff
 800ac2e:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800ac30:	e09f      	b.n	800ad72 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac36:	4619      	mov	r1, r3
 800ac38:	6938      	ldr	r0, [r7, #16]
 800ac3a:	f7fe fb49 	bl	80092d0 <move_window>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ac42:	7dfb      	ldrb	r3, [r7, #23]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f040 809a 	bne.w	800ad7e <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800ac52:	7dbb      	ldrb	r3, [r7, #22]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d102      	bne.n	800ac5e <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800ac58:	2304      	movs	r3, #4
 800ac5a:	75fb      	strb	r3, [r7, #23]
 800ac5c:	e096      	b.n	800ad8c <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	d118      	bne.n	800ac98 <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800ac66:	7dbb      	ldrb	r3, [r7, #22]
 800ac68:	2b85      	cmp	r3, #133	@ 0x85
 800ac6a:	d179      	bne.n	800ad60 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f7ff fe17 	bl	800a8a8 <load_xdir>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800ac7e:	7dfb      	ldrb	r3, [r7, #23]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d17e      	bne.n	800ad82 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	691b      	ldr	r3, [r3, #16]
 800ac88:	3304      	adds	r3, #4
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	719a      	strb	r2, [r3, #6]
					}
					break;
 800ac96:	e074      	b.n	800ad82 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac9c:	330b      	adds	r3, #11
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aca4:	73fb      	strb	r3, [r7, #15]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	7bfa      	ldrb	r2, [r7, #15]
 800acaa:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800acac:	7dbb      	ldrb	r3, [r7, #22]
 800acae:	2be5      	cmp	r3, #229	@ 0xe5
 800acb0:	d00e      	beq.n	800acd0 <dir_read+0xbc>
 800acb2:	7dbb      	ldrb	r3, [r7, #22]
 800acb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800acb6:	d00b      	beq.n	800acd0 <dir_read+0xbc>
 800acb8:	7bfb      	ldrb	r3, [r7, #15]
 800acba:	f023 0320 	bic.w	r3, r3, #32
 800acbe:	2b08      	cmp	r3, #8
 800acc0:	bf0c      	ite	eq
 800acc2:	2301      	moveq	r3, #1
 800acc4:	2300      	movne	r3, #0
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	461a      	mov	r2, r3
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	4293      	cmp	r3, r2
 800acce:	d002      	beq.n	800acd6 <dir_read+0xc2>
				ord = 0xFF;
 800acd0:	23ff      	movs	r3, #255	@ 0xff
 800acd2:	757b      	strb	r3, [r7, #21]
 800acd4:	e044      	b.n	800ad60 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
 800acd8:	2b0f      	cmp	r3, #15
 800acda:	d12f      	bne.n	800ad3c <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800acdc:	7dbb      	ldrb	r3, [r7, #22]
 800acde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d00d      	beq.n	800ad02 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acea:	7b5b      	ldrb	r3, [r3, #13]
 800acec:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800acee:	7dbb      	ldrb	r3, [r7, #22]
 800acf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acf4:	75bb      	strb	r3, [r7, #22]
 800acf6:	7dbb      	ldrb	r3, [r7, #22]
 800acf8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ad02:	7dba      	ldrb	r2, [r7, #22]
 800ad04:	7d7b      	ldrb	r3, [r7, #21]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d115      	bne.n	800ad36 <dir_read+0x122>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad0e:	330d      	adds	r3, #13
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	7d3a      	ldrb	r2, [r7, #20]
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d10e      	bne.n	800ad36 <dir_read+0x122>
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	68da      	ldr	r2, [r3, #12]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad20:	4619      	mov	r1, r3
 800ad22:	4610      	mov	r0, r2
 800ad24:	f7ff fb3e 	bl	800a3a4 <pick_lfn>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <dir_read+0x122>
 800ad2e:	7d7b      	ldrb	r3, [r7, #21]
 800ad30:	3b01      	subs	r3, #1
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	e000      	b.n	800ad38 <dir_read+0x124>
 800ad36:	23ff      	movs	r3, #255	@ 0xff
 800ad38:	757b      	strb	r3, [r7, #21]
 800ad3a:	e011      	b.n	800ad60 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ad3c:	7d7b      	ldrb	r3, [r7, #21]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d109      	bne.n	800ad56 <dir_read+0x142>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7ff fc9c 	bl	800a684 <sum_sfn>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	461a      	mov	r2, r3
 800ad50:	7d3b      	ldrb	r3, [r7, #20]
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d017      	beq.n	800ad86 <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f04f 32ff 	mov.w	r2, #4294967295
 800ad5c:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800ad5e:	e012      	b.n	800ad86 <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800ad60:	2100      	movs	r1, #0
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7ff f93d 	bl	8009fe2 <dir_next>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ad6c:	7dfb      	ldrb	r3, [r7, #23]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d10b      	bne.n	800ad8a <dir_read+0x176>
	while (dp->sect) {
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	f47f af5b 	bne.w	800ac32 <dir_read+0x1e>
 800ad7c:	e006      	b.n	800ad8c <dir_read+0x178>
		if (res != FR_OK) break;
 800ad7e:	bf00      	nop
 800ad80:	e004      	b.n	800ad8c <dir_read+0x178>
					break;
 800ad82:	bf00      	nop
 800ad84:	e002      	b.n	800ad8c <dir_read+0x178>
					break;
 800ad86:	bf00      	nop
 800ad88:	e000      	b.n	800ad8c <dir_read+0x178>
		if (res != FR_OK) break;
 800ad8a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800ad8c:	7dfb      	ldrb	r3, [r7, #23]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d002      	beq.n	800ad98 <dir_read+0x184>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2200      	movs	r2, #0
 800ad96:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800ad98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3718      	adds	r7, #24
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}

0800ada2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ada2:	b590      	push	{r4, r7, lr}
 800ada4:	b089      	sub	sp, #36	@ 0x24
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800adb0:	2100      	movs	r1, #0
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f7ff f88f 	bl	8009ed6 <dir_sdi>
 800adb8:	4603      	mov	r3, r0
 800adba:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800adbc:	7ffb      	ldrb	r3, [r7, #31]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <dir_find+0x24>
 800adc2:	7ffb      	ldrb	r3, [r7, #31]
 800adc4:	e113      	b.n	800afee <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	2b04      	cmp	r3, #4
 800adcc:	d165      	bne.n	800ae9a <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	68db      	ldr	r3, [r3, #12]
 800add2:	4618      	mov	r0, r3
 800add4:	f7ff fca7 	bl	800a726 <xname_sum>
 800add8:	4603      	mov	r3, r0
 800adda:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800addc:	e050      	b.n	800ae80 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	3324      	adds	r3, #36	@ 0x24
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7fd fe5f 	bl	8008aa8 <ld_word>
 800adea:	4603      	mov	r3, r0
 800adec:	461a      	mov	r2, r3
 800adee:	893b      	ldrh	r3, [r7, #8]
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d144      	bne.n	800ae7e <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	691b      	ldr	r3, [r3, #16]
 800adf8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800adfc:	76fb      	strb	r3, [r7, #27]
 800adfe:	2340      	movs	r3, #64	@ 0x40
 800ae00:	617b      	str	r3, [r7, #20]
 800ae02:	2300      	movs	r3, #0
 800ae04:	613b      	str	r3, [r7, #16]
 800ae06:	e029      	b.n	800ae5c <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	f003 031f 	and.w	r3, r3, #31
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d102      	bne.n	800ae18 <dir_find+0x76>
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	3302      	adds	r3, #2
 800ae16:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	691a      	ldr	r2, [r3, #16]
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	4413      	add	r3, r2
 800ae20:	4618      	mov	r0, r3
 800ae22:	f7fd fe41 	bl	8008aa8 <ld_word>
 800ae26:	4603      	mov	r3, r0
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f002 fc41 	bl	800d6b0 <ff_wtoupper>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	461c      	mov	r4, r3
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	68da      	ldr	r2, [r3, #12]
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	005b      	lsls	r3, r3, #1
 800ae3a:	4413      	add	r3, r2
 800ae3c:	881b      	ldrh	r3, [r3, #0]
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f002 fc36 	bl	800d6b0 <ff_wtoupper>
 800ae44:	4603      	mov	r3, r0
 800ae46:	429c      	cmp	r4, r3
 800ae48:	d10c      	bne.n	800ae64 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800ae4a:	7efb      	ldrb	r3, [r7, #27]
 800ae4c:	3b01      	subs	r3, #1
 800ae4e:	76fb      	strb	r3, [r7, #27]
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	3302      	adds	r3, #2
 800ae54:	617b      	str	r3, [r7, #20]
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	3301      	adds	r3, #1
 800ae5a:	613b      	str	r3, [r7, #16]
 800ae5c:	7efb      	ldrb	r3, [r7, #27]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d1d2      	bne.n	800ae08 <dir_find+0x66>
 800ae62:	e000      	b.n	800ae66 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800ae64:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800ae66:	7efb      	ldrb	r3, [r7, #27]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d109      	bne.n	800ae80 <dir_find+0xde>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	68da      	ldr	r2, [r3, #12]
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	005b      	lsls	r3, r3, #1
 800ae74:	4413      	add	r3, r2
 800ae76:	881b      	ldrh	r3, [r3, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d00b      	beq.n	800ae94 <dir_find+0xf2>
 800ae7c:	e000      	b.n	800ae80 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800ae7e:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800ae80:	2100      	movs	r1, #0
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7ff fec6 	bl	800ac14 <dir_read>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	77fb      	strb	r3, [r7, #31]
 800ae8c:	7ffb      	ldrb	r3, [r7, #31]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d0a5      	beq.n	800adde <dir_find+0x3c>
 800ae92:	e000      	b.n	800ae96 <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800ae94:	bf00      	nop
		}
		return res;
 800ae96:	7ffb      	ldrb	r3, [r7, #31]
 800ae98:	e0a9      	b.n	800afee <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ae9a:	23ff      	movs	r3, #255	@ 0xff
 800ae9c:	773b      	strb	r3, [r7, #28]
 800ae9e:	7f3b      	ldrb	r3, [r7, #28]
 800aea0:	777b      	strb	r3, [r7, #29]
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f04f 32ff 	mov.w	r2, #4294967295
 800aea8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeae:	4619      	mov	r1, r3
 800aeb0:	68f8      	ldr	r0, [r7, #12]
 800aeb2:	f7fe fa0d 	bl	80092d0 <move_window>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800aeba:	7ffb      	ldrb	r3, [r7, #31]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f040 8090 	bne.w	800afe2 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aec6:	781b      	ldrb	r3, [r3, #0]
 800aec8:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aeca:	7fbb      	ldrb	r3, [r7, #30]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d102      	bne.n	800aed6 <dir_find+0x134>
 800aed0:	2304      	movs	r3, #4
 800aed2:	77fb      	strb	r3, [r7, #31]
 800aed4:	e08a      	b.n	800afec <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeda:	330b      	adds	r3, #11
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aee2:	72fb      	strb	r3, [r7, #11]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	7afa      	ldrb	r2, [r7, #11]
 800aee8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800aeea:	7fbb      	ldrb	r3, [r7, #30]
 800aeec:	2be5      	cmp	r3, #229	@ 0xe5
 800aeee:	d007      	beq.n	800af00 <dir_find+0x15e>
 800aef0:	7afb      	ldrb	r3, [r7, #11]
 800aef2:	f003 0308 	and.w	r3, r3, #8
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d009      	beq.n	800af0e <dir_find+0x16c>
 800aefa:	7afb      	ldrb	r3, [r7, #11]
 800aefc:	2b0f      	cmp	r3, #15
 800aefe:	d006      	beq.n	800af0e <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800af00:	23ff      	movs	r3, #255	@ 0xff
 800af02:	777b      	strb	r3, [r7, #29]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f04f 32ff 	mov.w	r2, #4294967295
 800af0a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800af0c:	e05e      	b.n	800afcc <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800af0e:	7afb      	ldrb	r3, [r7, #11]
 800af10:	2b0f      	cmp	r3, #15
 800af12:	d136      	bne.n	800af82 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800af1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d154      	bne.n	800afcc <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800af22:	7fbb      	ldrb	r3, [r7, #30]
 800af24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00d      	beq.n	800af48 <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af30:	7b5b      	ldrb	r3, [r3, #13]
 800af32:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800af34:	7fbb      	ldrb	r3, [r7, #30]
 800af36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af3a:	77bb      	strb	r3, [r7, #30]
 800af3c:	7fbb      	ldrb	r3, [r7, #30]
 800af3e:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800af48:	7fba      	ldrb	r2, [r7, #30]
 800af4a:	7f7b      	ldrb	r3, [r7, #29]
 800af4c:	429a      	cmp	r2, r3
 800af4e:	d115      	bne.n	800af7c <dir_find+0x1da>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af54:	330d      	adds	r3, #13
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	7f3a      	ldrb	r2, [r7, #28]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d10e      	bne.n	800af7c <dir_find+0x1da>
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	68da      	ldr	r2, [r3, #12]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af66:	4619      	mov	r1, r3
 800af68:	4610      	mov	r0, r2
 800af6a:	f7ff f9ab 	bl	800a2c4 <cmp_lfn>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <dir_find+0x1da>
 800af74:	7f7b      	ldrb	r3, [r7, #29]
 800af76:	3b01      	subs	r3, #1
 800af78:	b2db      	uxtb	r3, r3
 800af7a:	e000      	b.n	800af7e <dir_find+0x1dc>
 800af7c:	23ff      	movs	r3, #255	@ 0xff
 800af7e:	777b      	strb	r3, [r7, #29]
 800af80:	e024      	b.n	800afcc <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800af82:	7f7b      	ldrb	r3, [r7, #29]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d109      	bne.n	800af9c <dir_find+0x1fa>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7ff fb79 	bl	800a684 <sum_sfn>
 800af92:	4603      	mov	r3, r0
 800af94:	461a      	mov	r2, r3
 800af96:	7f3b      	ldrb	r3, [r7, #28]
 800af98:	4293      	cmp	r3, r2
 800af9a:	d024      	beq.n	800afe6 <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800afa2:	f003 0301 	and.w	r3, r3, #1
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10a      	bne.n	800afc0 <dir_find+0x21e>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	3340      	adds	r3, #64	@ 0x40
 800afb2:	220b      	movs	r2, #11
 800afb4:	4619      	mov	r1, r3
 800afb6:	f7fd ff99 	bl	8008eec <mem_cmp>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d014      	beq.n	800afea <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800afc0:	23ff      	movs	r3, #255	@ 0xff
 800afc2:	777b      	strb	r3, [r7, #29]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f04f 32ff 	mov.w	r2, #4294967295
 800afca:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800afcc:	2100      	movs	r1, #0
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f7ff f807 	bl	8009fe2 <dir_next>
 800afd4:	4603      	mov	r3, r0
 800afd6:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800afd8:	7ffb      	ldrb	r3, [r7, #31]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f43f af65 	beq.w	800aeaa <dir_find+0x108>
 800afe0:	e004      	b.n	800afec <dir_find+0x24a>
		if (res != FR_OK) break;
 800afe2:	bf00      	nop
 800afe4:	e002      	b.n	800afec <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800afe6:	bf00      	nop
 800afe8:	e000      	b.n	800afec <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800afea:	bf00      	nop

	return res;
 800afec:	7ffb      	ldrb	r3, [r7, #31]
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3724      	adds	r7, #36	@ 0x24
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd90      	pop	{r4, r7, pc}
	...

0800aff8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800aff8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800affc:	b0a0      	sub	sp, #128	@ 0x80
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b00e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b012:	2b00      	cmp	r3, #0
 800b014:	d001      	beq.n	800b01a <dir_register+0x22>
 800b016:	2306      	movs	r3, #6
 800b018:	e18e      	b.n	800b338 <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b01a:	2300      	movs	r3, #0
 800b01c:	677b      	str	r3, [r7, #116]	@ 0x74
 800b01e:	e002      	b.n	800b026 <dir_register+0x2e>
 800b020:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b022:	3301      	adds	r3, #1
 800b024:	677b      	str	r3, [r7, #116]	@ 0x74
 800b026:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b028:	68da      	ldr	r2, [r3, #12]
 800b02a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b02c:	005b      	lsls	r3, r3, #1
 800b02e:	4413      	add	r3, r2
 800b030:	881b      	ldrh	r3, [r3, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d1f4      	bne.n	800b020 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b036:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	2b04      	cmp	r3, #4
 800b03c:	f040 809f 	bne.w	800b17e <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800b040:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b042:	330e      	adds	r3, #14
 800b044:	4aa2      	ldr	r2, [pc, #648]	@ (800b2d0 <dir_register+0x2d8>)
 800b046:	fba2 2303 	umull	r2, r3, r2, r3
 800b04a:	08db      	lsrs	r3, r3, #3
 800b04c:	3302      	adds	r3, #2
 800b04e:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800b050:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f7ff f89a 	bl	800a18c <dir_alloc>
 800b058:	4603      	mov	r3, r0
 800b05a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800b05e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b062:	2b00      	cmp	r3, #0
 800b064:	d002      	beq.n	800b06c <dir_register+0x74>
 800b066:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b06a:	e165      	b.n	800b338 <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b070:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b072:	3b01      	subs	r3, #1
 800b074:	015b      	lsls	r3, r3, #5
 800b076:	1ad2      	subs	r2, r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d072      	beq.n	800b16a <dir_register+0x172>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	79db      	ldrb	r3, [r3, #7]
 800b088:	f003 0304 	and.w	r3, r3, #4
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d06c      	beq.n	800b16a <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b096:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b098:	8949      	ldrh	r1, [r1, #10]
 800b09a:	0249      	lsls	r1, r1, #9
 800b09c:	2000      	movs	r0, #0
 800b09e:	460c      	mov	r4, r1
 800b0a0:	4605      	mov	r5, r0
 800b0a2:	eb12 0804 	adds.w	r8, r2, r4
 800b0a6:	eb43 0905 	adc.w	r9, r3, r5
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fe fcb6 	bl	8009a24 <fill_first_frag>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800b0be:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <dir_register+0xd4>
 800b0c6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0ca:	e135      	b.n	800b338 <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	f7fe fcd3 	bl	8009a82 <fill_last_frag>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800b0e2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <dir_register+0xf8>
 800b0ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b0ee:	e123      	b.n	800b338 <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	f107 0308 	add.w	r3, r7, #8
 800b0f6:	4611      	mov	r1, r2
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7ff fc93 	bl	800aa24 <load_obj_dir>
 800b0fe:	4603      	mov	r3, r0
 800b100:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800b104:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d002      	beq.n	800b112 <dir_register+0x11a>
 800b10c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b110:	e112      	b.n	800b338 <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800b112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b114:	691b      	ldr	r3, [r3, #16]
 800b116:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b120:	4608      	mov	r0, r1
 800b122:	f7fd fe1f 	bl	8008d64 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800b126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b128:	691b      	ldr	r3, [r3, #16]
 800b12a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b134:	4608      	mov	r0, r1
 800b136:	f7fd fe15 	bl	8008d64 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	79da      	ldrb	r2, [r3, #7]
 800b13e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b140:	691b      	ldr	r3, [r3, #16]
 800b142:	3321      	adds	r3, #33	@ 0x21
 800b144:	f042 0201 	orr.w	r2, r2, #1
 800b148:	b2d2      	uxtb	r2, r2
 800b14a:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800b14c:	f107 0308 	add.w	r3, r7, #8
 800b150:	4618      	mov	r0, r3
 800b152:	f7ff fc9d 	bl	800aa90 <store_xdir>
 800b156:	4603      	mov	r3, r0
 800b158:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800b15c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b160:	2b00      	cmp	r3, #0
 800b162:	d002      	beq.n	800b16a <dir_register+0x172>
 800b164:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b168:	e0e6      	b.n	800b338 <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800b16a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b16c:	691a      	ldr	r2, [r3, #16]
 800b16e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	4619      	mov	r1, r3
 800b174:	4610      	mov	r0, r2
 800b176:	f7ff fce6 	bl	800ab46 <create_xdir>
		return FR_OK;
 800b17a:	2300      	movs	r3, #0
 800b17c:	e0dc      	b.n	800b338 <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b184:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800b188:	220c      	movs	r2, #12
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7fd fe72 	bl	8008e74 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b190:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b194:	f003 0301 	and.w	r3, r3, #1
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d033      	beq.n	800b204 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2240      	movs	r2, #64	@ 0x40
 800b1a0:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b1a8:	e016      	b.n	800b1d8 <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800b1b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1b2:	68da      	ldr	r2, [r3, #12]
 800b1b4:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800b1b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1ba:	f7ff f9bf 	bl	800a53c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7ff fdef 	bl	800ada2 <dir_find>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800b1ca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d106      	bne.n	800b1e0 <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 800b1d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b1d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1da:	2b63      	cmp	r3, #99	@ 0x63
 800b1dc:	d9e5      	bls.n	800b1aa <dir_register+0x1b2>
 800b1de:	e000      	b.n	800b1e2 <dir_register+0x1ea>
			if (res != FR_OK) break;
 800b1e0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b1e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1e4:	2b64      	cmp	r3, #100	@ 0x64
 800b1e6:	d101      	bne.n	800b1ec <dir_register+0x1f4>
 800b1e8:	2307      	movs	r3, #7
 800b1ea:	e0a5      	b.n	800b338 <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b1ec:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b1f0:	2b04      	cmp	r3, #4
 800b1f2:	d002      	beq.n	800b1fa <dir_register+0x202>
 800b1f4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b1f8:	e09e      	b.n	800b338 <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b1fa:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b204:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b208:	f003 0302 	and.w	r3, r3, #2
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d007      	beq.n	800b220 <dir_register+0x228>
 800b210:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b212:	330c      	adds	r3, #12
 800b214:	4a2f      	ldr	r2, [pc, #188]	@ (800b2d4 <dir_register+0x2dc>)
 800b216:	fba2 2303 	umull	r2, r3, r2, r3
 800b21a:	089b      	lsrs	r3, r3, #2
 800b21c:	3301      	adds	r3, #1
 800b21e:	e000      	b.n	800b222 <dir_register+0x22a>
 800b220:	2301      	movs	r3, #1
 800b222:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b224:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f7fe ffb0 	bl	800a18c <dir_alloc>
 800b22c:	4603      	mov	r3, r0
 800b22e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b232:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b236:	2b00      	cmp	r3, #0
 800b238:	d14f      	bne.n	800b2da <dir_register+0x2e2>
 800b23a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b23c:	3b01      	subs	r3, #1
 800b23e:	673b      	str	r3, [r7, #112]	@ 0x70
 800b240:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b242:	2b00      	cmp	r3, #0
 800b244:	d049      	beq.n	800b2da <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b24a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b24c:	015b      	lsls	r3, r3, #5
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	4619      	mov	r1, r3
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f7fe fe3f 	bl	8009ed6 <dir_sdi>
 800b258:	4603      	mov	r3, r0
 800b25a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800b25e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b262:	2b00      	cmp	r3, #0
 800b264:	d139      	bne.n	800b2da <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	3340      	adds	r3, #64	@ 0x40
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7ff fa0a 	bl	800a684 <sum_sfn>
 800b270:	4603      	mov	r3, r0
 800b272:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b27a:	4619      	mov	r1, r3
 800b27c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b27e:	f7fe f827 	bl	80092d0 <move_window>
 800b282:	4603      	mov	r3, r0
 800b284:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800b288:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d123      	bne.n	800b2d8 <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b290:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b292:	68d8      	ldr	r0, [r3, #12]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800b298:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b29a:	b2da      	uxtb	r2, r3
 800b29c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800b2a0:	f7ff f8e4 	bl	800a46c <put_lfn>
				fs->wflag = 1;
 800b2a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7fe fe98 	bl	8009fe2 <dir_next>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800b2b8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d10c      	bne.n	800b2da <dir_register+0x2e2>
 800b2c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b2c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d1d4      	bne.n	800b276 <dir_register+0x27e>
 800b2cc:	e005      	b.n	800b2da <dir_register+0x2e2>
 800b2ce:	bf00      	nop
 800b2d0:	88888889 	.word	0x88888889
 800b2d4:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800b2d8:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b2da:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d128      	bne.n	800b334 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b2ea:	f7fd fff1 	bl	80092d0 <move_window>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800b2f4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d11b      	bne.n	800b334 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b300:	2220      	movs	r2, #32
 800b302:	2100      	movs	r1, #0
 800b304:	4618      	mov	r0, r3
 800b306:	f7fd fdd6 	bl	8008eb6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	3340      	adds	r3, #64	@ 0x40
 800b312:	220b      	movs	r2, #11
 800b314:	4619      	mov	r1, r3
 800b316:	f7fd fdad 	bl	8008e74 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b324:	330c      	adds	r3, #12
 800b326:	f002 0218 	and.w	r2, r2, #24
 800b32a:	b2d2      	uxtb	r2, r2
 800b32c:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b32e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b330:	2201      	movs	r2, #1
 800b332:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b334:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3780      	adds	r7, #128	@ 0x80
 800b33c:	46bd      	mov	sp, r7
 800b33e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b342:	bf00      	nop

0800b344 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800b344:	b5b0      	push	{r4, r5, r7, lr}
 800b346:	b088      	sub	sp, #32
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	2200      	movs	r2, #0
 800b358:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 80e7 	beq.w	800b532 <get_fileinfo+0x1ee>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	2b04      	cmp	r3, #4
 800b36a:	d106      	bne.n	800b37a <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	691b      	ldr	r3, [r3, #16]
 800b370:	6839      	ldr	r1, [r7, #0]
 800b372:	4618      	mov	r0, r3
 800b374:	f7ff fa07 	bl	800a786 <get_xdir_info>
		return;
 800b378:	e0dc      	b.n	800b534 <get_fileinfo+0x1f0>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b382:	d040      	beq.n	800b406 <get_fileinfo+0xc2>
			i = j = 0;
 800b384:	2300      	movs	r3, #0
 800b386:	61bb      	str	r3, [r7, #24]
 800b388:	69bb      	ldr	r3, [r7, #24]
 800b38a:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b38c:	e029      	b.n	800b3e2 <get_fileinfo+0x9e>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800b38e:	89fb      	ldrh	r3, [r7, #14]
 800b390:	2100      	movs	r1, #0
 800b392:	4618      	mov	r0, r3
 800b394:	f002 f92e 	bl	800d5f4 <ff_convert>
 800b398:	4603      	mov	r3, r0
 800b39a:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800b39c:	89fb      	ldrh	r3, [r7, #14]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d102      	bne.n	800b3a8 <get_fileinfo+0x64>
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	61fb      	str	r3, [r7, #28]
 800b3a6:	e028      	b.n	800b3fa <get_fileinfo+0xb6>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 800b3a8:	89fb      	ldrh	r3, [r7, #14]
 800b3aa:	2bff      	cmp	r3, #255	@ 0xff
 800b3ac:	d90a      	bls.n	800b3c4 <get_fileinfo+0x80>
					fno->fname[i++] = (char)(w >> 8);
 800b3ae:	89fb      	ldrh	r3, [r7, #14]
 800b3b0:	0a1b      	lsrs	r3, r3, #8
 800b3b2:	b299      	uxth	r1, r3
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	1c5a      	adds	r2, r3, #1
 800b3b8:	61fa      	str	r2, [r7, #28]
 800b3ba:	b2c9      	uxtb	r1, r1
 800b3bc:	683a      	ldr	r2, [r7, #0]
 800b3be:	4413      	add	r3, r2
 800b3c0:	460a      	mov	r2, r1
 800b3c2:	769a      	strb	r2, [r3, #26]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800b3c4:	69fb      	ldr	r3, [r7, #28]
 800b3c6:	2bfe      	cmp	r3, #254	@ 0xfe
 800b3c8:	d902      	bls.n	800b3d0 <get_fileinfo+0x8c>
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	61fb      	str	r3, [r7, #28]
 800b3ce:	e014      	b.n	800b3fa <get_fileinfo+0xb6>
				fno->fname[i++] = (TCHAR)w;
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	1c5a      	adds	r2, r3, #1
 800b3d4:	61fa      	str	r2, [r7, #28]
 800b3d6:	89fa      	ldrh	r2, [r7, #14]
 800b3d8:	b2d1      	uxtb	r1, r2
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	4413      	add	r3, r2
 800b3de:	460a      	mov	r2, r1
 800b3e0:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	68da      	ldr	r2, [r3, #12]
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	1c59      	adds	r1, r3, #1
 800b3ea:	61b9      	str	r1, [r7, #24]
 800b3ec:	005b      	lsls	r3, r3, #1
 800b3ee:	4413      	add	r3, r2
 800b3f0:	881b      	ldrh	r3, [r3, #0]
 800b3f2:	81fb      	strh	r3, [r7, #14]
 800b3f4:	89fb      	ldrh	r3, [r7, #14]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d1c9      	bne.n	800b38e <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800b3fa:	683a      	ldr	r2, [r7, #0]
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	4413      	add	r3, r2
 800b400:	331a      	adds	r3, #26
 800b402:	2200      	movs	r2, #0
 800b404:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800b406:	2300      	movs	r3, #0
 800b408:	61bb      	str	r3, [r7, #24]
 800b40a:	69bb      	ldr	r3, [r7, #24]
 800b40c:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	69fb      	ldr	r3, [r7, #28]
 800b412:	4413      	add	r3, r2
 800b414:	331a      	adds	r3, #26
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800b41a:	e04d      	b.n	800b4b8 <get_fileinfo+0x174>
		c = (TCHAR)dp->dir[i++];
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b420:	69fb      	ldr	r3, [r7, #28]
 800b422:	1c59      	adds	r1, r3, #1
 800b424:	61f9      	str	r1, [r7, #28]
 800b426:	4413      	add	r3, r2
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800b42c:	7dfb      	ldrb	r3, [r7, #23]
 800b42e:	2b20      	cmp	r3, #32
 800b430:	d041      	beq.n	800b4b6 <get_fileinfo+0x172>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800b432:	7dfb      	ldrb	r3, [r7, #23]
 800b434:	2b05      	cmp	r3, #5
 800b436:	d101      	bne.n	800b43c <get_fileinfo+0xf8>
 800b438:	23e5      	movs	r3, #229	@ 0xe5
 800b43a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800b43c:	69fb      	ldr	r3, [r7, #28]
 800b43e:	2b09      	cmp	r3, #9
 800b440:	d10f      	bne.n	800b462 <get_fileinfo+0x11e>
			if (!lfv) fno->fname[j] = '.';
 800b442:	89bb      	ldrh	r3, [r7, #12]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d105      	bne.n	800b454 <get_fileinfo+0x110>
 800b448:	683a      	ldr	r2, [r7, #0]
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	4413      	add	r3, r2
 800b44e:	331a      	adds	r3, #26
 800b450:	222e      	movs	r2, #46	@ 0x2e
 800b452:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800b454:	69bb      	ldr	r3, [r7, #24]
 800b456:	1c5a      	adds	r2, r3, #1
 800b458:	61ba      	str	r2, [r7, #24]
 800b45a:	683a      	ldr	r2, [r7, #0]
 800b45c:	4413      	add	r3, r2
 800b45e:	222e      	movs	r2, #46	@ 0x2e
 800b460:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	69bb      	ldr	r3, [r7, #24]
 800b466:	4413      	add	r3, r2
 800b468:	330d      	adds	r3, #13
 800b46a:	7dfa      	ldrb	r2, [r7, #23]
 800b46c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800b46e:	89bb      	ldrh	r3, [r7, #12]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d11c      	bne.n	800b4ae <get_fileinfo+0x16a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800b474:	7dfb      	ldrb	r3, [r7, #23]
 800b476:	2b40      	cmp	r3, #64	@ 0x40
 800b478:	d913      	bls.n	800b4a2 <get_fileinfo+0x15e>
 800b47a:	7dfb      	ldrb	r3, [r7, #23]
 800b47c:	2b5a      	cmp	r3, #90	@ 0x5a
 800b47e:	d810      	bhi.n	800b4a2 <get_fileinfo+0x15e>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b484:	330c      	adds	r3, #12
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	461a      	mov	r2, r3
 800b48a:	69fb      	ldr	r3, [r7, #28]
 800b48c:	2b08      	cmp	r3, #8
 800b48e:	d901      	bls.n	800b494 <get_fileinfo+0x150>
 800b490:	2310      	movs	r3, #16
 800b492:	e000      	b.n	800b496 <get_fileinfo+0x152>
 800b494:	2308      	movs	r3, #8
 800b496:	4013      	ands	r3, r2
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d002      	beq.n	800b4a2 <get_fileinfo+0x15e>
				c += 0x20;			/* To lower */
 800b49c:	7dfb      	ldrb	r3, [r7, #23]
 800b49e:	3320      	adds	r3, #32
 800b4a0:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	331a      	adds	r3, #26
 800b4aa:	7dfa      	ldrb	r2, [r7, #23]
 800b4ac:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800b4ae:	69bb      	ldr	r3, [r7, #24]
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	61bb      	str	r3, [r7, #24]
 800b4b4:	e000      	b.n	800b4b8 <get_fileinfo+0x174>
		if (c == ' ') continue;				/* Skip padding spaces */
 800b4b6:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800b4b8:	69fb      	ldr	r3, [r7, #28]
 800b4ba:	2b0a      	cmp	r3, #10
 800b4bc:	d9ae      	bls.n	800b41c <get_fileinfo+0xd8>
	}
	if (!lfv) {
 800b4be:	89bb      	ldrh	r3, [r7, #12]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d10d      	bne.n	800b4e0 <get_fileinfo+0x19c>
		fno->fname[j] = 0;
 800b4c4:	683a      	ldr	r2, [r7, #0]
 800b4c6:	69bb      	ldr	r3, [r7, #24]
 800b4c8:	4413      	add	r3, r2
 800b4ca:	331a      	adds	r3, #26
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4d4:	330c      	adds	r3, #12
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d101      	bne.n	800b4e0 <get_fileinfo+0x19c>
 800b4dc:	2300      	movs	r3, #0
 800b4de:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800b4e0:	683a      	ldr	r2, [r7, #0]
 800b4e2:	69bb      	ldr	r3, [r7, #24]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	330d      	adds	r3, #13
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4f0:	7ada      	ldrb	r2, [r3, #11]
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4fa:	331c      	adds	r3, #28
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7fd faec 	bl	8008ada <ld_dword>
 800b502:	4603      	mov	r3, r0
 800b504:	2200      	movs	r2, #0
 800b506:	461c      	mov	r4, r3
 800b508:	4615      	mov	r5, r2
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b514:	3316      	adds	r3, #22
 800b516:	4618      	mov	r0, r3
 800b518:	f7fd fadf 	bl	8008ada <ld_dword>
 800b51c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	b29a      	uxth	r2, r3
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	815a      	strh	r2, [r3, #10]
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	0c1b      	lsrs	r3, r3, #16
 800b52a:	b29a      	uxth	r2, r3
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	811a      	strh	r2, [r3, #8]
 800b530:	e000      	b.n	800b534 <get_fileinfo+0x1f0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b532:	bf00      	nop
}
 800b534:	3720      	adds	r7, #32
 800b536:	46bd      	mov	sp, r7
 800b538:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b53c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b08a      	sub	sp, #40	@ 0x28
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	613b      	str	r3, [r7, #16]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	68db      	ldr	r3, [r3, #12]
 800b552:	60fb      	str	r3, [r7, #12]
 800b554:	2300      	movs	r3, #0
 800b556:	617b      	str	r3, [r7, #20]
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	1c5a      	adds	r2, r3, #1
 800b560:	61ba      	str	r2, [r7, #24]
 800b562:	693a      	ldr	r2, [r7, #16]
 800b564:	4413      	add	r3, r2
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b56a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b56c:	2b1f      	cmp	r3, #31
 800b56e:	d96a      	bls.n	800b646 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b570:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b572:	2b2f      	cmp	r3, #47	@ 0x2f
 800b574:	d006      	beq.n	800b584 <create_name+0x48>
 800b576:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b578:	2b5c      	cmp	r3, #92	@ 0x5c
 800b57a:	d110      	bne.n	800b59e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b57c:	e002      	b.n	800b584 <create_name+0x48>
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	3301      	adds	r3, #1
 800b582:	61bb      	str	r3, [r7, #24]
 800b584:	693a      	ldr	r2, [r7, #16]
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	4413      	add	r3, r2
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b58e:	d0f6      	beq.n	800b57e <create_name+0x42>
 800b590:	693a      	ldr	r2, [r7, #16]
 800b592:	69bb      	ldr	r3, [r7, #24]
 800b594:	4413      	add	r3, r2
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	2b5c      	cmp	r3, #92	@ 0x5c
 800b59a:	d0f0      	beq.n	800b57e <create_name+0x42>
			break;
 800b59c:	e054      	b.n	800b648 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	2bfe      	cmp	r3, #254	@ 0xfe
 800b5a2:	d901      	bls.n	800b5a8 <create_name+0x6c>
 800b5a4:	2306      	movs	r3, #6
 800b5a6:	e1bf      	b.n	800b928 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b5a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800b5ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	2b80      	cmp	r3, #128	@ 0x80
 800b5b4:	d925      	bls.n	800b602 <create_name+0xc6>
 800b5b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	2bff      	cmp	r3, #255	@ 0xff
 800b5bc:	d021      	beq.n	800b602 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800b5be:	69bb      	ldr	r3, [r7, #24]
 800b5c0:	1c5a      	adds	r2, r3, #1
 800b5c2:	61ba      	str	r2, [r7, #24]
 800b5c4:	693a      	ldr	r2, [r7, #16]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800b5ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5d0:	021b      	lsls	r3, r3, #8
 800b5d2:	b29a      	uxth	r2, r3
 800b5d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	4413      	add	r3, r2
 800b5dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800b5de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5e2:	2b3f      	cmp	r3, #63	@ 0x3f
 800b5e4:	d903      	bls.n	800b5ee <create_name+0xb2>
 800b5e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5ea:	2b7e      	cmp	r3, #126	@ 0x7e
 800b5ec:	d909      	bls.n	800b602 <create_name+0xc6>
 800b5ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	da03      	bge.n	800b5fe <create_name+0xc2>
 800b5f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5fa:	2bff      	cmp	r3, #255	@ 0xff
 800b5fc:	d101      	bne.n	800b602 <create_name+0xc6>
 800b5fe:	2306      	movs	r3, #6
 800b600:	e192      	b.n	800b928 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b602:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b604:	2101      	movs	r1, #1
 800b606:	4618      	mov	r0, r3
 800b608:	f001 fff4 	bl	800d5f4 <ff_convert>
 800b60c:	4603      	mov	r3, r0
 800b60e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b610:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b612:	2b00      	cmp	r3, #0
 800b614:	d101      	bne.n	800b61a <create_name+0xde>
 800b616:	2306      	movs	r3, #6
 800b618:	e186      	b.n	800b928 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b61a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b61c:	2b7f      	cmp	r3, #127	@ 0x7f
 800b61e:	d809      	bhi.n	800b634 <create_name+0xf8>
 800b620:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b622:	4619      	mov	r1, r3
 800b624:	489a      	ldr	r0, [pc, #616]	@ (800b890 <create_name+0x354>)
 800b626:	f7fd fc88 	bl	8008f3a <chk_chr>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d001      	beq.n	800b634 <create_name+0xf8>
 800b630:	2306      	movs	r3, #6
 800b632:	e179      	b.n	800b928 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	1c5a      	adds	r2, r3, #1
 800b638:	617a      	str	r2, [r7, #20]
 800b63a:	005b      	lsls	r3, r3, #1
 800b63c:	68fa      	ldr	r2, [r7, #12]
 800b63e:	4413      	add	r3, r2
 800b640:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b642:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b644:	e78a      	b.n	800b55c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b646:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b648:	693a      	ldr	r2, [r7, #16]
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	441a      	add	r2, r3
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b652:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b654:	2b1f      	cmp	r3, #31
 800b656:	d801      	bhi.n	800b65c <create_name+0x120>
 800b658:	2304      	movs	r3, #4
 800b65a:	e000      	b.n	800b65e <create_name+0x122>
 800b65c:	2300      	movs	r3, #0
 800b65e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b662:	e011      	b.n	800b688 <create_name+0x14c>
		w = lfn[di - 1];
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b66a:	3b01      	subs	r3, #1
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	4413      	add	r3, r2
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b678:	2b20      	cmp	r3, #32
 800b67a:	d002      	beq.n	800b682 <create_name+0x146>
 800b67c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b67e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b680:	d106      	bne.n	800b690 <create_name+0x154>
		di--;
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	3b01      	subs	r3, #1
 800b686:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1ea      	bne.n	800b664 <create_name+0x128>
 800b68e:	e000      	b.n	800b692 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800b690:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	005b      	lsls	r3, r3, #1
 800b696:	68fa      	ldr	r2, [r7, #12]
 800b698:	4413      	add	r3, r2
 800b69a:	2200      	movs	r2, #0
 800b69c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d101      	bne.n	800b6a8 <create_name+0x16c>
 800b6a4:	2306      	movs	r3, #6
 800b6a6:	e13f      	b.n	800b928 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	3340      	adds	r3, #64	@ 0x40
 800b6ac:	220b      	movs	r2, #11
 800b6ae:	2120      	movs	r1, #32
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f7fd fc00 	bl	8008eb6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	61bb      	str	r3, [r7, #24]
 800b6ba:	e002      	b.n	800b6c2 <create_name+0x186>
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	3301      	adds	r3, #1
 800b6c0:	61bb      	str	r3, [r7, #24]
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	005b      	lsls	r3, r3, #1
 800b6c6:	68fa      	ldr	r2, [r7, #12]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	881b      	ldrh	r3, [r3, #0]
 800b6cc:	2b20      	cmp	r3, #32
 800b6ce:	d0f5      	beq.n	800b6bc <create_name+0x180>
 800b6d0:	69bb      	ldr	r3, [r7, #24]
 800b6d2:	005b      	lsls	r3, r3, #1
 800b6d4:	68fa      	ldr	r2, [r7, #12]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	881b      	ldrh	r3, [r3, #0]
 800b6da:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6dc:	d0ee      	beq.n	800b6bc <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b6de:	69bb      	ldr	r3, [r7, #24]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d009      	beq.n	800b6f8 <create_name+0x1bc>
 800b6e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6e8:	f043 0303 	orr.w	r3, r3, #3
 800b6ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b6f0:	e002      	b.n	800b6f8 <create_name+0x1bc>
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	3b01      	subs	r3, #1
 800b6f6:	617b      	str	r3, [r7, #20]
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d009      	beq.n	800b712 <create_name+0x1d6>
 800b6fe:	697b      	ldr	r3, [r7, #20]
 800b700:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b704:	3b01      	subs	r3, #1
 800b706:	005b      	lsls	r3, r3, #1
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	4413      	add	r3, r2
 800b70c:	881b      	ldrh	r3, [r3, #0]
 800b70e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b710:	d1ef      	bne.n	800b6f2 <create_name+0x1b6>

	i = b = 0; ni = 8;
 800b712:	2300      	movs	r3, #0
 800b714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b718:	2300      	movs	r3, #0
 800b71a:	623b      	str	r3, [r7, #32]
 800b71c:	2308      	movs	r3, #8
 800b71e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	61ba      	str	r2, [r7, #24]
 800b726:	005b      	lsls	r3, r3, #1
 800b728:	68fa      	ldr	r2, [r7, #12]
 800b72a:	4413      	add	r3, r2
 800b72c:	881b      	ldrh	r3, [r3, #0]
 800b72e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b730:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b732:	2b00      	cmp	r3, #0
 800b734:	f000 80aa 	beq.w	800b88c <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b738:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b73a:	2b20      	cmp	r3, #32
 800b73c:	d006      	beq.n	800b74c <create_name+0x210>
 800b73e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b740:	2b2e      	cmp	r3, #46	@ 0x2e
 800b742:	d10a      	bne.n	800b75a <create_name+0x21e>
 800b744:	69ba      	ldr	r2, [r7, #24]
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d006      	beq.n	800b75a <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800b74c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b750:	f043 0303 	orr.w	r3, r3, #3
 800b754:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b758:	e097      	b.n	800b88a <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b75a:	6a3a      	ldr	r2, [r7, #32]
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d203      	bcs.n	800b76a <create_name+0x22e>
 800b762:	69ba      	ldr	r2, [r7, #24]
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	429a      	cmp	r2, r3
 800b768:	d123      	bne.n	800b7b2 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800b76a:	69fb      	ldr	r3, [r7, #28]
 800b76c:	2b0b      	cmp	r3, #11
 800b76e:	d106      	bne.n	800b77e <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800b770:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b774:	f043 0303 	orr.w	r3, r3, #3
 800b778:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b77c:	e08d      	b.n	800b89a <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b77e:	69ba      	ldr	r2, [r7, #24]
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	429a      	cmp	r2, r3
 800b784:	d005      	beq.n	800b792 <create_name+0x256>
 800b786:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b78a:	f043 0303 	orr.w	r3, r3, #3
 800b78e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800b792:	69ba      	ldr	r2, [r7, #24]
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	429a      	cmp	r2, r3
 800b798:	d87e      	bhi.n	800b898 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	61bb      	str	r3, [r7, #24]
 800b79e:	2308      	movs	r3, #8
 800b7a0:	623b      	str	r3, [r7, #32]
 800b7a2:	230b      	movs	r3, #11
 800b7a4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b7a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b7b0:	e06b      	b.n	800b88a <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b7b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b7b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7b6:	d910      	bls.n	800b7da <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800b7b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f001 ff78 	bl	800d6b0 <ff_wtoupper>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	2100      	movs	r1, #0
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	f001 ff15 	bl	800d5f4 <ff_convert>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b7ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b7d2:	f043 0302 	orr.w	r3, r3, #2
 800b7d6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800b7da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b7dc:	2bff      	cmp	r3, #255	@ 0xff
 800b7de:	d91a      	bls.n	800b816 <create_name+0x2da>
			if (i >= ni - 1) {
 800b7e0:	69fb      	ldr	r3, [r7, #28]
 800b7e2:	3b01      	subs	r3, #1
 800b7e4:	6a3a      	ldr	r2, [r7, #32]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d308      	bcc.n	800b7fc <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800b7ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b7ee:	f043 0303 	orr.w	r3, r3, #3
 800b7f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	623b      	str	r3, [r7, #32]
 800b7fa:	e046      	b.n	800b88a <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800b7fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b7fe:	0a1b      	lsrs	r3, r3, #8
 800b800:	b299      	uxth	r1, r3
 800b802:	6a3b      	ldr	r3, [r7, #32]
 800b804:	1c5a      	adds	r2, r3, #1
 800b806:	623a      	str	r2, [r7, #32]
 800b808:	b2c9      	uxtb	r1, r1
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	4413      	add	r3, r2
 800b80e:	460a      	mov	r2, r1
 800b810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b814:	e02f      	b.n	800b876 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b816:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d007      	beq.n	800b82c <create_name+0x2f0>
 800b81c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b81e:	4619      	mov	r1, r3
 800b820:	481c      	ldr	r0, [pc, #112]	@ (800b894 <create_name+0x358>)
 800b822:	f7fd fb8a 	bl	8008f3a <chk_chr>
 800b826:	4603      	mov	r3, r0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d008      	beq.n	800b83e <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b82c:	235f      	movs	r3, #95	@ 0x5f
 800b82e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b830:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b834:	f043 0303 	orr.w	r3, r3, #3
 800b838:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b83c:	e01b      	b.n	800b876 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b83e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b840:	2b40      	cmp	r3, #64	@ 0x40
 800b842:	d909      	bls.n	800b858 <create_name+0x31c>
 800b844:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b846:	2b5a      	cmp	r3, #90	@ 0x5a
 800b848:	d806      	bhi.n	800b858 <create_name+0x31c>
					b |= 2;
 800b84a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b84e:	f043 0302 	orr.w	r3, r3, #2
 800b852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b856:	e00e      	b.n	800b876 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b858:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b85a:	2b60      	cmp	r3, #96	@ 0x60
 800b85c:	d90b      	bls.n	800b876 <create_name+0x33a>
 800b85e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b860:	2b7a      	cmp	r3, #122	@ 0x7a
 800b862:	d808      	bhi.n	800b876 <create_name+0x33a>
						b |= 1; w -= 0x20;
 800b864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b868:	f043 0301 	orr.w	r3, r3, #1
 800b86c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b870:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b872:	3b20      	subs	r3, #32
 800b874:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b876:	6a3b      	ldr	r3, [r7, #32]
 800b878:	1c5a      	adds	r2, r3, #1
 800b87a:	623a      	str	r2, [r7, #32]
 800b87c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b87e:	b2d1      	uxtb	r1, r2
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	4413      	add	r3, r2
 800b884:	460a      	mov	r2, r1
 800b886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800b88a:	e749      	b.n	800b720 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800b88c:	bf00      	nop
 800b88e:	e004      	b.n	800b89a <create_name+0x35e>
 800b890:	08012080 	.word	0x08012080
 800b894:	0801208c 	.word	0x0801208c
			if (si > di) break;			/* No extension */
 800b898:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b8a0:	2be5      	cmp	r3, #229	@ 0xe5
 800b8a2:	d103      	bne.n	800b8ac <create_name+0x370>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2205      	movs	r2, #5
 800b8a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800b8ac:	69fb      	ldr	r3, [r7, #28]
 800b8ae:	2b08      	cmp	r3, #8
 800b8b0:	d104      	bne.n	800b8bc <create_name+0x380>
 800b8b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8b6:	009b      	lsls	r3, r3, #2
 800b8b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b8bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8c0:	f003 030c 	and.w	r3, r3, #12
 800b8c4:	2b0c      	cmp	r3, #12
 800b8c6:	d005      	beq.n	800b8d4 <create_name+0x398>
 800b8c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8cc:	f003 0303 	and.w	r3, r3, #3
 800b8d0:	2b03      	cmp	r3, #3
 800b8d2:	d105      	bne.n	800b8e0 <create_name+0x3a4>
 800b8d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b8d8:	f043 0302 	orr.w	r3, r3, #2
 800b8dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b8e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b8e4:	f003 0302 	and.w	r3, r3, #2
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d117      	bne.n	800b91c <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b8ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8f0:	f003 0303 	and.w	r3, r3, #3
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d105      	bne.n	800b904 <create_name+0x3c8>
 800b8f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b8fc:	f043 0310 	orr.w	r3, r3, #16
 800b900:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b908:	f003 030c 	and.w	r3, r3, #12
 800b90c:	2b04      	cmp	r3, #4
 800b90e:	d105      	bne.n	800b91c <create_name+0x3e0>
 800b910:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b914:	f043 0308 	orr.w	r3, r3, #8
 800b918:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b922:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800b926:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3728      	adds	r7, #40	@ 0x28
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b086      	sub	sp, #24
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b944:	e002      	b.n	800b94c <follow_path+0x1c>
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	3301      	adds	r3, #1
 800b94a:	603b      	str	r3, [r7, #0]
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	781b      	ldrb	r3, [r3, #0]
 800b950:	2b2f      	cmp	r3, #47	@ 0x2f
 800b952:	d0f8      	beq.n	800b946 <follow_path+0x16>
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	2b5c      	cmp	r3, #92	@ 0x5c
 800b95a:	d0f4      	beq.n	800b946 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	2200      	movs	r2, #0
 800b960:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	2200      	movs	r2, #0
 800b966:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	2b1f      	cmp	r3, #31
 800b96e:	d80a      	bhi.n	800b986 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2280      	movs	r2, #128	@ 0x80
 800b974:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800b978:	2100      	movs	r1, #0
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f7fe faab 	bl	8009ed6 <dir_sdi>
 800b980:	4603      	mov	r3, r0
 800b982:	75fb      	strb	r3, [r7, #23]
 800b984:	e078      	b.n	800ba78 <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b986:	463b      	mov	r3, r7
 800b988:	4619      	mov	r1, r3
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f7ff fdd6 	bl	800b53c <create_name>
 800b990:	4603      	mov	r3, r0
 800b992:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b994:	7dfb      	ldrb	r3, [r7, #23]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d169      	bne.n	800ba6e <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f7ff fa01 	bl	800ada2 <dir_find>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b9aa:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b9ac:	7dfb      	ldrb	r3, [r7, #23]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d00a      	beq.n	800b9c8 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b9b2:	7dfb      	ldrb	r3, [r7, #23]
 800b9b4:	2b04      	cmp	r3, #4
 800b9b6:	d15c      	bne.n	800ba72 <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b9b8:	7afb      	ldrb	r3, [r7, #11]
 800b9ba:	f003 0304 	and.w	r3, r3, #4
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d157      	bne.n	800ba72 <follow_path+0x142>
 800b9c2:	2305      	movs	r3, #5
 800b9c4:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b9c6:	e054      	b.n	800ba72 <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b9c8:	7afb      	ldrb	r3, [r7, #11]
 800b9ca:	f003 0304 	and.w	r3, r3, #4
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d151      	bne.n	800ba76 <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	799b      	ldrb	r3, [r3, #6]
 800b9d6:	f003 0310 	and.w	r3, r3, #16
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d102      	bne.n	800b9e4 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800b9de:	2305      	movs	r3, #5
 800b9e0:	75fb      	strb	r3, [r7, #23]
 800b9e2:	e049      	b.n	800ba78 <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	781b      	ldrb	r3, [r3, #0]
 800b9e8:	2b04      	cmp	r3, #4
 800b9ea:	d130      	bne.n	800ba4e <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	689a      	ldr	r2, [r3, #8]
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b9fa:	4613      	mov	r3, r2
 800b9fc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ba00:	693a      	ldr	r2, [r7, #16]
 800ba02:	79d2      	ldrb	r2, [r2, #7]
 800ba04:	431a      	orrs	r2, r3
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	691b      	ldr	r3, [r3, #16]
 800ba16:	3334      	adds	r3, #52	@ 0x34
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7fd f85e 	bl	8008ada <ld_dword>
 800ba1e:	4602      	mov	r2, r0
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	691b      	ldr	r3, [r3, #16]
 800ba28:	3321      	adds	r3, #33	@ 0x21
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	f003 0302 	and.w	r3, r3, #2
 800ba30:	b2da      	uxtb	r2, r3
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	691b      	ldr	r3, [r3, #16]
 800ba3a:	3338      	adds	r3, #56	@ 0x38
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7fd f86f 	bl	8008b20 <ld_qword>
 800ba42:	4602      	mov	r2, r0
 800ba44:	460b      	mov	r3, r1
 800ba46:	6939      	ldr	r1, [r7, #16]
 800ba48:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800ba4c:	e79b      	b.n	800b986 <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba5c:	4413      	add	r3, r2
 800ba5e:	4619      	mov	r1, r3
 800ba60:	68f8      	ldr	r0, [r7, #12]
 800ba62:	f7fe fbef 	bl	800a244 <ld_clust>
 800ba66:	4602      	mov	r2, r0
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ba6c:	e78b      	b.n	800b986 <follow_path+0x56>
			if (res != FR_OK) break;
 800ba6e:	bf00      	nop
 800ba70:	e002      	b.n	800ba78 <follow_path+0x148>
				break;
 800ba72:	bf00      	nop
 800ba74:	e000      	b.n	800ba78 <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ba76:	bf00      	nop
			}
		}
	}

	return res;
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3718      	adds	r7, #24
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ba82:	b480      	push	{r7}
 800ba84:	b087      	sub	sp, #28
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ba8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba8e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d031      	beq.n	800bafc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	617b      	str	r3, [r7, #20]
 800ba9e:	e002      	b.n	800baa6 <get_ldnumber+0x24>
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	3301      	adds	r3, #1
 800baa4:	617b      	str	r3, [r7, #20]
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	2b1f      	cmp	r3, #31
 800baac:	d903      	bls.n	800bab6 <get_ldnumber+0x34>
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	2b3a      	cmp	r3, #58	@ 0x3a
 800bab4:	d1f4      	bne.n	800baa0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	2b3a      	cmp	r3, #58	@ 0x3a
 800babc:	d11c      	bne.n	800baf8 <get_ldnumber+0x76>
			tp = *path;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	1c5a      	adds	r2, r3, #1
 800bac8:	60fa      	str	r2, [r7, #12]
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	3b30      	subs	r3, #48	@ 0x30
 800bace:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	2b09      	cmp	r3, #9
 800bad4:	d80e      	bhi.n	800baf4 <get_ldnumber+0x72>
 800bad6:	68fa      	ldr	r2, [r7, #12]
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	429a      	cmp	r2, r3
 800badc:	d10a      	bne.n	800baf4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d107      	bne.n	800baf4 <get_ldnumber+0x72>
					vol = (int)i;
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	3301      	adds	r3, #1
 800baec:	617b      	str	r3, [r7, #20]
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	e002      	b.n	800bafe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800baf8:	2300      	movs	r3, #0
 800bafa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bafc:	693b      	ldr	r3, [r7, #16]
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	371c      	adds	r7, #28
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr
	...

0800bb0c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	70da      	strb	r2, [r3, #3]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb22:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f7fd fbd2 	bl	80092d0 <move_window>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d001      	beq.n	800bb36 <check_fs+0x2a>
 800bb32:	2304      	movs	r3, #4
 800bb34:	e044      	b.n	800bbc0 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	3338      	adds	r3, #56	@ 0x38
 800bb3a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bb3e:	4618      	mov	r0, r3
 800bb40:	f7fc ffb2 	bl	8008aa8 <ld_word>
 800bb44:	4603      	mov	r3, r0
 800bb46:	461a      	mov	r2, r3
 800bb48:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d001      	beq.n	800bb54 <check_fs+0x48>
 800bb50:	2303      	movs	r3, #3
 800bb52:	e035      	b.n	800bbc0 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bb5a:	2be9      	cmp	r3, #233	@ 0xe9
 800bb5c:	d009      	beq.n	800bb72 <check_fs+0x66>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bb64:	2beb      	cmp	r3, #235	@ 0xeb
 800bb66:	d11e      	bne.n	800bba6 <check_fs+0x9a>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800bb6e:	2b90      	cmp	r3, #144	@ 0x90
 800bb70:	d119      	bne.n	800bba6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	3338      	adds	r3, #56	@ 0x38
 800bb76:	3336      	adds	r3, #54	@ 0x36
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f7fc ffae 	bl	8008ada <ld_dword>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bb84:	4a10      	ldr	r2, [pc, #64]	@ (800bbc8 <check_fs+0xbc>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d101      	bne.n	800bb8e <check_fs+0x82>
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	e018      	b.n	800bbc0 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	3338      	adds	r3, #56	@ 0x38
 800bb92:	3352      	adds	r3, #82	@ 0x52
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7fc ffa0 	bl	8008ada <ld_dword>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	4a0b      	ldr	r2, [pc, #44]	@ (800bbcc <check_fs+0xc0>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d101      	bne.n	800bba6 <check_fs+0x9a>
 800bba2:	2300      	movs	r3, #0
 800bba4:	e00c      	b.n	800bbc0 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	3338      	adds	r3, #56	@ 0x38
 800bbaa:	220b      	movs	r2, #11
 800bbac:	4908      	ldr	r1, [pc, #32]	@ (800bbd0 <check_fs+0xc4>)
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7fd f99c 	bl	8008eec <mem_cmp>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d101      	bne.n	800bbbe <check_fs+0xb2>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	e000      	b.n	800bbc0 <check_fs+0xb4>
#endif
	return 2;
 800bbbe:	2302      	movs	r3, #2
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3708      	adds	r7, #8
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	00544146 	.word	0x00544146
 800bbcc:	33544146 	.word	0x33544146
 800bbd0:	08012094 	.word	0x08012094

0800bbd4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800bbd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bbd8:	b09c      	sub	sp, #112	@ 0x70
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	61f8      	str	r0, [r7, #28]
 800bbde:	61b9      	str	r1, [r7, #24]
 800bbe0:	4613      	mov	r3, r2
 800bbe2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800bbe4:	69bb      	ldr	r3, [r7, #24]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800bbea:	69f8      	ldr	r0, [r7, #28]
 800bbec:	f7ff ff49 	bl	800ba82 <get_ldnumber>
 800bbf0:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800bbf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	da01      	bge.n	800bbfc <find_volume+0x28>
 800bbf8:	230b      	movs	r3, #11
 800bbfa:	e331      	b.n	800c260 <find_volume+0x68c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bbfc:	4a99      	ldr	r2, [pc, #612]	@ (800be64 <find_volume+0x290>)
 800bbfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc04:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bc06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d101      	bne.n	800bc10 <find_volume+0x3c>
 800bc0c:	230c      	movs	r3, #12
 800bc0e:	e327      	b.n	800c260 <find_volume+0x68c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc14:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bc16:	7dfb      	ldrb	r3, [r7, #23]
 800bc18:	f023 0301 	bic.w	r3, r3, #1
 800bc1c:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bc1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d01a      	beq.n	800bc5c <find_volume+0x88>
		stat = disk_status(fs->drv);
 800bc26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc28:	785b      	ldrb	r3, [r3, #1]
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7fc fe9e 	bl	800896c <disk_status>
 800bc30:	4603      	mov	r3, r0
 800bc32:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bc36:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bc3a:	f003 0301 	and.w	r3, r3, #1
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d10c      	bne.n	800bc5c <find_volume+0x88>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800bc42:	7dfb      	ldrb	r3, [r7, #23]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d007      	beq.n	800bc58 <find_volume+0x84>
 800bc48:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bc4c:	f003 0304 	and.w	r3, r3, #4
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800bc54:	230a      	movs	r3, #10
 800bc56:	e303      	b.n	800c260 <find_volume+0x68c>
			}
			return FR_OK;				/* The file system object is valid */
 800bc58:	2300      	movs	r3, #0
 800bc5a:	e301      	b.n	800c260 <find_volume+0x68c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bc5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc5e:	2200      	movs	r2, #0
 800bc60:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bc62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc64:	b2da      	uxtb	r2, r3
 800bc66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc68:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bc6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc6c:	785b      	ldrb	r3, [r3, #1]
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f7fc fe96 	bl	80089a0 <disk_initialize>
 800bc74:	4603      	mov	r3, r0
 800bc76:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bc7a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bc7e:	f003 0301 	and.w	r3, r3, #1
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d001      	beq.n	800bc8a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bc86:	2303      	movs	r3, #3
 800bc88:	e2ea      	b.n	800c260 <find_volume+0x68c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bc8a:	7dfb      	ldrb	r3, [r7, #23]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d007      	beq.n	800bca0 <find_volume+0xcc>
 800bc90:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bc94:	f003 0304 	and.w	r3, r3, #4
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d001      	beq.n	800bca0 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800bc9c:	230a      	movs	r3, #10
 800bc9e:	e2df      	b.n	800c260 <find_volume+0x68c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800bca0:	2300      	movs	r3, #0
 800bca2:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bca4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bca6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bca8:	f7ff ff30 	bl	800bb0c <check_fs>
 800bcac:	4603      	mov	r3, r0
 800bcae:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800bcb2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bcb6:	2b02      	cmp	r3, #2
 800bcb8:	d14d      	bne.n	800bd56 <find_volume+0x182>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bcba:	2300      	movs	r3, #0
 800bcbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcbe:	e020      	b.n	800bd02 <find_volume+0x12e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800bcc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bcc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcc8:	011b      	lsls	r3, r3, #4
 800bcca:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800bcce:	4413      	add	r3, r2
 800bcd0:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bcd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcd4:	3304      	adds	r3, #4
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d006      	beq.n	800bcea <find_volume+0x116>
 800bcdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcde:	3308      	adds	r3, #8
 800bce0:	4618      	mov	r0, r3
 800bce2:	f7fc fefa 	bl	8008ada <ld_dword>
 800bce6:	4602      	mov	r2, r0
 800bce8:	e000      	b.n	800bcec <find_volume+0x118>
 800bcea:	2200      	movs	r2, #0
 800bcec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	3360      	adds	r3, #96	@ 0x60
 800bcf2:	f107 0110 	add.w	r1, r7, #16
 800bcf6:	440b      	add	r3, r1
 800bcf8:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bcfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcfe:	3301      	adds	r3, #1
 800bd00:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd04:	2b03      	cmp	r3, #3
 800bd06:	d9db      	bls.n	800bcc0 <find_volume+0xec>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bd08:	2300      	movs	r3, #0
 800bd0a:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800bd0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d002      	beq.n	800bd18 <find_volume+0x144>
 800bd12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd14:	3b01      	subs	r3, #1
 800bd16:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bd18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	3360      	adds	r3, #96	@ 0x60
 800bd1e:	f107 0210 	add.w	r2, r7, #16
 800bd22:	4413      	add	r3, r2
 800bd24:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800bd28:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bd2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d005      	beq.n	800bd3c <find_volume+0x168>
 800bd30:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bd32:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bd34:	f7ff feea 	bl	800bb0c <check_fs>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	e000      	b.n	800bd3e <find_volume+0x16a>
 800bd3c:	2303      	movs	r3, #3
 800bd3e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bd42:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d905      	bls.n	800bd56 <find_volume+0x182>
 800bd4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd52:	2b03      	cmp	r3, #3
 800bd54:	d9e0      	bls.n	800bd18 <find_volume+0x144>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bd56:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd5a:	2b04      	cmp	r3, #4
 800bd5c:	d101      	bne.n	800bd62 <find_volume+0x18e>
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e27e      	b.n	800c260 <find_volume+0x68c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bd62:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d901      	bls.n	800bd6e <find_volume+0x19a>
 800bd6a:	230d      	movs	r3, #13
 800bd6c:	e278      	b.n	800c260 <find_volume+0x68c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800bd6e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	f040 80fa 	bne.w	800bf6c <find_volume+0x398>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800bd78:	230b      	movs	r3, #11
 800bd7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd7c:	e002      	b.n	800bd84 <find_volume+0x1b0>
 800bd7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd80:	3301      	adds	r3, #1
 800bd82:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd86:	2b3f      	cmp	r3, #63	@ 0x3f
 800bd88:	d806      	bhi.n	800bd98 <find_volume+0x1c4>
 800bd8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd8e:	4413      	add	r3, r2
 800bd90:	3338      	adds	r3, #56	@ 0x38
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d0f2      	beq.n	800bd7e <find_volume+0x1aa>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800bd98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd9a:	2b3f      	cmp	r3, #63	@ 0x3f
 800bd9c:	d801      	bhi.n	800bda2 <find_volume+0x1ce>
 800bd9e:	230d      	movs	r3, #13
 800bda0:	e25e      	b.n	800c260 <find_volume+0x68c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800bda2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bda4:	3338      	adds	r3, #56	@ 0x38
 800bda6:	3368      	adds	r3, #104	@ 0x68
 800bda8:	4618      	mov	r0, r3
 800bdaa:	f7fc fe7d 	bl	8008aa8 <ld_word>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bdb4:	d001      	beq.n	800bdba <find_volume+0x1e6>
 800bdb6:	230d      	movs	r3, #13
 800bdb8:	e252      	b.n	800c260 <find_volume+0x68c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800bdba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdbc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800bdc0:	2b09      	cmp	r3, #9
 800bdc2:	d001      	beq.n	800bdc8 <find_volume+0x1f4>
			return FR_NO_FILESYSTEM;
 800bdc4:	230d      	movs	r3, #13
 800bdc6:	e24b      	b.n	800c260 <find_volume+0x68c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800bdc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdca:	3338      	adds	r3, #56	@ 0x38
 800bdcc:	3348      	adds	r3, #72	@ 0x48
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7fc fea6 	bl	8008b20 <ld_qword>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bdda:	2000      	movs	r0, #0
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	60f8      	str	r0, [r7, #12]
 800bde0:	68b9      	ldr	r1, [r7, #8]
 800bde2:	1851      	adds	r1, r2, r1
 800bde4:	6039      	str	r1, [r7, #0]
 800bde6:	68f9      	ldr	r1, [r7, #12]
 800bde8:	eb43 0101 	adc.w	r1, r3, r1
 800bdec:	6079      	str	r1, [r7, #4]
 800bdee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdf2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800bdf6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d301      	bcc.n	800be02 <find_volume+0x22e>
 800bdfe:	230d      	movs	r3, #13
 800be00:	e22e      	b.n	800c260 <find_volume+0x68c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800be02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be04:	3338      	adds	r3, #56	@ 0x38
 800be06:	3354      	adds	r3, #84	@ 0x54
 800be08:	4618      	mov	r0, r3
 800be0a:	f7fc fe66 	bl	8008ada <ld_dword>
 800be0e:	4602      	mov	r2, r0
 800be10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be12:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800be14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be16:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800be1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be1c:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800be1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be20:	789b      	ldrb	r3, [r3, #2]
 800be22:	2b01      	cmp	r3, #1
 800be24:	d001      	beq.n	800be2a <find_volume+0x256>
 800be26:	230d      	movs	r3, #13
 800be28:	e21a      	b.n	800c260 <find_volume+0x68c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800be2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800be30:	461a      	mov	r2, r3
 800be32:	2301      	movs	r3, #1
 800be34:	4093      	lsls	r3, r2
 800be36:	b29a      	uxth	r2, r3
 800be38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be3a:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800be3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be3e:	895b      	ldrh	r3, [r3, #10]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d101      	bne.n	800be48 <find_volume+0x274>
 800be44:	230d      	movs	r3, #13
 800be46:	e20b      	b.n	800c260 <find_volume+0x68c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800be48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be4a:	3338      	adds	r3, #56	@ 0x38
 800be4c:	335c      	adds	r3, #92	@ 0x5c
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fc fe43 	bl	8008ada <ld_dword>
 800be54:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800be56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be58:	4a03      	ldr	r2, [pc, #12]	@ (800be68 <find_volume+0x294>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d906      	bls.n	800be6c <find_volume+0x298>
 800be5e:	230d      	movs	r3, #13
 800be60:	e1fe      	b.n	800c260 <find_volume+0x68c>
 800be62:	bf00      	nop
 800be64:	20001fec 	.word	0x20001fec
 800be68:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800be6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be6e:	1c9a      	adds	r2, r3, #2
 800be70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be72:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800be74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be76:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800be78:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800be7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be7c:	3338      	adds	r3, #56	@ 0x38
 800be7e:	3358      	adds	r3, #88	@ 0x58
 800be80:	4618      	mov	r0, r3
 800be82:	f7fc fe2a 	bl	8008ada <ld_dword>
 800be86:	4602      	mov	r2, r0
 800be88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be8a:	441a      	add	r2, r3
 800be8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be8e:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800be90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be92:	3338      	adds	r3, #56	@ 0x38
 800be94:	3350      	adds	r3, #80	@ 0x50
 800be96:	4618      	mov	r0, r3
 800be98:	f7fc fe1f 	bl	8008ada <ld_dword>
 800be9c:	4602      	mov	r2, r0
 800be9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bea0:	441a      	add	r2, r3
 800bea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bea4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800bea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800beaa:	2200      	movs	r2, #0
 800beac:	469a      	mov	sl, r3
 800beae:	4693      	mov	fp, r2
 800beb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beb2:	895b      	ldrh	r3, [r3, #10]
 800beb4:	461a      	mov	r2, r3
 800beb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beb8:	fb02 f303 	mul.w	r3, r2, r3
 800bebc:	2200      	movs	r2, #0
 800bebe:	4698      	mov	r8, r3
 800bec0:	4691      	mov	r9, r2
 800bec2:	eb1a 0408 	adds.w	r4, sl, r8
 800bec6:	eb4b 0509 	adc.w	r5, fp, r9
 800beca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800bece:	42a2      	cmp	r2, r4
 800bed0:	41ab      	sbcs	r3, r5
 800bed2:	d201      	bcs.n	800bed8 <find_volume+0x304>
 800bed4:	230d      	movs	r3, #13
 800bed6:	e1c3      	b.n	800c260 <find_volume+0x68c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800bed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beda:	3338      	adds	r3, #56	@ 0x38
 800bedc:	3360      	adds	r3, #96	@ 0x60
 800bede:	4618      	mov	r0, r3
 800bee0:	f7fc fdfb 	bl	8008ada <ld_dword>
 800bee4:	4602      	mov	r2, r0
 800bee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bee8:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800beea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beee:	4619      	mov	r1, r3
 800bef0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bef2:	f7fd fa89 	bl	8009408 <clust2sect>
 800bef6:	4603      	mov	r3, r0
 800bef8:	4619      	mov	r1, r3
 800befa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800befc:	f7fd f9e8 	bl	80092d0 <move_window>
 800bf00:	4603      	mov	r3, r0
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d001      	beq.n	800bf0a <find_volume+0x336>
 800bf06:	2301      	movs	r3, #1
 800bf08:	e1aa      	b.n	800c260 <find_volume+0x68c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf0e:	e015      	b.n	800bf3c <find_volume+0x368>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800bf10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bf12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf14:	4413      	add	r3, r2
 800bf16:	3338      	adds	r3, #56	@ 0x38
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	2b81      	cmp	r3, #129	@ 0x81
 800bf1c:	d10b      	bne.n	800bf36 <find_volume+0x362>
 800bf1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf20:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bf24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf26:	3314      	adds	r3, #20
 800bf28:	4413      	add	r3, r2
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7fc fdd5 	bl	8008ada <ld_dword>
 800bf30:	4603      	mov	r3, r0
 800bf32:	2b02      	cmp	r3, #2
 800bf34:	d007      	beq.n	800bf46 <find_volume+0x372>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800bf36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf38:	3320      	adds	r3, #32
 800bf3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf42:	d3e5      	bcc.n	800bf10 <find_volume+0x33c>
 800bf44:	e000      	b.n	800bf48 <find_volume+0x374>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800bf46:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800bf48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf4e:	d101      	bne.n	800bf54 <find_volume+0x380>
 800bf50:	230d      	movs	r3, #13
 800bf52:	e185      	b.n	800c260 <find_volume+0x68c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bf54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf56:	f04f 32ff 	mov.w	r2, #4294967295
 800bf5a:	619a      	str	r2, [r3, #24]
 800bf5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf5e:	699a      	ldr	r2, [r3, #24]
 800bf60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf62:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800bf64:	2304      	movs	r3, #4
 800bf66:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800bf6a:	e167      	b.n	800c23c <find_volume+0x668>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bf6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf6e:	3338      	adds	r3, #56	@ 0x38
 800bf70:	330b      	adds	r3, #11
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fc fd98 	bl	8008aa8 <ld_word>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf7e:	d001      	beq.n	800bf84 <find_volume+0x3b0>
 800bf80:	230d      	movs	r3, #13
 800bf82:	e16d      	b.n	800c260 <find_volume+0x68c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bf84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf86:	3338      	adds	r3, #56	@ 0x38
 800bf88:	3316      	adds	r3, #22
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7fc fd8c 	bl	8008aa8 <ld_word>
 800bf90:	4603      	mov	r3, r0
 800bf92:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bf94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d106      	bne.n	800bfa8 <find_volume+0x3d4>
 800bf9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf9c:	3338      	adds	r3, #56	@ 0x38
 800bf9e:	3324      	adds	r3, #36	@ 0x24
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f7fc fd9a 	bl	8008ada <ld_dword>
 800bfa6:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800bfa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfaa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bfac:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bfae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfb0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800bfb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfb6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bfb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfba:	789b      	ldrb	r3, [r3, #2]
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	d005      	beq.n	800bfcc <find_volume+0x3f8>
 800bfc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfc2:	789b      	ldrb	r3, [r3, #2]
 800bfc4:	2b02      	cmp	r3, #2
 800bfc6:	d001      	beq.n	800bfcc <find_volume+0x3f8>
 800bfc8:	230d      	movs	r3, #13
 800bfca:	e149      	b.n	800c260 <find_volume+0x68c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bfcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfce:	789b      	ldrb	r3, [r3, #2]
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bfd4:	fb02 f303 	mul.w	r3, r2, r3
 800bfd8:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bfda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfe4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bfe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfe8:	895b      	ldrh	r3, [r3, #10]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d008      	beq.n	800c000 <find_volume+0x42c>
 800bfee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bff0:	895b      	ldrh	r3, [r3, #10]
 800bff2:	461a      	mov	r2, r3
 800bff4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bff6:	895b      	ldrh	r3, [r3, #10]
 800bff8:	3b01      	subs	r3, #1
 800bffa:	4013      	ands	r3, r2
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d001      	beq.n	800c004 <find_volume+0x430>
 800c000:	230d      	movs	r3, #13
 800c002:	e12d      	b.n	800c260 <find_volume+0x68c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c006:	3338      	adds	r3, #56	@ 0x38
 800c008:	3311      	adds	r3, #17
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fc fd4c 	bl	8008aa8 <ld_word>
 800c010:	4603      	mov	r3, r0
 800c012:	461a      	mov	r2, r3
 800c014:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c016:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c01a:	891b      	ldrh	r3, [r3, #8]
 800c01c:	f003 030f 	and.w	r3, r3, #15
 800c020:	b29b      	uxth	r3, r3
 800c022:	2b00      	cmp	r3, #0
 800c024:	d001      	beq.n	800c02a <find_volume+0x456>
 800c026:	230d      	movs	r3, #13
 800c028:	e11a      	b.n	800c260 <find_volume+0x68c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c02a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c02c:	3338      	adds	r3, #56	@ 0x38
 800c02e:	3313      	adds	r3, #19
 800c030:	4618      	mov	r0, r3
 800c032:	f7fc fd39 	bl	8008aa8 <ld_word>
 800c036:	4603      	mov	r3, r0
 800c038:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c03a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d106      	bne.n	800c04e <find_volume+0x47a>
 800c040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c042:	3338      	adds	r3, #56	@ 0x38
 800c044:	3320      	adds	r3, #32
 800c046:	4618      	mov	r0, r3
 800c048:	f7fc fd47 	bl	8008ada <ld_dword>
 800c04c:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c04e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c050:	3338      	adds	r3, #56	@ 0x38
 800c052:	330e      	adds	r3, #14
 800c054:	4618      	mov	r0, r3
 800c056:	f7fc fd27 	bl	8008aa8 <ld_word>
 800c05a:	4603      	mov	r3, r0
 800c05c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c060:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c064:	2b00      	cmp	r3, #0
 800c066:	d101      	bne.n	800c06c <find_volume+0x498>
 800c068:	230d      	movs	r3, #13
 800c06a:	e0f9      	b.n	800c260 <find_volume+0x68c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c06c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c070:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c072:	4413      	add	r3, r2
 800c074:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c076:	8912      	ldrh	r2, [r2, #8]
 800c078:	0912      	lsrs	r2, r2, #4
 800c07a:	b292      	uxth	r2, r2
 800c07c:	4413      	add	r3, r2
 800c07e:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c080:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c084:	429a      	cmp	r2, r3
 800c086:	d201      	bcs.n	800c08c <find_volume+0x4b8>
 800c088:	230d      	movs	r3, #13
 800c08a:	e0e9      	b.n	800c260 <find_volume+0x68c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c08c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c08e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c090:	1ad3      	subs	r3, r2, r3
 800c092:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c094:	8952      	ldrh	r2, [r2, #10]
 800c096:	fbb3 f3f2 	udiv	r3, r3, r2
 800c09a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c09c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d101      	bne.n	800c0a6 <find_volume+0x4d2>
 800c0a2:	230d      	movs	r3, #13
 800c0a4:	e0dc      	b.n	800c260 <find_volume+0x68c>
		fmt = FS_FAT32;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c0ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ae:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d802      	bhi.n	800c0bc <find_volume+0x4e8>
 800c0b6:	2302      	movs	r3, #2
 800c0b8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c0bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0be:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d802      	bhi.n	800c0cc <find_volume+0x4f8>
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c0cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ce:	1c9a      	adds	r2, r3, #2
 800c0d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0d2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800c0d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0d6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c0d8:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c0da:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c0de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0e0:	441a      	add	r2, r3
 800c0e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0e4:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800c0e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c0e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0ea:	441a      	add	r2, r3
 800c0ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0ee:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800c0f0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c0f4:	2b03      	cmp	r3, #3
 800c0f6:	d11e      	bne.n	800c136 <find_volume+0x562>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0fa:	3338      	adds	r3, #56	@ 0x38
 800c0fc:	332a      	adds	r3, #42	@ 0x2a
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7fc fcd2 	bl	8008aa8 <ld_word>
 800c104:	4603      	mov	r3, r0
 800c106:	2b00      	cmp	r3, #0
 800c108:	d001      	beq.n	800c10e <find_volume+0x53a>
 800c10a:	230d      	movs	r3, #13
 800c10c:	e0a8      	b.n	800c260 <find_volume+0x68c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c10e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c110:	891b      	ldrh	r3, [r3, #8]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d001      	beq.n	800c11a <find_volume+0x546>
 800c116:	230d      	movs	r3, #13
 800c118:	e0a2      	b.n	800c260 <find_volume+0x68c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c11a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c11c:	3338      	adds	r3, #56	@ 0x38
 800c11e:	332c      	adds	r3, #44	@ 0x2c
 800c120:	4618      	mov	r0, r3
 800c122:	f7fc fcda 	bl	8008ada <ld_dword>
 800c126:	4602      	mov	r2, r0
 800c128:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c12a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c12c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c12e:	69db      	ldr	r3, [r3, #28]
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c134:	e01f      	b.n	800c176 <find_volume+0x5a2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c136:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c138:	891b      	ldrh	r3, [r3, #8]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d101      	bne.n	800c142 <find_volume+0x56e>
 800c13e:	230d      	movs	r3, #13
 800c140:	e08e      	b.n	800c260 <find_volume+0x68c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c144:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c148:	441a      	add	r2, r3
 800c14a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c14c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c14e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c152:	2b02      	cmp	r3, #2
 800c154:	d103      	bne.n	800c15e <find_volume+0x58a>
 800c156:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c158:	69db      	ldr	r3, [r3, #28]
 800c15a:	005b      	lsls	r3, r3, #1
 800c15c:	e00a      	b.n	800c174 <find_volume+0x5a0>
 800c15e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c160:	69da      	ldr	r2, [r3, #28]
 800c162:	4613      	mov	r3, r2
 800c164:	005b      	lsls	r3, r3, #1
 800c166:	4413      	add	r3, r2
 800c168:	085a      	lsrs	r2, r3, #1
 800c16a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c16c:	69db      	ldr	r3, [r3, #28]
 800c16e:	f003 0301 	and.w	r3, r3, #1
 800c172:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c174:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c176:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c178:	6a1a      	ldr	r2, [r3, #32]
 800c17a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c17c:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c180:	0a5b      	lsrs	r3, r3, #9
 800c182:	429a      	cmp	r2, r3
 800c184:	d201      	bcs.n	800c18a <find_volume+0x5b6>
 800c186:	230d      	movs	r3, #13
 800c188:	e06a      	b.n	800c260 <find_volume+0x68c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c18a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c18c:	f04f 32ff 	mov.w	r2, #4294967295
 800c190:	619a      	str	r2, [r3, #24]
 800c192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c194:	699a      	ldr	r2, [r3, #24]
 800c196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c198:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800c19a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c19c:	2280      	movs	r2, #128	@ 0x80
 800c19e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c1a0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c1a4:	2b03      	cmp	r3, #3
 800c1a6:	d149      	bne.n	800c23c <find_volume+0x668>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1aa:	3338      	adds	r3, #56	@ 0x38
 800c1ac:	3330      	adds	r3, #48	@ 0x30
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7fc fc7a 	bl	8008aa8 <ld_word>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d140      	bne.n	800c23c <find_volume+0x668>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c1ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1bc:	3301      	adds	r3, #1
 800c1be:	4619      	mov	r1, r3
 800c1c0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c1c2:	f7fd f885 	bl	80092d0 <move_window>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d137      	bne.n	800c23c <find_volume+0x668>
		{
			fs->fsi_flag = 0;
 800c1cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c1d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1d4:	3338      	adds	r3, #56	@ 0x38
 800c1d6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7fc fc64 	bl	8008aa8 <ld_word>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d127      	bne.n	800c23c <find_volume+0x668>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c1ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ee:	3338      	adds	r3, #56	@ 0x38
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f7fc fc72 	bl	8008ada <ld_dword>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	4a1c      	ldr	r2, [pc, #112]	@ (800c26c <find_volume+0x698>)
 800c1fa:	4293      	cmp	r3, r2
 800c1fc:	d11e      	bne.n	800c23c <find_volume+0x668>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c1fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c200:	3338      	adds	r3, #56	@ 0x38
 800c202:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c206:	4618      	mov	r0, r3
 800c208:	f7fc fc67 	bl	8008ada <ld_dword>
 800c20c:	4603      	mov	r3, r0
 800c20e:	4a18      	ldr	r2, [pc, #96]	@ (800c270 <find_volume+0x69c>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d113      	bne.n	800c23c <find_volume+0x668>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c216:	3338      	adds	r3, #56	@ 0x38
 800c218:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c21c:	4618      	mov	r0, r3
 800c21e:	f7fc fc5c 	bl	8008ada <ld_dword>
 800c222:	4602      	mov	r2, r0
 800c224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c226:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c22a:	3338      	adds	r3, #56	@ 0x38
 800c22c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c230:	4618      	mov	r0, r3
 800c232:	f7fc fc52 	bl	8008ada <ld_dword>
 800c236:	4602      	mov	r2, r0
 800c238:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c23a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c23c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c23e:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800c242:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c244:	4b0b      	ldr	r3, [pc, #44]	@ (800c274 <find_volume+0x6a0>)
 800c246:	881b      	ldrh	r3, [r3, #0]
 800c248:	3301      	adds	r3, #1
 800c24a:	b29a      	uxth	r2, r3
 800c24c:	4b09      	ldr	r3, [pc, #36]	@ (800c274 <find_volume+0x6a0>)
 800c24e:	801a      	strh	r2, [r3, #0]
 800c250:	4b08      	ldr	r3, [pc, #32]	@ (800c274 <find_volume+0x6a0>)
 800c252:	881a      	ldrh	r2, [r3, #0]
 800c254:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c256:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c258:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c25a:	f7fc ffd1 	bl	8009200 <clear_lock>
#endif
	return FR_OK;
 800c25e:	2300      	movs	r3, #0
}
 800c260:	4618      	mov	r0, r3
 800c262:	3770      	adds	r7, #112	@ 0x70
 800c264:	46bd      	mov	sp, r7
 800c266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c26a:	bf00      	nop
 800c26c:	41615252 	.word	0x41615252
 800c270:	61417272 	.word	0x61417272
 800c274:	20001ff0 	.word	0x20001ff0

0800c278 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b084      	sub	sp, #16
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
 800c280:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c282:	2309      	movs	r3, #9
 800c284:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d01c      	beq.n	800c2c6 <validate+0x4e>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d018      	beq.n	800c2c6 <validate+0x4e>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d013      	beq.n	800c2c6 <validate+0x4e>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	889a      	ldrh	r2, [r3, #4]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	88db      	ldrh	r3, [r3, #6]
 800c2a8:	429a      	cmp	r2, r3
 800c2aa:	d10c      	bne.n	800c2c6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	785b      	ldrb	r3, [r3, #1]
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f7fc fb5a 	bl	800896c <disk_status>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	f003 0301 	and.w	r3, r3, #1
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d101      	bne.n	800c2c6 <validate+0x4e>
			res = FR_OK;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c2c6:	7bfb      	ldrb	r3, [r7, #15]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d102      	bne.n	800c2d2 <validate+0x5a>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	e000      	b.n	800c2d4 <validate+0x5c>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	683a      	ldr	r2, [r7, #0]
 800c2d6:	6013      	str	r3, [r2, #0]
	return res;
 800c2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3710      	adds	r7, #16
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
	...

0800c2e4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b088      	sub	sp, #32
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	60f8      	str	r0, [r7, #12]
 800c2ec:	60b9      	str	r1, [r7, #8]
 800c2ee:	4613      	mov	r3, r2
 800c2f0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c2f6:	f107 0310 	add.w	r3, r7, #16
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7ff fbc1 	bl	800ba82 <get_ldnumber>
 800c300:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c302:	69fb      	ldr	r3, [r7, #28]
 800c304:	2b00      	cmp	r3, #0
 800c306:	da01      	bge.n	800c30c <f_mount+0x28>
 800c308:	230b      	movs	r3, #11
 800c30a:	e02b      	b.n	800c364 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c30c:	4a17      	ldr	r2, [pc, #92]	@ (800c36c <f_mount+0x88>)
 800c30e:	69fb      	ldr	r3, [r7, #28]
 800c310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c314:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c316:	69bb      	ldr	r3, [r7, #24]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d005      	beq.n	800c328 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c31c:	69b8      	ldr	r0, [r7, #24]
 800c31e:	f7fc ff6f 	bl	8009200 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c322:	69bb      	ldr	r3, [r7, #24]
 800c324:	2200      	movs	r2, #0
 800c326:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d002      	beq.n	800c334 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2200      	movs	r2, #0
 800c332:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c334:	68fa      	ldr	r2, [r7, #12]
 800c336:	490d      	ldr	r1, [pc, #52]	@ (800c36c <f_mount+0x88>)
 800c338:	69fb      	ldr	r3, [r7, #28]
 800c33a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d002      	beq.n	800c34a <f_mount+0x66>
 800c344:	79fb      	ldrb	r3, [r7, #7]
 800c346:	2b01      	cmp	r3, #1
 800c348:	d001      	beq.n	800c34e <f_mount+0x6a>
 800c34a:	2300      	movs	r3, #0
 800c34c:	e00a      	b.n	800c364 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c34e:	f107 010c 	add.w	r1, r7, #12
 800c352:	f107 0308 	add.w	r3, r7, #8
 800c356:	2200      	movs	r2, #0
 800c358:	4618      	mov	r0, r3
 800c35a:	f7ff fc3b 	bl	800bbd4 <find_volume>
 800c35e:	4603      	mov	r3, r0
 800c360:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c362:	7dfb      	ldrb	r3, [r7, #23]
}
 800c364:	4618      	mov	r0, r3
 800c366:	3720      	adds	r7, #32
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}
 800c36c:	20001fec 	.word	0x20001fec

0800c370 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c374:	b0a8      	sub	sp, #160	@ 0xa0
 800c376:	af00      	add	r7, sp, #0
 800c378:	61f8      	str	r0, [r7, #28]
 800c37a:	61b9      	str	r1, [r7, #24]
 800c37c:	4613      	mov	r3, r2
 800c37e:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c380:	69fb      	ldr	r3, [r7, #28]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d101      	bne.n	800c38a <f_open+0x1a>
 800c386:	2309      	movs	r3, #9
 800c388:	e2c7      	b.n	800c91a <f_open+0x5aa>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c38a:	7dfb      	ldrb	r3, [r7, #23]
 800c38c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c390:	75fb      	strb	r3, [r7, #23]
	res = find_volume(&path, &fs, mode);
 800c392:	7dfa      	ldrb	r2, [r7, #23]
 800c394:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800c398:	f107 0318 	add.w	r3, r7, #24
 800c39c:	4618      	mov	r0, r3
 800c39e:	f7ff fc19 	bl	800bbd4 <find_volume>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	if (res == FR_OK) {
 800c3a8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	f040 82ab 	bne.w	800c908 <f_open+0x598>
		dj.obj.fs = fs;
 800c3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b4:	62bb      	str	r3, [r7, #40]	@ 0x28
		INIT_NAMBUF(fs);
 800c3b6:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800c3ba:	f001 fa03 	bl	800d7c4 <ff_memalloc>
 800c3be:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 800c3c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d101      	bne.n	800c3ce <f_open+0x5e>
 800c3ca:	2311      	movs	r3, #17
 800c3cc:	e2a5      	b.n	800c91a <f_open+0x5aa>
 800c3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d0:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c3d4:	60da      	str	r2, [r3, #12]
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c3dc:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800c3e0:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800c3e2:	69ba      	ldr	r2, [r7, #24]
 800c3e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c3e8:	4611      	mov	r1, r2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7ff faa0 	bl	800b930 <follow_path>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c3f6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d118      	bne.n	800c430 <f_open+0xc0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c3fe:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c402:	b25b      	sxtb	r3, r3
 800c404:	2b00      	cmp	r3, #0
 800c406:	da03      	bge.n	800c410 <f_open+0xa0>
				res = FR_INVALID_NAME;
 800c408:	2306      	movs	r3, #6
 800c40a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c40e:	e00f      	b.n	800c430 <f_open+0xc0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c410:	7dfb      	ldrb	r3, [r7, #23]
 800c412:	2b01      	cmp	r3, #1
 800c414:	bf8c      	ite	hi
 800c416:	2301      	movhi	r3, #1
 800c418:	2300      	movls	r3, #0
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	461a      	mov	r2, r3
 800c41e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c422:	4611      	mov	r1, r2
 800c424:	4618      	mov	r0, r3
 800c426:	f7fc fda3 	bl	8008f70 <chk_lock>
 800c42a:	4603      	mov	r3, r0
 800c42c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c430:	7dfb      	ldrb	r3, [r7, #23]
 800c432:	f003 031c 	and.w	r3, r3, #28
 800c436:	2b00      	cmp	r3, #0
 800c438:	f000 8115 	beq.w	800c666 <f_open+0x2f6>
			if (res != FR_OK) {					/* No file, create new */
 800c43c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c440:	2b00      	cmp	r3, #0
 800c442:	d017      	beq.n	800c474 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c444:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c448:	2b04      	cmp	r3, #4
 800c44a:	d10e      	bne.n	800c46a <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c44c:	f7fc fdec 	bl	8009028 <enq_lock>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d006      	beq.n	800c464 <f_open+0xf4>
 800c456:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7fe fdcc 	bl	800aff8 <dir_register>
 800c460:	4603      	mov	r3, r0
 800c462:	e000      	b.n	800c466 <f_open+0xf6>
 800c464:	2312      	movs	r3, #18
 800c466:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c46a:	7dfb      	ldrb	r3, [r7, #23]
 800c46c:	f043 0308 	orr.w	r3, r3, #8
 800c470:	75fb      	strb	r3, [r7, #23]
 800c472:	e011      	b.n	800c498 <f_open+0x128>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c474:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c478:	f003 0311 	and.w	r3, r3, #17
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d003      	beq.n	800c488 <f_open+0x118>
					res = FR_DENIED;
 800c480:	2307      	movs	r3, #7
 800c482:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c486:	e007      	b.n	800c498 <f_open+0x128>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c488:	7dfb      	ldrb	r3, [r7, #23]
 800c48a:	f003 0304 	and.w	r3, r3, #4
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d002      	beq.n	800c498 <f_open+0x128>
 800c492:	2308      	movs	r3, #8
 800c494:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c498:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	f040 80fe 	bne.w	800c69e <f_open+0x32e>
 800c4a2:	7dfb      	ldrb	r3, [r7, #23]
 800c4a4:	f003 0308 	and.w	r3, r3, #8
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f000 80f8 	beq.w	800c69e <f_open+0x32e>
				dw = GET_FATTIME();
 800c4ae:	f7fc f985 	bl	80087bc <get_fattime>
 800c4b2:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800c4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	2b04      	cmp	r3, #4
 800c4bc:	f040 8084 	bne.w	800c5c8 <f_open+0x258>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800c4c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800c4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c8:	691b      	ldr	r3, [r3, #16]
 800c4ca:	3334      	adds	r3, #52	@ 0x34
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7fc fb04 	bl	8008ada <ld_dword>
 800c4d2:	4602      	mov	r2, r0
 800c4d4:	69fb      	ldr	r3, [r7, #28]
 800c4d6:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4da:	691b      	ldr	r3, [r3, #16]
 800c4dc:	3338      	adds	r3, #56	@ 0x38
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7fc fb1e 	bl	8008b20 <ld_qword>
 800c4e4:	4602      	mov	r2, r0
 800c4e6:	460b      	mov	r3, r1
 800c4e8:	69f9      	ldr	r1, [r7, #28]
 800c4ea:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4f0:	691b      	ldr	r3, [r3, #16]
 800c4f2:	3321      	adds	r3, #33	@ 0x21
 800c4f4:	781b      	ldrb	r3, [r3, #0]
 800c4f6:	f003 0302 	and.w	r3, r3, #2
 800c4fa:	b2da      	uxtb	r2, r3
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 800c500:	69fb      	ldr	r3, [r7, #28]
 800c502:	2200      	movs	r2, #0
 800c504:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800c506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c508:	691b      	ldr	r3, [r3, #16]
 800c50a:	3308      	adds	r3, #8
 800c50c:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c510:	4618      	mov	r0, r3
 800c512:	f7fc fbfb 	bl	8008d0c <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800c516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c518:	691b      	ldr	r3, [r3, #16]
 800c51a:	3314      	adds	r3, #20
 800c51c:	2200      	movs	r2, #0
 800c51e:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800c520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c522:	691b      	ldr	r3, [r3, #16]
 800c524:	330c      	adds	r3, #12
 800c526:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7fc fbee 	bl	8008d0c <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800c530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c532:	691b      	ldr	r3, [r3, #16]
 800c534:	3315      	adds	r3, #21
 800c536:	2200      	movs	r2, #0
 800c538:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800c53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53c:	691b      	ldr	r3, [r3, #16]
 800c53e:	3304      	adds	r3, #4
 800c540:	2220      	movs	r2, #32
 800c542:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800c544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c546:	691b      	ldr	r3, [r3, #16]
 800c548:	3334      	adds	r3, #52	@ 0x34
 800c54a:	2100      	movs	r1, #0
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7fc fbdd 	bl	8008d0c <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800c552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c554:	691b      	ldr	r3, [r3, #16]
 800c556:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c55a:	f04f 0200 	mov.w	r2, #0
 800c55e:	f04f 0300 	mov.w	r3, #0
 800c562:	4608      	mov	r0, r1
 800c564:	f7fc fbfe 	bl	8008d64 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800c568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56a:	691b      	ldr	r3, [r3, #16]
 800c56c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800c570:	f04f 0200 	mov.w	r2, #0
 800c574:	f04f 0300 	mov.w	r3, #0
 800c578:	4608      	mov	r0, r1
 800c57a:	f7fc fbf3 	bl	8008d64 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	691b      	ldr	r3, [r3, #16]
 800c582:	3321      	adds	r3, #33	@ 0x21
 800c584:	2201      	movs	r2, #1
 800c586:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800c588:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c58c:	4618      	mov	r0, r3
 800c58e:	f7fe fa7f 	bl	800aa90 <store_xdir>
 800c592:	4603      	mov	r3, r0
 800c594:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800c598:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d17e      	bne.n	800c69e <f_open+0x32e>
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d07a      	beq.n	800c69e <f_open+0x32e>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800c5a8:	69f8      	ldr	r0, [r7, #28]
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	f7fd fa97 	bl	8009ae4 <remove_chain>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800c5bc:	69fb      	ldr	r3, [r7, #28]
 800c5be:	689a      	ldr	r2, [r3, #8]
 800c5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c2:	3a01      	subs	r2, #1
 800c5c4:	615a      	str	r2, [r3, #20]
 800c5c6:	e06a      	b.n	800c69e <f_open+0x32e>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c5c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5ca:	330e      	adds	r3, #14
 800c5cc:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	f7fc fb9b 	bl	8008d0c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c5d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5d8:	3316      	adds	r3, #22
 800c5da:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f7fc fb94 	bl	8008d0c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c5e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5e6:	330b      	adds	r3, #11
 800c5e8:	2220      	movs	r2, #32
 800c5ea:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c5f0:	4611      	mov	r1, r2
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f7fd fe26 	bl	800a244 <ld_clust>
 800c5f8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c600:	2200      	movs	r2, #0
 800c602:	4618      	mov	r0, r3
 800c604:	f7fd fe3d 	bl	800a282 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c608:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c60a:	331c      	adds	r3, #28
 800c60c:	2100      	movs	r1, #0
 800c60e:	4618      	mov	r0, r3
 800c610:	f7fc fb7c 	bl	8008d0c <st_dword>
					fs->wflag = 1;
 800c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c616:	2201      	movs	r2, #1
 800c618:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c61a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d03d      	beq.n	800c69e <f_open+0x32e>
						dw = fs->winsect;
 800c622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c626:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						res = remove_chain(&dj.obj, cl, 0);
 800c62a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c62e:	2200      	movs	r2, #0
 800c630:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800c634:	4618      	mov	r0, r3
 800c636:	f7fd fa55 	bl	8009ae4 <remove_chain>
 800c63a:	4603      	mov	r3, r0
 800c63c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
						if (res == FR_OK) {
 800c640:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c644:	2b00      	cmp	r3, #0
 800c646:	d12a      	bne.n	800c69e <f_open+0x32e>
							res = move_window(fs, dw);
 800c648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64a:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800c64e:	4618      	mov	r0, r3
 800c650:	f7fc fe3e 	bl	80092d0 <move_window>
 800c654:	4603      	mov	r3, r0
 800c656:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c65c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c660:	3a01      	subs	r2, #1
 800c662:	615a      	str	r2, [r3, #20]
 800c664:	e01b      	b.n	800c69e <f_open+0x32e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c666:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d117      	bne.n	800c69e <f_open+0x32e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c66e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c672:	f003 0310 	and.w	r3, r3, #16
 800c676:	2b00      	cmp	r3, #0
 800c678:	d003      	beq.n	800c682 <f_open+0x312>
					res = FR_NO_FILE;
 800c67a:	2304      	movs	r3, #4
 800c67c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c680:	e00d      	b.n	800c69e <f_open+0x32e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c682:	7dfb      	ldrb	r3, [r7, #23]
 800c684:	f003 0302 	and.w	r3, r3, #2
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d008      	beq.n	800c69e <f_open+0x32e>
 800c68c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c690:	f003 0301 	and.w	r3, r3, #1
 800c694:	2b00      	cmp	r3, #0
 800c696:	d002      	beq.n	800c69e <f_open+0x32e>
						res = FR_DENIED;
 800c698:	2307      	movs	r3, #7
 800c69a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c69e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d126      	bne.n	800c6f4 <f_open+0x384>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c6a6:	7dfb      	ldrb	r3, [r7, #23]
 800c6a8:	f003 0308 	and.w	r3, r3, #8
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d003      	beq.n	800c6b8 <f_open+0x348>
				mode |= FA_MODIFIED;
 800c6b0:	7dfb      	ldrb	r3, [r7, #23]
 800c6b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6b6:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800c6c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c6c6:	7dfb      	ldrb	r3, [r7, #23]
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	bf8c      	ite	hi
 800c6cc:	2301      	movhi	r3, #1
 800c6ce:	2300      	movls	r3, #0
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c6d8:	4611      	mov	r1, r2
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7fc fcc6 	bl	800906c <inc_lock>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c6e6:	69fb      	ldr	r3, [r7, #28]
 800c6e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d102      	bne.n	800c6f4 <f_open+0x384>
 800c6ee:	2302      	movs	r3, #2
 800c6f0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c6f4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	f040 8101 	bne.w	800c900 <f_open+0x590>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800c6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c700:	781b      	ldrb	r3, [r3, #0]
 800c702:	2b04      	cmp	r3, #4
 800c704:	d12d      	bne.n	800c762 <f_open+0x3f2>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800c706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c708:	69fb      	ldr	r3, [r7, #28]
 800c70a:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800c70c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c710:	4613      	mov	r3, r2
 800c712:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c716:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c71a:	431a      	orrs	r2, r3
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800c720:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c722:	69fb      	ldr	r3, [r7, #28]
 800c724:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800c726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	3334      	adds	r3, #52	@ 0x34
 800c72c:	4618      	mov	r0, r3
 800c72e:	f7fc f9d4 	bl	8008ada <ld_dword>
 800c732:	4602      	mov	r2, r0
 800c734:	69fb      	ldr	r3, [r7, #28]
 800c736:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c73a:	691b      	ldr	r3, [r3, #16]
 800c73c:	3338      	adds	r3, #56	@ 0x38
 800c73e:	4618      	mov	r0, r3
 800c740:	f7fc f9ee 	bl	8008b20 <ld_qword>
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	69f9      	ldr	r1, [r7, #28]
 800c74a:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	3321      	adds	r3, #33	@ 0x21
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	f003 0302 	and.w	r3, r3, #2
 800c75a:	b2da      	uxtb	r2, r3
 800c75c:	69fb      	ldr	r3, [r7, #28]
 800c75e:	71da      	strb	r2, [r3, #7]
 800c760:	e016      	b.n	800c790 <f_open+0x420>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c764:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c766:	4611      	mov	r1, r2
 800c768:	4618      	mov	r0, r3
 800c76a:	f7fd fd6b 	bl	800a244 <ld_clust>
 800c76e:	4602      	mov	r2, r0
 800c770:	69fb      	ldr	r3, [r7, #28]
 800c772:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c774:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c776:	331c      	adds	r3, #28
 800c778:	4618      	mov	r0, r3
 800c77a:	f7fc f9ae 	bl	8008ada <ld_dword>
 800c77e:	4603      	mov	r3, r0
 800c780:	2200      	movs	r2, #0
 800c782:	60bb      	str	r3, [r7, #8]
 800c784:	60fa      	str	r2, [r7, #12]
 800c786:	69fb      	ldr	r3, [r7, #28]
 800c788:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c78c:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	2200      	movs	r2, #0
 800c794:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c798:	69fb      	ldr	r3, [r7, #28]
 800c79a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79e:	88da      	ldrh	r2, [r3, #6]
 800c7a0:	69fb      	ldr	r3, [r7, #28]
 800c7a2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	7dfa      	ldrb	r2, [r7, #23]
 800c7a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c7ba:	69f9      	ldr	r1, [r7, #28]
 800c7bc:	f04f 0200 	mov.w	r2, #0
 800c7c0:	f04f 0300 	mov.w	r3, #0
 800c7c4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	3354      	adds	r3, #84	@ 0x54
 800c7cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c7d0:	2100      	movs	r1, #0
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7fc fb6f 	bl	8008eb6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c7d8:	7dfb      	ldrb	r3, [r7, #23]
 800c7da:	f003 0320 	and.w	r3, r3, #32
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	f000 808e 	beq.w	800c900 <f_open+0x590>
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	f000 8088 	beq.w	800c900 <f_open+0x590>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c7f0:	69fb      	ldr	r3, [r7, #28]
 800c7f2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c7f6:	69f9      	ldr	r1, [r7, #28]
 800c7f8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fe:	895b      	ldrh	r3, [r3, #10]
 800c800:	025b      	lsls	r3, r3, #9
 800c802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	689b      	ldr	r3, [r3, #8]
 800c80a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c80e:	69fb      	ldr	r3, [r7, #28]
 800c810:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c814:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c818:	e027      	b.n	800c86a <f_open+0x4fa>
					clst = get_fat(&fp->obj, clst);
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c820:	4618      	mov	r0, r3
 800c822:	f7fc fe11 	bl	8009448 <get_fat>
 800c826:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
					if (clst <= 1) res = FR_INT_ERR;
 800c82a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c82e:	2b01      	cmp	r3, #1
 800c830:	d802      	bhi.n	800c838 <f_open+0x4c8>
 800c832:	2302      	movs	r3, #2
 800c834:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c838:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c83c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c840:	d102      	bne.n	800c848 <f_open+0x4d8>
 800c842:	2301      	movs	r3, #1
 800c844:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c848:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c84c:	2200      	movs	r2, #0
 800c84e:	469a      	mov	sl, r3
 800c850:	4693      	mov	fp, r2
 800c852:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c856:	ebb2 010a 	subs.w	r1, r2, sl
 800c85a:	6039      	str	r1, [r7, #0]
 800c85c:	eb63 030b 	sbc.w	r3, r3, fp
 800c860:	607b      	str	r3, [r7, #4]
 800c862:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c866:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 800c86a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d10a      	bne.n	800c888 <f_open+0x518>
 800c872:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c876:	2200      	movs	r2, #0
 800c878:	4698      	mov	r8, r3
 800c87a:	4691      	mov	r9, r2
 800c87c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c880:	4590      	cmp	r8, r2
 800c882:	eb79 0303 	sbcs.w	r3, r9, r3
 800c886:	d3c8      	bcc.n	800c81a <f_open+0x4aa>
				}
				fp->clust = clst;
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c88e:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c890:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c894:	2b00      	cmp	r3, #0
 800c896:	d133      	bne.n	800c900 <f_open+0x590>
 800c898:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c89c:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c8a0:	2500      	movs	r5, #0
 800c8a2:	ea54 0305 	orrs.w	r3, r4, r5
 800c8a6:	d02b      	beq.n	800c900 <f_open+0x590>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c8a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8aa:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7fc fdaa 	bl	8009408 <clust2sect>
 800c8b4:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c8b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d103      	bne.n	800c8c4 <f_open+0x554>
						res = FR_INT_ERR;
 800c8bc:	2302      	movs	r3, #2
 800c8be:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800c8c2:	e01d      	b.n	800c900 <f_open+0x590>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c8c4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800c8c8:	f04f 0200 	mov.w	r2, #0
 800c8cc:	f04f 0300 	mov.w	r3, #0
 800c8d0:	0a42      	lsrs	r2, r0, #9
 800c8d2:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c8d6:	0a4b      	lsrs	r3, r1, #9
 800c8d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c8da:	441a      	add	r2, r3
 800c8dc:	69fb      	ldr	r3, [r7, #28]
 800c8de:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e2:	7858      	ldrb	r0, [r3, #1]
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800c8ea:	69fb      	ldr	r3, [r7, #28]
 800c8ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	f7fc f87c 	bl	80089ec <disk_read>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d002      	beq.n	800c900 <f_open+0x590>
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				}
			}
#endif
		}

		FREE_NAMBUF();
 800c900:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800c904:	f000 ff6a 	bl	800d7dc <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c908:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d002      	beq.n	800c916 <f_open+0x5a6>
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	2200      	movs	r2, #0
 800c914:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c916:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	37a0      	adds	r7, #160	@ 0xa0
 800c91e:	46bd      	mov	sp, r7
 800c920:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c924 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c928:	b095      	sub	sp, #84	@ 0x54
 800c92a:	af00      	add	r7, sp, #0
 800c92c:	61f8      	str	r0, [r7, #28]
 800c92e:	61b9      	str	r1, [r7, #24]
 800c930:	617a      	str	r2, [r7, #20]
 800c932:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	63fb      	str	r3, [r7, #60]	@ 0x3c


	*br = 0;	/* Clear read byte counter */
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	2200      	movs	r2, #0
 800c93c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c93e:	69fb      	ldr	r3, [r7, #28]
 800c940:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c944:	4611      	mov	r1, r2
 800c946:	4618      	mov	r0, r3
 800c948:	f7ff fc96 	bl	800c278 <validate>
 800c94c:	4603      	mov	r3, r0
 800c94e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c952:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c956:	2b00      	cmp	r3, #0
 800c958:	d108      	bne.n	800c96c <f_read+0x48>
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c960:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c964:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d002      	beq.n	800c972 <f_read+0x4e>
 800c96c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c970:	e14b      	b.n	800cc0a <f_read+0x2e6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c972:	69fb      	ldr	r3, [r7, #28]
 800c974:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c978:	f003 0301 	and.w	r3, r3, #1
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d101      	bne.n	800c984 <f_read+0x60>
 800c980:	2307      	movs	r3, #7
 800c982:	e142      	b.n	800cc0a <f_read+0x2e6>
	remain = fp->obj.objsize - fp->fptr;
 800c984:	69fb      	ldr	r3, [r7, #28]
 800c986:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800c98a:	69fb      	ldr	r3, [r7, #28]
 800c98c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c990:	1a86      	subs	r6, r0, r2
 800c992:	603e      	str	r6, [r7, #0]
 800c994:	eb61 0303 	sbc.w	r3, r1, r3
 800c998:	607b      	str	r3, [r7, #4]
 800c99a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c99e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	469a      	mov	sl, r3
 800c9a8:	4693      	mov	fp, r2
 800c9aa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c9ae:	4552      	cmp	r2, sl
 800c9b0:	eb73 030b 	sbcs.w	r3, r3, fp
 800c9b4:	f080 8124 	bcs.w	800cc00 <f_read+0x2dc>
 800c9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ba:	617b      	str	r3, [r7, #20]

	for ( ;  btr;								/* Repeat until all data read */
 800c9bc:	e120      	b.n	800cc00 <f_read+0x2dc>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c9be:	69fb      	ldr	r3, [r7, #28]
 800c9c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c9c4:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800c9c8:	2500      	movs	r5, #0
 800c9ca:	ea54 0305 	orrs.w	r3, r4, r5
 800c9ce:	f040 80d9 	bne.w	800cb84 <f_read+0x260>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c9d2:	69fb      	ldr	r3, [r7, #28]
 800c9d4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c9d8:	f04f 0200 	mov.w	r2, #0
 800c9dc:	f04f 0300 	mov.w	r3, #0
 800c9e0:	0a42      	lsrs	r2, r0, #9
 800c9e2:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800c9e6:	0a4b      	lsrs	r3, r1, #9
 800c9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ea:	895b      	ldrh	r3, [r3, #10]
 800c9ec:	3b01      	subs	r3, #1
 800c9ee:	4013      	ands	r3, r2
 800c9f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (csect == 0) {					/* On the cluster boundary? */
 800c9f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d132      	bne.n	800ca5e <f_read+0x13a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c9f8:	69fb      	ldr	r3, [r7, #28]
 800c9fa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c9fe:	4313      	orrs	r3, r2
 800ca00:	d103      	bne.n	800ca0a <f_read+0xe6>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ca02:	69fb      	ldr	r3, [r7, #28]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca08:	e013      	b.n	800ca32 <f_read+0x10e>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d007      	beq.n	800ca22 <f_read+0xfe>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ca12:	69fb      	ldr	r3, [r7, #28]
 800ca14:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ca18:	69f8      	ldr	r0, [r7, #28]
 800ca1a:	f7fd fa18 	bl	8009e4e <clmt_clust>
 800ca1e:	64b8      	str	r0, [r7, #72]	@ 0x48
 800ca20:	e007      	b.n	800ca32 <f_read+0x10e>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ca22:	69fa      	ldr	r2, [r7, #28]
 800ca24:	69fb      	ldr	r3, [r7, #28]
 800ca26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca28:	4619      	mov	r1, r3
 800ca2a:	4610      	mov	r0, r2
 800ca2c:	f7fc fd0c 	bl	8009448 <get_fat>
 800ca30:	64b8      	str	r0, [r7, #72]	@ 0x48
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ca32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d805      	bhi.n	800ca44 <f_read+0x120>
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	2202      	movs	r2, #2
 800ca3c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca40:	2302      	movs	r3, #2
 800ca42:	e0e2      	b.n	800cc0a <f_read+0x2e6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ca44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca4a:	d105      	bne.n	800ca58 <f_read+0x134>
 800ca4c:	69fb      	ldr	r3, [r7, #28]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca54:	2301      	movs	r3, #1
 800ca56:	e0d8      	b.n	800cc0a <f_read+0x2e6>
				fp->clust = clst;				/* Update current cluster */
 800ca58:	69fb      	ldr	r3, [r7, #28]
 800ca5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca5c:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ca5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca64:	4619      	mov	r1, r3
 800ca66:	4610      	mov	r0, r2
 800ca68:	f7fc fcce 	bl	8009408 <clust2sect>
 800ca6c:	62b8      	str	r0, [r7, #40]	@ 0x28
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ca6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d105      	bne.n	800ca80 <f_read+0x15c>
 800ca74:	69fb      	ldr	r3, [r7, #28]
 800ca76:	2202      	movs	r2, #2
 800ca78:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ca7c:	2302      	movs	r3, #2
 800ca7e:	e0c4      	b.n	800cc0a <f_read+0x2e6>
			sect += csect;
 800ca80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca84:	4413      	add	r3, r2
 800ca86:	62bb      	str	r3, [r7, #40]	@ 0x28
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	0a5b      	lsrs	r3, r3, #9
 800ca8c:	643b      	str	r3, [r7, #64]	@ 0x40
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ca8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d03b      	beq.n	800cb0c <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ca94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca98:	4413      	add	r3, r2
 800ca9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca9c:	8952      	ldrh	r2, [r2, #10]
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d905      	bls.n	800caae <f_read+0x18a>
					cc = fs->csize - csect;
 800caa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa4:	895b      	ldrh	r3, [r3, #10]
 800caa6:	461a      	mov	r2, r3
 800caa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caaa:	1ad3      	subs	r3, r2, r3
 800caac:	643b      	str	r3, [r7, #64]	@ 0x40
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800caae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab0:	7858      	ldrb	r0, [r3, #1]
 800cab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cab4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cab6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cab8:	f7fb ff98 	bl	80089ec <disk_read>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d005      	beq.n	800cace <f_read+0x1aa>
 800cac2:	69fb      	ldr	r3, [r7, #28]
 800cac4:	2201      	movs	r2, #1
 800cac6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800caca:	2301      	movs	r3, #1
 800cacc:	e09d      	b.n	800cc0a <f_read+0x2e6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cad4:	b25b      	sxtb	r3, r3
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	da14      	bge.n	800cb04 <f_read+0x1e0>
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cae0:	1ad3      	subs	r3, r2, r3
 800cae2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d90d      	bls.n	800cb04 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800cae8:	69fb      	ldr	r3, [r7, #28]
 800caea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800caec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caee:	1ad3      	subs	r3, r2, r3
 800caf0:	025b      	lsls	r3, r3, #9
 800caf2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800caf4:	18d0      	adds	r0, r2, r3
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	3354      	adds	r3, #84	@ 0x54
 800cafa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cafe:	4619      	mov	r1, r3
 800cb00:	f7fc f9b8 	bl	8008e74 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800cb04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb06:	025b      	lsls	r3, r3, #9
 800cb08:	647b      	str	r3, [r7, #68]	@ 0x44
				continue;
 800cb0a:	e059      	b.n	800cbc0 <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800cb0c:	69fb      	ldr	r3, [r7, #28]
 800cb0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d033      	beq.n	800cb7e <f_read+0x25a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800cb16:	69fb      	ldr	r3, [r7, #28]
 800cb18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb1c:	b25b      	sxtb	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	da1b      	bge.n	800cb5a <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb24:	7858      	ldrb	r0, [r3, #1]
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb30:	2301      	movs	r3, #1
 800cb32:	f7fb ff7b 	bl	8008a2c <disk_write>
 800cb36:	4603      	mov	r3, r0
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d005      	beq.n	800cb48 <f_read+0x224>
 800cb3c:	69fb      	ldr	r3, [r7, #28]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cb44:	2301      	movs	r3, #1
 800cb46:	e060      	b.n	800cc0a <f_read+0x2e6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cb48:	69fb      	ldr	r3, [r7, #28]
 800cb4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb52:	b2da      	uxtb	r2, r3
 800cb54:	69fb      	ldr	r3, [r7, #28]
 800cb56:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800cb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5c:	7858      	ldrb	r0, [r3, #1]
 800cb5e:	69fb      	ldr	r3, [r7, #28]
 800cb60:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cb64:	2301      	movs	r3, #1
 800cb66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb68:	f7fb ff40 	bl	80089ec <disk_read>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d005      	beq.n	800cb7e <f_read+0x25a>
 800cb72:	69fb      	ldr	r3, [r7, #28]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	e045      	b.n	800cc0a <f_read+0x2e6>
			}
#endif
			fp->sect = sect;
 800cb7e:	69fb      	ldr	r3, [r7, #28]
 800cb80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cb8a:	4613      	mov	r3, r2
 800cb8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb90:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cb94:	647b      	str	r3, [r7, #68]	@ 0x44
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800cb96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d901      	bls.n	800cba2 <f_read+0x27e>
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	647b      	str	r3, [r7, #68]	@ 0x44
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800cba2:	69fb      	ldr	r3, [r7, #28]
 800cba4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cba8:	69fb      	ldr	r3, [r7, #28]
 800cbaa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cbae:	4613      	mov	r3, r2
 800cbb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbb4:	440b      	add	r3, r1
 800cbb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cbb8:	4619      	mov	r1, r3
 800cbba:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cbbc:	f7fc f95a 	bl	8008e74 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800cbc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cbc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbc4:	4413      	add	r3, r2
 800cbc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cbce:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	4688      	mov	r8, r1
 800cbd4:	4681      	mov	r9, r0
 800cbd6:	eb12 0108 	adds.w	r1, r2, r8
 800cbda:	60b9      	str	r1, [r7, #8]
 800cbdc:	eb43 0309 	adc.w	r3, r3, r9
 800cbe0:	60fb      	str	r3, [r7, #12]
 800cbe2:	69fb      	ldr	r3, [r7, #28]
 800cbe4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800cbe8:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	681a      	ldr	r2, [r3, #0]
 800cbf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbf2:	441a      	add	r2, r3
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	601a      	str	r2, [r3, #0]
 800cbf8:	697a      	ldr	r2, [r7, #20]
 800cbfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbfc:	1ad3      	subs	r3, r2, r3
 800cbfe:	617b      	str	r3, [r7, #20]
	for ( ;  btr;								/* Repeat until all data read */
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f47f aedb 	bne.w	800c9be <f_read+0x9a>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3754      	adds	r7, #84	@ 0x54
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cc14 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc18:	b08d      	sub	sp, #52	@ 0x34
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	60f8      	str	r0, [r7, #12]
 800cc1e:	60b9      	str	r1, [r7, #8]
 800cc20:	607a      	str	r2, [r7, #4]
 800cc22:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	f107 0210 	add.w	r2, r7, #16
 800cc34:	4611      	mov	r1, r2
 800cc36:	4618      	mov	r0, r3
 800cc38:	f7ff fb1e 	bl	800c278 <validate>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cc42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d108      	bne.n	800cc5c <f_write+0x48>
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800cc50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cc54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d002      	beq.n	800cc62 <f_write+0x4e>
 800cc5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc60:	e187      	b.n	800cf72 <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc68:	f003 0302 	and.w	r3, r3, #2
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d101      	bne.n	800cc74 <f_write+0x60>
 800cc70:	2307      	movs	r3, #7
 800cc72:	e17e      	b.n	800cf72 <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2b04      	cmp	r3, #4
 800cc7a:	f000 816a 	beq.w	800cf52 <f_write+0x33e>
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	18d1      	adds	r1, r2, r3
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cc8e:	4613      	mov	r3, r2
 800cc90:	4299      	cmp	r1, r3
 800cc92:	f080 815e 	bcs.w	800cf52 <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cc9c:	4613      	mov	r3, r2
 800cc9e:	43db      	mvns	r3, r3
 800cca0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cca2:	e156      	b.n	800cf52 <f_write+0x33e>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ccaa:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800ccae:	2500      	movs	r5, #0
 800ccb0:	ea54 0305 	orrs.w	r3, r4, r5
 800ccb4:	f040 80fb 	bne.w	800ceae <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ccbe:	f04f 0200 	mov.w	r2, #0
 800ccc2:	f04f 0300 	mov.w	r3, #0
 800ccc6:	0a42      	lsrs	r2, r0, #9
 800ccc8:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800cccc:	0a4b      	lsrs	r3, r1, #9
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	895b      	ldrh	r3, [r3, #10]
 800ccd2:	3b01      	subs	r3, #1
 800ccd4:	4013      	ands	r3, r2
 800ccd6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ccd8:	69bb      	ldr	r3, [r7, #24]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d146      	bne.n	800cd6c <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cce4:	4313      	orrs	r3, r2
 800cce6:	d10c      	bne.n	800cd02 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	689b      	ldr	r3, [r3, #8]
 800ccec:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ccee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d11a      	bne.n	800cd2a <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	2100      	movs	r1, #0
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f7fc ffa7 	bl	8009c4c <create_chain>
 800ccfe:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cd00:	e013      	b.n	800cd2a <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d007      	beq.n	800cd1a <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cd10:	68f8      	ldr	r0, [r7, #12]
 800cd12:	f7fd f89c 	bl	8009e4e <clmt_clust>
 800cd16:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cd18:	e007      	b.n	800cd2a <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cd1a:	68fa      	ldr	r2, [r7, #12]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd20:	4619      	mov	r1, r3
 800cd22:	4610      	mov	r0, r2
 800cd24:	f7fc ff92 	bl	8009c4c <create_chain>
 800cd28:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f000 8115 	beq.w	800cf5c <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cd32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	d105      	bne.n	800cd44 <f_write+0x130>
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cd40:	2302      	movs	r3, #2
 800cd42:	e116      	b.n	800cf72 <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd4a:	d105      	bne.n	800cd58 <f_write+0x144>
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2201      	movs	r2, #1
 800cd50:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cd54:	2301      	movs	r3, #1
 800cd56:	e10c      	b.n	800cf72 <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd5c:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	689b      	ldr	r3, [r3, #8]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d102      	bne.n	800cd6c <f_write+0x158>
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd6a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd72:	b25b      	sxtb	r3, r3
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	da1b      	bge.n	800cdb0 <f_write+0x19c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	7858      	ldrb	r0, [r3, #1]
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd86:	2301      	movs	r3, #1
 800cd88:	f7fb fe50 	bl	8008a2c <disk_write>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d005      	beq.n	800cd9e <f_write+0x18a>
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2201      	movs	r2, #1
 800cd96:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	e0e9      	b.n	800cf72 <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cda4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cdb0:	693a      	ldr	r2, [r7, #16]
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	4610      	mov	r0, r2
 800cdba:	f7fc fb25 	bl	8009408 <clust2sect>
 800cdbe:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d105      	bne.n	800cdd2 <f_write+0x1be>
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	2202      	movs	r2, #2
 800cdca:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cdce:	2302      	movs	r3, #2
 800cdd0:	e0cf      	b.n	800cf72 <f_write+0x35e>
			sect += csect;
 800cdd2:	697a      	ldr	r2, [r7, #20]
 800cdd4:	69bb      	ldr	r3, [r7, #24]
 800cdd6:	4413      	add	r3, r2
 800cdd8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	0a5b      	lsrs	r3, r3, #9
 800cdde:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cde0:	6a3b      	ldr	r3, [r7, #32]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d03f      	beq.n	800ce66 <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cde6:	69ba      	ldr	r2, [r7, #24]
 800cde8:	6a3b      	ldr	r3, [r7, #32]
 800cdea:	4413      	add	r3, r2
 800cdec:	693a      	ldr	r2, [r7, #16]
 800cdee:	8952      	ldrh	r2, [r2, #10]
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d905      	bls.n	800ce00 <f_write+0x1ec>
					cc = fs->csize - csect;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	895b      	ldrh	r3, [r3, #10]
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	69bb      	ldr	r3, [r7, #24]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ce00:	693b      	ldr	r3, [r7, #16]
 800ce02:	7858      	ldrb	r0, [r3, #1]
 800ce04:	6a3b      	ldr	r3, [r7, #32]
 800ce06:	697a      	ldr	r2, [r7, #20]
 800ce08:	69f9      	ldr	r1, [r7, #28]
 800ce0a:	f7fb fe0f 	bl	8008a2c <disk_write>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d005      	beq.n	800ce20 <f_write+0x20c>
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2201      	movs	r2, #1
 800ce18:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	e0a8      	b.n	800cf72 <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	1ad3      	subs	r3, r2, r3
 800ce28:	6a3a      	ldr	r2, [r7, #32]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d917      	bls.n	800ce5e <f_write+0x24a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	1ad3      	subs	r3, r2, r3
 800ce3c:	025b      	lsls	r3, r3, #9
 800ce3e:	69fa      	ldr	r2, [r7, #28]
 800ce40:	4413      	add	r3, r2
 800ce42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce46:	4619      	mov	r1, r3
 800ce48:	f7fc f814 	bl	8008e74 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ce52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce56:	b2da      	uxtb	r2, r3
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ce5e:	6a3b      	ldr	r3, [r7, #32]
 800ce60:	025b      	lsls	r3, r3, #9
 800ce62:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ce64:	e04a      	b.n	800cefc <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce6a:	697a      	ldr	r2, [r7, #20]
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d01b      	beq.n	800cea8 <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ce7c:	4290      	cmp	r0, r2
 800ce7e:	eb71 0303 	sbcs.w	r3, r1, r3
 800ce82:	d211      	bcs.n	800cea8 <f_write+0x294>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	7858      	ldrb	r0, [r3, #1]
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ce8e:	2301      	movs	r3, #1
 800ce90:	697a      	ldr	r2, [r7, #20]
 800ce92:	f7fb fdab 	bl	80089ec <disk_read>
 800ce96:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d005      	beq.n	800cea8 <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2201      	movs	r2, #1
 800cea0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800cea4:	2301      	movs	r3, #1
 800cea6:	e064      	b.n	800cf72 <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	697a      	ldr	r2, [r7, #20]
 800ceac:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ceb4:	4613      	mov	r3, r2
 800ceb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceba:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cebe:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d901      	bls.n	800cecc <f_write+0x2b8>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ced8:	4613      	mov	r3, r2
 800ceda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cede:	440b      	add	r3, r1
 800cee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cee2:	69f9      	ldr	r1, [r7, #28]
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7fb ffc5 	bl	8008e74 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cef0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cef4:	b2da      	uxtb	r2, r3
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cefc:	69fa      	ldr	r2, [r7, #28]
 800cefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf00:	4413      	add	r3, r2
 800cf02:	61fb      	str	r3, [r7, #28]
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cf0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	4688      	mov	r8, r1
 800cf10:	4681      	mov	r9, r0
 800cf12:	eb12 0a08 	adds.w	sl, r2, r8
 800cf16:	eb43 0b09 	adc.w	fp, r3, r9
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cf26:	68f9      	ldr	r1, [r7, #12]
 800cf28:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 800cf2c:	4282      	cmp	r2, r0
 800cf2e:	eb73 0601 	sbcs.w	r6, r3, r1
 800cf32:	d201      	bcs.n	800cf38 <f_write+0x324>
 800cf34:	4602      	mov	r2, r0
 800cf36:	460b      	mov	r3, r1
 800cf38:	68f9      	ldr	r1, [r7, #12]
 800cf3a:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	681a      	ldr	r2, [r3, #0]
 800cf42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf44:	441a      	add	r2, r3
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	601a      	str	r2, [r3, #0]
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf4e:	1ad3      	subs	r3, r2, r3
 800cf50:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f47f aea5 	bne.w	800cca4 <f_write+0x90>
 800cf5a:	e000      	b.n	800cf5e <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cf5c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cf64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf68:	b2da      	uxtb	r2, r3
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3734      	adds	r7, #52	@ 0x34
 800cf76:	46bd      	mov	sp, r7
 800cf78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf7c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b09c      	sub	sp, #112	@ 0x70
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800cf8a:	4611      	mov	r1, r2
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f7ff f973 	bl	800c278 <validate>
 800cf92:	4603      	mov	r3, r0
 800cf94:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800cf98:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	f040 8119 	bne.w	800d1d4 <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	f000 8111 	beq.w	800d1d4 <f_sync+0x258>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfb8:	b25b      	sxtb	r3, r3
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	da17      	bge.n	800cfee <f_sync+0x72>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cfbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfc0:	7858      	ldrb	r0, [r3, #1]
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfcc:	2301      	movs	r3, #1
 800cfce:	f7fb fd2d 	bl	8008a2c <disk_write>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d001      	beq.n	800cfdc <f_sync+0x60>
 800cfd8:	2301      	movs	r3, #1
 800cfda:	e0fd      	b.n	800d1d8 <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cfe6:	b2da      	uxtb	r2, r3
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cfee:	f7fb fbe5 	bl	80087bc <get_fattime>
 800cff2:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800cff4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	2b04      	cmp	r3, #4
 800cffa:	f040 80a0 	bne.w	800d13e <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	4618      	mov	r0, r3
 800d002:	f7fc fd0f 	bl	8009a24 <fill_first_frag>
 800d006:	4603      	mov	r3, r0
 800d008:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800d00c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d010:	2b00      	cmp	r3, #0
 800d012:	d10a      	bne.n	800d02a <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d01a:	f04f 32ff 	mov.w	r2, #4294967295
 800d01e:	4619      	mov	r1, r3
 800d020:	f7fc fd2f 	bl	8009a82 <fill_last_frag>
 800d024:	4603      	mov	r3, r0
 800d026:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800d02a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f040 80d0 	bne.w	800d1d4 <f_sync+0x258>
					INIT_NAMBUF(fs);
 800d034:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d038:	f000 fbc4 	bl	800d7c4 <ff_memalloc>
 800d03c:	6638      	str	r0, [r7, #96]	@ 0x60
 800d03e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d040:	2b00      	cmp	r3, #0
 800d042:	d101      	bne.n	800d048 <f_sync+0xcc>
 800d044:	2311      	movs	r3, #17
 800d046:	e0c7      	b.n	800d1d8 <f_sync+0x25c>
 800d048:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d04a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d04c:	60da      	str	r2, [r3, #12]
 800d04e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d050:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d052:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d056:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800d058:	687a      	ldr	r2, [r7, #4]
 800d05a:	f107 0308 	add.w	r3, r7, #8
 800d05e:	4611      	mov	r1, r2
 800d060:	4618      	mov	r0, r3
 800d062:	f7fd fcdf 	bl	800aa24 <load_obj_dir>
 800d066:	4603      	mov	r3, r0
 800d068:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800d06c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d070:	2b00      	cmp	r3, #0
 800d072:	d160      	bne.n	800d136 <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800d074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	3304      	adds	r3, #4
 800d07a:	781a      	ldrb	r2, [r3, #0]
 800d07c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	3304      	adds	r3, #4
 800d082:	f042 0220 	orr.w	r2, r2, #32
 800d086:	b2d2      	uxtb	r2, r2
 800d088:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	79da      	ldrb	r2, [r3, #7]
 800d08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	3321      	adds	r3, #33	@ 0x21
 800d094:	f042 0201 	orr.w	r2, r2, #1
 800d098:	b2d2      	uxtb	r2, r2
 800d09a:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800d09c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d09e:	691b      	ldr	r3, [r3, #16]
 800d0a0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	689b      	ldr	r3, [r3, #8]
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	4610      	mov	r0, r2
 800d0ac:	f7fb fe2e 	bl	8008d0c <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800d0b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0b2:	691b      	ldr	r3, [r3, #16]
 800d0b4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d0be:	4608      	mov	r0, r1
 800d0c0:	f7fb fe50 	bl	8008d64 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800d0c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0c6:	691b      	ldr	r3, [r3, #16]
 800d0c8:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d0d2:	4608      	mov	r0, r1
 800d0d4:	f7fb fe46 	bl	8008d64 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800d0d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	330c      	adds	r3, #12
 800d0de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7fb fe13 	bl	8008d0c <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800d0e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0e8:	691b      	ldr	r3, [r3, #16]
 800d0ea:	3315      	adds	r3, #21
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800d0f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0f2:	691b      	ldr	r3, [r3, #16]
 800d0f4:	3310      	adds	r3, #16
 800d0f6:	2100      	movs	r1, #0
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7fb fe07 	bl	8008d0c <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800d0fe:	f107 0308 	add.w	r3, r7, #8
 800d102:	4618      	mov	r0, r3
 800d104:	f7fd fcc4 	bl	800aa90 <store_xdir>
 800d108:	4603      	mov	r3, r0
 800d10a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800d10e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d112:	2b00      	cmp	r3, #0
 800d114:	d10f      	bne.n	800d136 <f_sync+0x1ba>
							res = sync_fs(fs);
 800d116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d118:	4618      	mov	r0, r3
 800d11a:	f7fc f907 	bl	800932c <sync_fs>
 800d11e:	4603      	mov	r3, r0
 800d120:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d12a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d12e:	b2da      	uxtb	r2, r3
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800d136:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800d138:	f000 fb50 	bl	800d7dc <ff_memfree>
 800d13c:	e04a      	b.n	800d1d4 <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d13e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d144:	4619      	mov	r1, r3
 800d146:	4610      	mov	r0, r2
 800d148:	f7fc f8c2 	bl	80092d0 <move_window>
 800d14c:	4603      	mov	r3, r0
 800d14e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800d152:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d156:	2b00      	cmp	r3, #0
 800d158:	d13c      	bne.n	800d1d4 <f_sync+0x258>
					dir = fp->dir_ptr;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d15e:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d162:	330b      	adds	r3, #11
 800d164:	781a      	ldrb	r2, [r3, #0]
 800d166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d168:	330b      	adds	r3, #11
 800d16a:	f042 0220 	orr.w	r2, r2, #32
 800d16e:	b2d2      	uxtb	r2, r2
 800d170:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6818      	ldr	r0, [r3, #0]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	689b      	ldr	r3, [r3, #8]
 800d17a:	461a      	mov	r2, r3
 800d17c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d17e:	f7fd f880 	bl	800a282 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d182:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d184:	f103 001c 	add.w	r0, r3, #28
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d18e:	4613      	mov	r3, r2
 800d190:	4619      	mov	r1, r3
 800d192:	f7fb fdbb 	bl	8008d0c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d198:	3316      	adds	r3, #22
 800d19a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d19c:	4618      	mov	r0, r3
 800d19e:	f7fb fdb5 	bl	8008d0c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d1a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1a4:	3312      	adds	r3, #18
 800d1a6:	2100      	movs	r1, #0
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	f7fb fd94 	bl	8008cd6 <st_word>
					fs->wflag = 1;
 800d1ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1b0:	2201      	movs	r2, #1
 800d1b2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d1b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7fc f8b8 	bl	800932c <sync_fs>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d1c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1cc:	b2da      	uxtb	r2, r3
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d1d4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3770      	adds	r7, #112	@ 0x70
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f7ff fec7 	bl	800cf7c <f_sync>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d1f2:	7bfb      	ldrb	r3, [r7, #15]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d118      	bne.n	800d22a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f107 0208 	add.w	r2, r7, #8
 800d1fe:	4611      	mov	r1, r2
 800d200:	4618      	mov	r0, r3
 800d202:	f7ff f839 	bl	800c278 <validate>
 800d206:	4603      	mov	r3, r0
 800d208:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d20a:	7bfb      	ldrb	r3, [r7, #15]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d10c      	bne.n	800d22a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d214:	4618      	mov	r0, r3
 800d216:	f7fb ffb7 	bl	8009188 <dec_lock>
 800d21a:	4603      	mov	r3, r0
 800d21c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d21e:	7bfb      	ldrb	r3, [r7, #15]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d102      	bne.n	800d22a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2200      	movs	r2, #0
 800d228:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d22a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3710      	adds	r7, #16
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}

0800d234 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b086      	sub	sp, #24
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
 800d23c:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d101      	bne.n	800d248 <f_opendir+0x14>
 800d244:	2309      	movs	r3, #9
 800d246:	e0af      	b.n	800d3a8 <f_opendir+0x174>

	/* Get logical drive */
	obj = &dp->obj;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800d24c:	f107 0108 	add.w	r1, r7, #8
 800d250:	463b      	mov	r3, r7
 800d252:	2200      	movs	r2, #0
 800d254:	4618      	mov	r0, r3
 800d256:	f7fe fcbd 	bl	800bbd4 <find_volume>
 800d25a:	4603      	mov	r3, r0
 800d25c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d25e:	7dfb      	ldrb	r3, [r7, #23]
 800d260:	2b00      	cmp	r3, #0
 800d262:	f040 809a 	bne.w	800d39a <f_opendir+0x166>
		obj->fs = fs;
 800d266:	68ba      	ldr	r2, [r7, #8]
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800d26c:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d270:	f000 faa8 	bl	800d7c4 <ff_memalloc>
 800d274:	60f8      	str	r0, [r7, #12]
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d101      	bne.n	800d280 <f_opendir+0x4c>
 800d27c:	2311      	movs	r3, #17
 800d27e:	e093      	b.n	800d3a8 <f_opendir+0x174>
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	68fa      	ldr	r2, [r7, #12]
 800d284:	60da      	str	r2, [r3, #12]
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	68fa      	ldr	r2, [r7, #12]
 800d28a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d28e:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	4619      	mov	r1, r3
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f7fe fb4b 	bl	800b930 <follow_path>
 800d29a:	4603      	mov	r3, r0
 800d29c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800d29e:	7dfb      	ldrb	r3, [r7, #23]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d172      	bne.n	800d38a <f_opendir+0x156>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800d2aa:	b25b      	sxtb	r3, r3
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	db47      	blt.n	800d340 <f_opendir+0x10c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	799b      	ldrb	r3, [r3, #6]
 800d2b4:	f003 0310 	and.w	r3, r3, #16
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d03f      	beq.n	800d33c <f_opendir+0x108>
#if _FS_EXFAT
					if (fs->fs_type == FS_EXFAT) {
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	2b04      	cmp	r3, #4
 800d2c2:	d130      	bne.n	800d326 <f_opendir+0xf2>
						obj->c_scl = obj->sclust;							/* Get containing directory inforamation */
 800d2c4:	693b      	ldr	r3, [r7, #16]
 800d2c6:	689a      	ldr	r2, [r3, #8]
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	621a      	str	r2, [r3, #32]
						obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d2d2:	4613      	mov	r3, r2
 800d2d4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d2d8:	693a      	ldr	r2, [r7, #16]
 800d2da:	79d2      	ldrb	r2, [r2, #7]
 800d2dc:	431a      	orrs	r2, r3
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	625a      	str	r2, [r3, #36]	@ 0x24
						obj->c_ofs = dp->blk_ofs;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d2e6:	693b      	ldr	r3, [r7, #16]
 800d2e8:	629a      	str	r2, [r3, #40]	@ 0x28
						obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	691b      	ldr	r3, [r3, #16]
 800d2ee:	3334      	adds	r3, #52	@ 0x34
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fb fbf2 	bl	8008ada <ld_dword>
 800d2f6:	4602      	mov	r2, r0
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	609a      	str	r2, [r3, #8]
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	691b      	ldr	r3, [r3, #16]
 800d300:	3338      	adds	r3, #56	@ 0x38
 800d302:	4618      	mov	r0, r3
 800d304:	f7fb fc0c 	bl	8008b20 <ld_qword>
 800d308:	4602      	mov	r2, r0
 800d30a:	460b      	mov	r3, r1
 800d30c:	6939      	ldr	r1, [r7, #16]
 800d30e:	e9c1 2304 	strd	r2, r3, [r1, #16]
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800d312:	68bb      	ldr	r3, [r7, #8]
 800d314:	691b      	ldr	r3, [r3, #16]
 800d316:	3321      	adds	r3, #33	@ 0x21
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	f003 0302 	and.w	r3, r3, #2
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	71da      	strb	r2, [r3, #7]
 800d324:	e00c      	b.n	800d340 <f_opendir+0x10c>
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800d326:	68ba      	ldr	r2, [r7, #8]
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d32c:	4619      	mov	r1, r3
 800d32e:	4610      	mov	r0, r2
 800d330:	f7fc ff88 	bl	800a244 <ld_clust>
 800d334:	4602      	mov	r2, r0
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	609a      	str	r2, [r3, #8]
 800d33a:	e001      	b.n	800d340 <f_opendir+0x10c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800d33c:	2305      	movs	r3, #5
 800d33e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800d340:	7dfb      	ldrb	r3, [r7, #23]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d121      	bne.n	800d38a <f_opendir+0x156>
				obj->id = fs->id;
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	88da      	ldrh	r2, [r3, #6]
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800d34e:	2100      	movs	r1, #0
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f7fc fdc0 	bl	8009ed6 <dir_sdi>
 800d356:	4603      	mov	r3, r0
 800d358:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800d35a:	7dfb      	ldrb	r3, [r7, #23]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d114      	bne.n	800d38a <f_opendir+0x156>
					if (obj->sclust) {
 800d360:	693b      	ldr	r3, [r7, #16]
 800d362:	689b      	ldr	r3, [r3, #8]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d00d      	beq.n	800d384 <f_opendir+0x150>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800d368:	2100      	movs	r1, #0
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f7fb fe7e 	bl	800906c <inc_lock>
 800d370:	4602      	mov	r2, r0
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	62da      	str	r2, [r3, #44]	@ 0x2c
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800d376:	693b      	ldr	r3, [r7, #16]
 800d378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d105      	bne.n	800d38a <f_opendir+0x156>
 800d37e:	2312      	movs	r3, #18
 800d380:	75fb      	strb	r3, [r7, #23]
 800d382:	e002      	b.n	800d38a <f_opendir+0x156>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	2200      	movs	r2, #0
 800d388:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800d38a:	68f8      	ldr	r0, [r7, #12]
 800d38c:	f000 fa26 	bl	800d7dc <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800d390:	7dfb      	ldrb	r3, [r7, #23]
 800d392:	2b04      	cmp	r3, #4
 800d394:	d101      	bne.n	800d39a <f_opendir+0x166>
 800d396:	2305      	movs	r3, #5
 800d398:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800d39a:	7dfb      	ldrb	r3, [r7, #23]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <f_opendir+0x172>
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d3a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3718      	adds	r7, #24
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f107 0208 	add.w	r2, r7, #8
 800d3be:	4611      	mov	r1, r2
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	f7fe ff59 	bl	800c278 <validate>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d3ca:	7bfb      	ldrb	r3, [r7, #15]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d110      	bne.n	800d3f2 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d006      	beq.n	800d3e6 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7fb fed3 	bl	8009188 <dec_lock>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800d3e6:	7bfb      	ldrb	r3, [r7, #15]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d102      	bne.n	800d3f2 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800d3f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3710      	adds	r7, #16
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b086      	sub	sp, #24
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f107 020c 	add.w	r2, r7, #12
 800d40c:	4611      	mov	r1, r2
 800d40e:	4618      	mov	r0, r3
 800d410:	f7fe ff32 	bl	800c278 <validate>
 800d414:	4603      	mov	r3, r0
 800d416:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d418:	7dfb      	ldrb	r3, [r7, #23]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d13b      	bne.n	800d496 <f_readdir+0x9a>
		if (!fno) {
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d106      	bne.n	800d432 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800d424:	2100      	movs	r1, #0
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f7fc fd55 	bl	8009ed6 <dir_sdi>
 800d42c:	4603      	mov	r3, r0
 800d42e:	75fb      	strb	r3, [r7, #23]
 800d430:	e031      	b.n	800d496 <f_readdir+0x9a>
		} else {
			INIT_NAMBUF(fs);
 800d432:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d436:	f000 f9c5 	bl	800d7c4 <ff_memalloc>
 800d43a:	6138      	str	r0, [r7, #16]
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d101      	bne.n	800d446 <f_readdir+0x4a>
 800d442:	2311      	movs	r3, #17
 800d444:	e028      	b.n	800d498 <f_readdir+0x9c>
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	693a      	ldr	r2, [r7, #16]
 800d44a:	60da      	str	r2, [r3, #12]
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	693a      	ldr	r2, [r7, #16]
 800d450:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d454:	611a      	str	r2, [r3, #16]
			res = dir_read(dp, 0);			/* Read an item */
 800d456:	2100      	movs	r1, #0
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f7fd fbdb 	bl	800ac14 <dir_read>
 800d45e:	4603      	mov	r3, r0
 800d460:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800d462:	7dfb      	ldrb	r3, [r7, #23]
 800d464:	2b04      	cmp	r3, #4
 800d466:	d101      	bne.n	800d46c <f_readdir+0x70>
 800d468:	2300      	movs	r3, #0
 800d46a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800d46c:	7dfb      	ldrb	r3, [r7, #23]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d10e      	bne.n	800d490 <f_readdir+0x94>
				get_fileinfo(dp, fno);		/* Get the object information */
 800d472:	6839      	ldr	r1, [r7, #0]
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f7fd ff65 	bl	800b344 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800d47a:	2100      	movs	r1, #0
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f7fc fdb0 	bl	8009fe2 <dir_next>
 800d482:	4603      	mov	r3, r0
 800d484:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800d486:	7dfb      	ldrb	r3, [r7, #23]
 800d488:	2b04      	cmp	r3, #4
 800d48a:	d101      	bne.n	800d490 <f_readdir+0x94>
 800d48c:	2300      	movs	r3, #0
 800d48e:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800d490:	6938      	ldr	r0, [r7, #16]
 800d492:	f000 f9a3 	bl	800d7dc <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800d496:	7dfb      	ldrb	r3, [r7, #23]
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3718      	adds	r7, #24
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}

0800d4a0 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b098      	sub	sp, #96	@ 0x60
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800d4aa:	f107 0108 	add.w	r1, r7, #8
 800d4ae:	1d3b      	adds	r3, r7, #4
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f7fe fb8e 	bl	800bbd4 <find_volume>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d4be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d134      	bne.n	800d530 <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 800d4c6:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d4ca:	f000 f97b 	bl	800d7c4 <ff_memalloc>
 800d4ce:	65b8      	str	r0, [r7, #88]	@ 0x58
 800d4d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d101      	bne.n	800d4da <f_stat+0x3a>
 800d4d6:	2311      	movs	r3, #17
 800d4d8:	e02c      	b.n	800d534 <f_stat+0x94>
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4de:	60da      	str	r2, [r3, #12]
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4e4:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800d4e8:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d4ea:	687a      	ldr	r2, [r7, #4]
 800d4ec:	f107 0308 	add.w	r3, r7, #8
 800d4f0:	4611      	mov	r1, r2
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f7fe fa1c 	bl	800b930 <follow_path>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800d4fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d502:	2b00      	cmp	r3, #0
 800d504:	d111      	bne.n	800d52a <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800d506:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d50a:	b25b      	sxtb	r3, r3
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	da03      	bge.n	800d518 <f_stat+0x78>
				res = FR_INVALID_NAME;
 800d510:	2306      	movs	r3, #6
 800d512:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d516:	e008      	b.n	800d52a <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d005      	beq.n	800d52a <f_stat+0x8a>
 800d51e:	f107 0308 	add.w	r3, r7, #8
 800d522:	6839      	ldr	r1, [r7, #0]
 800d524:	4618      	mov	r0, r3
 800d526:	f7fd ff0d 	bl	800b344 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800d52a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d52c:	f000 f956 	bl	800d7dc <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800d530:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d534:	4618      	mov	r0, r3
 800d536:	3760      	adds	r7, #96	@ 0x60
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}

0800d53c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b087      	sub	sp, #28
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	4613      	mov	r3, r2
 800d548:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d54a:	2301      	movs	r3, #1
 800d54c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d54e:	2300      	movs	r3, #0
 800d550:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d552:	4b1f      	ldr	r3, [pc, #124]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d554:	7a5b      	ldrb	r3, [r3, #9]
 800d556:	b2db      	uxtb	r3, r3
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d131      	bne.n	800d5c0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d55c:	4b1c      	ldr	r3, [pc, #112]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d55e:	7a5b      	ldrb	r3, [r3, #9]
 800d560:	b2db      	uxtb	r3, r3
 800d562:	461a      	mov	r2, r3
 800d564:	4b1a      	ldr	r3, [pc, #104]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d566:	2100      	movs	r1, #0
 800d568:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d56a:	4b19      	ldr	r3, [pc, #100]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d56c:	7a5b      	ldrb	r3, [r3, #9]
 800d56e:	b2db      	uxtb	r3, r3
 800d570:	4a17      	ldr	r2, [pc, #92]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d572:	009b      	lsls	r3, r3, #2
 800d574:	4413      	add	r3, r2
 800d576:	68fa      	ldr	r2, [r7, #12]
 800d578:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d57a:	4b15      	ldr	r3, [pc, #84]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d57c:	7a5b      	ldrb	r3, [r3, #9]
 800d57e:	b2db      	uxtb	r3, r3
 800d580:	461a      	mov	r2, r3
 800d582:	4b13      	ldr	r3, [pc, #76]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d584:	4413      	add	r3, r2
 800d586:	79fa      	ldrb	r2, [r7, #7]
 800d588:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d58a:	4b11      	ldr	r3, [pc, #68]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d58c:	7a5b      	ldrb	r3, [r3, #9]
 800d58e:	b2db      	uxtb	r3, r3
 800d590:	1c5a      	adds	r2, r3, #1
 800d592:	b2d1      	uxtb	r1, r2
 800d594:	4a0e      	ldr	r2, [pc, #56]	@ (800d5d0 <FATFS_LinkDriverEx+0x94>)
 800d596:	7251      	strb	r1, [r2, #9]
 800d598:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d59a:	7dbb      	ldrb	r3, [r7, #22]
 800d59c:	3330      	adds	r3, #48	@ 0x30
 800d59e:	b2da      	uxtb	r2, r3
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	223a      	movs	r2, #58	@ 0x3a
 800d5aa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d5ac:	68bb      	ldr	r3, [r7, #8]
 800d5ae:	3302      	adds	r3, #2
 800d5b0:	222f      	movs	r2, #47	@ 0x2f
 800d5b2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d5b4:	68bb      	ldr	r3, [r7, #8]
 800d5b6:	3303      	adds	r3, #3
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d5c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	371c      	adds	r7, #28
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5cc:	4770      	bx	lr
 800d5ce:	bf00      	nop
 800d5d0:	20002014 	.word	0x20002014

0800d5d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b082      	sub	sp, #8
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d5de:	2200      	movs	r2, #0
 800d5e0:	6839      	ldr	r1, [r7, #0]
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f7ff ffaa 	bl	800d53c <FATFS_LinkDriverEx>
 800d5e8:	4603      	mov	r3, r0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	3708      	adds	r7, #8
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}
	...

0800d5f4 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d5f4:	b480      	push	{r7}
 800d5f6:	b089      	sub	sp, #36	@ 0x24
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	6039      	str	r1, [r7, #0]
 800d5fe:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800d600:	88fb      	ldrh	r3, [r7, #6]
 800d602:	2b7f      	cmp	r3, #127	@ 0x7f
 800d604:	d802      	bhi.n	800d60c <ff_convert+0x18>
		c = chr;
 800d606:	88fb      	ldrh	r3, [r7, #6]
 800d608:	837b      	strh	r3, [r7, #26]
 800d60a:	e045      	b.n	800d698 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d005      	beq.n	800d61e <ff_convert+0x2a>
			p = oem2uni;
 800d612:	4b25      	ldr	r3, [pc, #148]	@ (800d6a8 <ff_convert+0xb4>)
 800d614:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800d616:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d61a:	60bb      	str	r3, [r7, #8]
 800d61c:	e004      	b.n	800d628 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800d61e:	4b23      	ldr	r3, [pc, #140]	@ (800d6ac <ff_convert+0xb8>)
 800d620:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800d622:	f245 5320 	movw	r3, #21792	@ 0x5520
 800d626:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800d628:	2300      	movs	r3, #0
 800d62a:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800d62c:	2310      	movs	r3, #16
 800d62e:	613b      	str	r3, [r7, #16]
 800d630:	e021      	b.n	800d676 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800d632:	68ba      	ldr	r2, [r7, #8]
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	1ad3      	subs	r3, r2, r3
 800d638:	0fda      	lsrs	r2, r3, #31
 800d63a:	4413      	add	r3, r2
 800d63c:	105b      	asrs	r3, r3, #1
 800d63e:	461a      	mov	r2, r3
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	4413      	add	r3, r2
 800d644:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	009b      	lsls	r3, r3, #2
 800d64a:	69fa      	ldr	r2, [r7, #28]
 800d64c:	4413      	add	r3, r2
 800d64e:	881b      	ldrh	r3, [r3, #0]
 800d650:	88fa      	ldrh	r2, [r7, #6]
 800d652:	429a      	cmp	r2, r3
 800d654:	d013      	beq.n	800d67e <ff_convert+0x8a>
			if (chr > p[i * 2])
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	009b      	lsls	r3, r3, #2
 800d65a:	69fa      	ldr	r2, [r7, #28]
 800d65c:	4413      	add	r3, r2
 800d65e:	881b      	ldrh	r3, [r3, #0]
 800d660:	88fa      	ldrh	r2, [r7, #6]
 800d662:	429a      	cmp	r2, r3
 800d664:	d902      	bls.n	800d66c <ff_convert+0x78>
				li = i;
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	60fb      	str	r3, [r7, #12]
 800d66a:	e001      	b.n	800d670 <ff_convert+0x7c>
			else
				hi = i;
 800d66c:	697b      	ldr	r3, [r7, #20]
 800d66e:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800d670:	693b      	ldr	r3, [r7, #16]
 800d672:	3b01      	subs	r3, #1
 800d674:	613b      	str	r3, [r7, #16]
 800d676:	693b      	ldr	r3, [r7, #16]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d1da      	bne.n	800d632 <ff_convert+0x3e>
 800d67c:	e000      	b.n	800d680 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800d67e:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800d680:	693b      	ldr	r3, [r7, #16]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d006      	beq.n	800d694 <ff_convert+0xa0>
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	009b      	lsls	r3, r3, #2
 800d68a:	3302      	adds	r3, #2
 800d68c:	69fa      	ldr	r2, [r7, #28]
 800d68e:	4413      	add	r3, r2
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	e000      	b.n	800d696 <ff_convert+0xa2>
 800d694:	2300      	movs	r3, #0
 800d696:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800d698:	8b7b      	ldrh	r3, [r7, #26]
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3724      	adds	r7, #36	@ 0x24
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a4:	4770      	bx	lr
 800d6a6:	bf00      	nop
 800d6a8:	080275b0 	.word	0x080275b0
 800d6ac:	0801212c 	.word	0x0801212c

0800d6b0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d6b0:	b480      	push	{r7}
 800d6b2:	b087      	sub	sp, #28
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d6ba:	88fb      	ldrh	r3, [r7, #6]
 800d6bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6c0:	d201      	bcs.n	800d6c6 <ff_wtoupper+0x16>
 800d6c2:	4b3e      	ldr	r3, [pc, #248]	@ (800d7bc <ff_wtoupper+0x10c>)
 800d6c4:	e000      	b.n	800d6c8 <ff_wtoupper+0x18>
 800d6c6:	4b3e      	ldr	r3, [pc, #248]	@ (800d7c0 <ff_wtoupper+0x110>)
 800d6c8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	1c9a      	adds	r2, r3, #2
 800d6ce:	617a      	str	r2, [r7, #20]
 800d6d0:	881b      	ldrh	r3, [r3, #0]
 800d6d2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d6d4:	8a7b      	ldrh	r3, [r7, #18]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d068      	beq.n	800d7ac <ff_wtoupper+0xfc>
 800d6da:	88fa      	ldrh	r2, [r7, #6]
 800d6dc:	8a7b      	ldrh	r3, [r7, #18]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d364      	bcc.n	800d7ac <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	1c9a      	adds	r2, r3, #2
 800d6e6:	617a      	str	r2, [r7, #20]
 800d6e8:	881b      	ldrh	r3, [r3, #0]
 800d6ea:	823b      	strh	r3, [r7, #16]
 800d6ec:	8a3b      	ldrh	r3, [r7, #16]
 800d6ee:	0a1b      	lsrs	r3, r3, #8
 800d6f0:	81fb      	strh	r3, [r7, #14]
 800d6f2:	8a3b      	ldrh	r3, [r7, #16]
 800d6f4:	b2db      	uxtb	r3, r3
 800d6f6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d6f8:	88fa      	ldrh	r2, [r7, #6]
 800d6fa:	8a79      	ldrh	r1, [r7, #18]
 800d6fc:	8a3b      	ldrh	r3, [r7, #16]
 800d6fe:	440b      	add	r3, r1
 800d700:	429a      	cmp	r2, r3
 800d702:	da49      	bge.n	800d798 <ff_wtoupper+0xe8>
			switch (cmd) {
 800d704:	89fb      	ldrh	r3, [r7, #14]
 800d706:	2b08      	cmp	r3, #8
 800d708:	d84f      	bhi.n	800d7aa <ff_wtoupper+0xfa>
 800d70a:	a201      	add	r2, pc, #4	@ (adr r2, 800d710 <ff_wtoupper+0x60>)
 800d70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d710:	0800d735 	.word	0x0800d735
 800d714:	0800d747 	.word	0x0800d747
 800d718:	0800d75d 	.word	0x0800d75d
 800d71c:	0800d765 	.word	0x0800d765
 800d720:	0800d76d 	.word	0x0800d76d
 800d724:	0800d775 	.word	0x0800d775
 800d728:	0800d77d 	.word	0x0800d77d
 800d72c:	0800d785 	.word	0x0800d785
 800d730:	0800d78d 	.word	0x0800d78d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d734:	88fa      	ldrh	r2, [r7, #6]
 800d736:	8a7b      	ldrh	r3, [r7, #18]
 800d738:	1ad3      	subs	r3, r2, r3
 800d73a:	005b      	lsls	r3, r3, #1
 800d73c:	697a      	ldr	r2, [r7, #20]
 800d73e:	4413      	add	r3, r2
 800d740:	881b      	ldrh	r3, [r3, #0]
 800d742:	80fb      	strh	r3, [r7, #6]
 800d744:	e027      	b.n	800d796 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d746:	88fa      	ldrh	r2, [r7, #6]
 800d748:	8a7b      	ldrh	r3, [r7, #18]
 800d74a:	1ad3      	subs	r3, r2, r3
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	f003 0301 	and.w	r3, r3, #1
 800d752:	b29b      	uxth	r3, r3
 800d754:	88fa      	ldrh	r2, [r7, #6]
 800d756:	1ad3      	subs	r3, r2, r3
 800d758:	80fb      	strh	r3, [r7, #6]
 800d75a:	e01c      	b.n	800d796 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d75c:	88fb      	ldrh	r3, [r7, #6]
 800d75e:	3b10      	subs	r3, #16
 800d760:	80fb      	strh	r3, [r7, #6]
 800d762:	e018      	b.n	800d796 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d764:	88fb      	ldrh	r3, [r7, #6]
 800d766:	3b20      	subs	r3, #32
 800d768:	80fb      	strh	r3, [r7, #6]
 800d76a:	e014      	b.n	800d796 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d76c:	88fb      	ldrh	r3, [r7, #6]
 800d76e:	3b30      	subs	r3, #48	@ 0x30
 800d770:	80fb      	strh	r3, [r7, #6]
 800d772:	e010      	b.n	800d796 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d774:	88fb      	ldrh	r3, [r7, #6]
 800d776:	3b1a      	subs	r3, #26
 800d778:	80fb      	strh	r3, [r7, #6]
 800d77a:	e00c      	b.n	800d796 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d77c:	88fb      	ldrh	r3, [r7, #6]
 800d77e:	3308      	adds	r3, #8
 800d780:	80fb      	strh	r3, [r7, #6]
 800d782:	e008      	b.n	800d796 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d784:	88fb      	ldrh	r3, [r7, #6]
 800d786:	3b50      	subs	r3, #80	@ 0x50
 800d788:	80fb      	strh	r3, [r7, #6]
 800d78a:	e004      	b.n	800d796 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d78c:	88fb      	ldrh	r3, [r7, #6]
 800d78e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d792:	80fb      	strh	r3, [r7, #6]
 800d794:	bf00      	nop
			}
			break;
 800d796:	e008      	b.n	800d7aa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d798:	89fb      	ldrh	r3, [r7, #14]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d195      	bne.n	800d6ca <ff_wtoupper+0x1a>
 800d79e:	8a3b      	ldrh	r3, [r7, #16]
 800d7a0:	005b      	lsls	r3, r3, #1
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d7a8:	e78f      	b.n	800d6ca <ff_wtoupper+0x1a>
			break;
 800d7aa:	bf00      	nop
	}

	return chr;
 800d7ac:	88fb      	ldrh	r3, [r7, #6]
}
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	371c      	adds	r7, #28
 800d7b2:	46bd      	mov	sp, r7
 800d7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b8:	4770      	bx	lr
 800d7ba:	bf00      	nop
 800d7bc:	0803ca34 	.word	0x0803ca34
 800d7c0:	0803cc28 	.word	0x0803cc28

0800d7c4 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b082      	sub	sp, #8
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 f815 	bl	800d7fc <malloc>
 800d7d2:	4603      	mov	r3, r0
}
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	3708      	adds	r7, #8
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b082      	sub	sp, #8
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f000 f811 	bl	800d80c <free>
}
 800d7ea:	bf00      	nop
 800d7ec:	3708      	adds	r7, #8
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}

0800d7f2 <atoi>:
 800d7f2:	220a      	movs	r2, #10
 800d7f4:	2100      	movs	r1, #0
 800d7f6:	f000 b93b 	b.w	800da70 <strtol>
	...

0800d7fc <malloc>:
 800d7fc:	4b02      	ldr	r3, [pc, #8]	@ (800d808 <malloc+0xc>)
 800d7fe:	4601      	mov	r1, r0
 800d800:	6818      	ldr	r0, [r3, #0]
 800d802:	f000 b82d 	b.w	800d860 <_malloc_r>
 800d806:	bf00      	nop
 800d808:	20000060 	.word	0x20000060

0800d80c <free>:
 800d80c:	4b02      	ldr	r3, [pc, #8]	@ (800d818 <free+0xc>)
 800d80e:	4601      	mov	r1, r0
 800d810:	6818      	ldr	r0, [r3, #0]
 800d812:	f002 b839 	b.w	800f888 <_free_r>
 800d816:	bf00      	nop
 800d818:	20000060 	.word	0x20000060

0800d81c <sbrk_aligned>:
 800d81c:	b570      	push	{r4, r5, r6, lr}
 800d81e:	4e0f      	ldr	r6, [pc, #60]	@ (800d85c <sbrk_aligned+0x40>)
 800d820:	460c      	mov	r4, r1
 800d822:	6831      	ldr	r1, [r6, #0]
 800d824:	4605      	mov	r5, r0
 800d826:	b911      	cbnz	r1, 800d82e <sbrk_aligned+0x12>
 800d828:	f001 f970 	bl	800eb0c <_sbrk_r>
 800d82c:	6030      	str	r0, [r6, #0]
 800d82e:	4621      	mov	r1, r4
 800d830:	4628      	mov	r0, r5
 800d832:	f001 f96b 	bl	800eb0c <_sbrk_r>
 800d836:	1c43      	adds	r3, r0, #1
 800d838:	d103      	bne.n	800d842 <sbrk_aligned+0x26>
 800d83a:	f04f 34ff 	mov.w	r4, #4294967295
 800d83e:	4620      	mov	r0, r4
 800d840:	bd70      	pop	{r4, r5, r6, pc}
 800d842:	1cc4      	adds	r4, r0, #3
 800d844:	f024 0403 	bic.w	r4, r4, #3
 800d848:	42a0      	cmp	r0, r4
 800d84a:	d0f8      	beq.n	800d83e <sbrk_aligned+0x22>
 800d84c:	1a21      	subs	r1, r4, r0
 800d84e:	4628      	mov	r0, r5
 800d850:	f001 f95c 	bl	800eb0c <_sbrk_r>
 800d854:	3001      	adds	r0, #1
 800d856:	d1f2      	bne.n	800d83e <sbrk_aligned+0x22>
 800d858:	e7ef      	b.n	800d83a <sbrk_aligned+0x1e>
 800d85a:	bf00      	nop
 800d85c:	20002020 	.word	0x20002020

0800d860 <_malloc_r>:
 800d860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d864:	1ccd      	adds	r5, r1, #3
 800d866:	f025 0503 	bic.w	r5, r5, #3
 800d86a:	3508      	adds	r5, #8
 800d86c:	2d0c      	cmp	r5, #12
 800d86e:	bf38      	it	cc
 800d870:	250c      	movcc	r5, #12
 800d872:	2d00      	cmp	r5, #0
 800d874:	4606      	mov	r6, r0
 800d876:	db01      	blt.n	800d87c <_malloc_r+0x1c>
 800d878:	42a9      	cmp	r1, r5
 800d87a:	d904      	bls.n	800d886 <_malloc_r+0x26>
 800d87c:	230c      	movs	r3, #12
 800d87e:	6033      	str	r3, [r6, #0]
 800d880:	2000      	movs	r0, #0
 800d882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d95c <_malloc_r+0xfc>
 800d88a:	f000 f869 	bl	800d960 <__malloc_lock>
 800d88e:	f8d8 3000 	ldr.w	r3, [r8]
 800d892:	461c      	mov	r4, r3
 800d894:	bb44      	cbnz	r4, 800d8e8 <_malloc_r+0x88>
 800d896:	4629      	mov	r1, r5
 800d898:	4630      	mov	r0, r6
 800d89a:	f7ff ffbf 	bl	800d81c <sbrk_aligned>
 800d89e:	1c43      	adds	r3, r0, #1
 800d8a0:	4604      	mov	r4, r0
 800d8a2:	d158      	bne.n	800d956 <_malloc_r+0xf6>
 800d8a4:	f8d8 4000 	ldr.w	r4, [r8]
 800d8a8:	4627      	mov	r7, r4
 800d8aa:	2f00      	cmp	r7, #0
 800d8ac:	d143      	bne.n	800d936 <_malloc_r+0xd6>
 800d8ae:	2c00      	cmp	r4, #0
 800d8b0:	d04b      	beq.n	800d94a <_malloc_r+0xea>
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	4639      	mov	r1, r7
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	eb04 0903 	add.w	r9, r4, r3
 800d8bc:	f001 f926 	bl	800eb0c <_sbrk_r>
 800d8c0:	4581      	cmp	r9, r0
 800d8c2:	d142      	bne.n	800d94a <_malloc_r+0xea>
 800d8c4:	6821      	ldr	r1, [r4, #0]
 800d8c6:	1a6d      	subs	r5, r5, r1
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	4630      	mov	r0, r6
 800d8cc:	f7ff ffa6 	bl	800d81c <sbrk_aligned>
 800d8d0:	3001      	adds	r0, #1
 800d8d2:	d03a      	beq.n	800d94a <_malloc_r+0xea>
 800d8d4:	6823      	ldr	r3, [r4, #0]
 800d8d6:	442b      	add	r3, r5
 800d8d8:	6023      	str	r3, [r4, #0]
 800d8da:	f8d8 3000 	ldr.w	r3, [r8]
 800d8de:	685a      	ldr	r2, [r3, #4]
 800d8e0:	bb62      	cbnz	r2, 800d93c <_malloc_r+0xdc>
 800d8e2:	f8c8 7000 	str.w	r7, [r8]
 800d8e6:	e00f      	b.n	800d908 <_malloc_r+0xa8>
 800d8e8:	6822      	ldr	r2, [r4, #0]
 800d8ea:	1b52      	subs	r2, r2, r5
 800d8ec:	d420      	bmi.n	800d930 <_malloc_r+0xd0>
 800d8ee:	2a0b      	cmp	r2, #11
 800d8f0:	d917      	bls.n	800d922 <_malloc_r+0xc2>
 800d8f2:	1961      	adds	r1, r4, r5
 800d8f4:	42a3      	cmp	r3, r4
 800d8f6:	6025      	str	r5, [r4, #0]
 800d8f8:	bf18      	it	ne
 800d8fa:	6059      	strne	r1, [r3, #4]
 800d8fc:	6863      	ldr	r3, [r4, #4]
 800d8fe:	bf08      	it	eq
 800d900:	f8c8 1000 	streq.w	r1, [r8]
 800d904:	5162      	str	r2, [r4, r5]
 800d906:	604b      	str	r3, [r1, #4]
 800d908:	4630      	mov	r0, r6
 800d90a:	f000 f82f 	bl	800d96c <__malloc_unlock>
 800d90e:	f104 000b 	add.w	r0, r4, #11
 800d912:	1d23      	adds	r3, r4, #4
 800d914:	f020 0007 	bic.w	r0, r0, #7
 800d918:	1ac2      	subs	r2, r0, r3
 800d91a:	bf1c      	itt	ne
 800d91c:	1a1b      	subne	r3, r3, r0
 800d91e:	50a3      	strne	r3, [r4, r2]
 800d920:	e7af      	b.n	800d882 <_malloc_r+0x22>
 800d922:	6862      	ldr	r2, [r4, #4]
 800d924:	42a3      	cmp	r3, r4
 800d926:	bf0c      	ite	eq
 800d928:	f8c8 2000 	streq.w	r2, [r8]
 800d92c:	605a      	strne	r2, [r3, #4]
 800d92e:	e7eb      	b.n	800d908 <_malloc_r+0xa8>
 800d930:	4623      	mov	r3, r4
 800d932:	6864      	ldr	r4, [r4, #4]
 800d934:	e7ae      	b.n	800d894 <_malloc_r+0x34>
 800d936:	463c      	mov	r4, r7
 800d938:	687f      	ldr	r7, [r7, #4]
 800d93a:	e7b6      	b.n	800d8aa <_malloc_r+0x4a>
 800d93c:	461a      	mov	r2, r3
 800d93e:	685b      	ldr	r3, [r3, #4]
 800d940:	42a3      	cmp	r3, r4
 800d942:	d1fb      	bne.n	800d93c <_malloc_r+0xdc>
 800d944:	2300      	movs	r3, #0
 800d946:	6053      	str	r3, [r2, #4]
 800d948:	e7de      	b.n	800d908 <_malloc_r+0xa8>
 800d94a:	230c      	movs	r3, #12
 800d94c:	6033      	str	r3, [r6, #0]
 800d94e:	4630      	mov	r0, r6
 800d950:	f000 f80c 	bl	800d96c <__malloc_unlock>
 800d954:	e794      	b.n	800d880 <_malloc_r+0x20>
 800d956:	6005      	str	r5, [r0, #0]
 800d958:	e7d6      	b.n	800d908 <_malloc_r+0xa8>
 800d95a:	bf00      	nop
 800d95c:	20002024 	.word	0x20002024

0800d960 <__malloc_lock>:
 800d960:	4801      	ldr	r0, [pc, #4]	@ (800d968 <__malloc_lock+0x8>)
 800d962:	f001 b920 	b.w	800eba6 <__retarget_lock_acquire_recursive>
 800d966:	bf00      	nop
 800d968:	20002168 	.word	0x20002168

0800d96c <__malloc_unlock>:
 800d96c:	4801      	ldr	r0, [pc, #4]	@ (800d974 <__malloc_unlock+0x8>)
 800d96e:	f001 b91b 	b.w	800eba8 <__retarget_lock_release_recursive>
 800d972:	bf00      	nop
 800d974:	20002168 	.word	0x20002168

0800d978 <_strtol_l.isra.0>:
 800d978:	2b24      	cmp	r3, #36	@ 0x24
 800d97a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d97e:	4686      	mov	lr, r0
 800d980:	4690      	mov	r8, r2
 800d982:	d801      	bhi.n	800d988 <_strtol_l.isra.0+0x10>
 800d984:	2b01      	cmp	r3, #1
 800d986:	d106      	bne.n	800d996 <_strtol_l.isra.0+0x1e>
 800d988:	f001 f8e2 	bl	800eb50 <__errno>
 800d98c:	2316      	movs	r3, #22
 800d98e:	6003      	str	r3, [r0, #0]
 800d990:	2000      	movs	r0, #0
 800d992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d996:	4834      	ldr	r0, [pc, #208]	@ (800da68 <_strtol_l.isra.0+0xf0>)
 800d998:	460d      	mov	r5, r1
 800d99a:	462a      	mov	r2, r5
 800d99c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9a0:	5d06      	ldrb	r6, [r0, r4]
 800d9a2:	f016 0608 	ands.w	r6, r6, #8
 800d9a6:	d1f8      	bne.n	800d99a <_strtol_l.isra.0+0x22>
 800d9a8:	2c2d      	cmp	r4, #45	@ 0x2d
 800d9aa:	d110      	bne.n	800d9ce <_strtol_l.isra.0+0x56>
 800d9ac:	782c      	ldrb	r4, [r5, #0]
 800d9ae:	2601      	movs	r6, #1
 800d9b0:	1c95      	adds	r5, r2, #2
 800d9b2:	f033 0210 	bics.w	r2, r3, #16
 800d9b6:	d115      	bne.n	800d9e4 <_strtol_l.isra.0+0x6c>
 800d9b8:	2c30      	cmp	r4, #48	@ 0x30
 800d9ba:	d10d      	bne.n	800d9d8 <_strtol_l.isra.0+0x60>
 800d9bc:	782a      	ldrb	r2, [r5, #0]
 800d9be:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d9c2:	2a58      	cmp	r2, #88	@ 0x58
 800d9c4:	d108      	bne.n	800d9d8 <_strtol_l.isra.0+0x60>
 800d9c6:	786c      	ldrb	r4, [r5, #1]
 800d9c8:	3502      	adds	r5, #2
 800d9ca:	2310      	movs	r3, #16
 800d9cc:	e00a      	b.n	800d9e4 <_strtol_l.isra.0+0x6c>
 800d9ce:	2c2b      	cmp	r4, #43	@ 0x2b
 800d9d0:	bf04      	itt	eq
 800d9d2:	782c      	ldrbeq	r4, [r5, #0]
 800d9d4:	1c95      	addeq	r5, r2, #2
 800d9d6:	e7ec      	b.n	800d9b2 <_strtol_l.isra.0+0x3a>
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d1f6      	bne.n	800d9ca <_strtol_l.isra.0+0x52>
 800d9dc:	2c30      	cmp	r4, #48	@ 0x30
 800d9de:	bf14      	ite	ne
 800d9e0:	230a      	movne	r3, #10
 800d9e2:	2308      	moveq	r3, #8
 800d9e4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d9e8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	fbbc f9f3 	udiv	r9, ip, r3
 800d9f2:	4610      	mov	r0, r2
 800d9f4:	fb03 ca19 	mls	sl, r3, r9, ip
 800d9f8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d9fc:	2f09      	cmp	r7, #9
 800d9fe:	d80f      	bhi.n	800da20 <_strtol_l.isra.0+0xa8>
 800da00:	463c      	mov	r4, r7
 800da02:	42a3      	cmp	r3, r4
 800da04:	dd1b      	ble.n	800da3e <_strtol_l.isra.0+0xc6>
 800da06:	1c57      	adds	r7, r2, #1
 800da08:	d007      	beq.n	800da1a <_strtol_l.isra.0+0xa2>
 800da0a:	4581      	cmp	r9, r0
 800da0c:	d314      	bcc.n	800da38 <_strtol_l.isra.0+0xc0>
 800da0e:	d101      	bne.n	800da14 <_strtol_l.isra.0+0x9c>
 800da10:	45a2      	cmp	sl, r4
 800da12:	db11      	blt.n	800da38 <_strtol_l.isra.0+0xc0>
 800da14:	fb00 4003 	mla	r0, r0, r3, r4
 800da18:	2201      	movs	r2, #1
 800da1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da1e:	e7eb      	b.n	800d9f8 <_strtol_l.isra.0+0x80>
 800da20:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800da24:	2f19      	cmp	r7, #25
 800da26:	d801      	bhi.n	800da2c <_strtol_l.isra.0+0xb4>
 800da28:	3c37      	subs	r4, #55	@ 0x37
 800da2a:	e7ea      	b.n	800da02 <_strtol_l.isra.0+0x8a>
 800da2c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800da30:	2f19      	cmp	r7, #25
 800da32:	d804      	bhi.n	800da3e <_strtol_l.isra.0+0xc6>
 800da34:	3c57      	subs	r4, #87	@ 0x57
 800da36:	e7e4      	b.n	800da02 <_strtol_l.isra.0+0x8a>
 800da38:	f04f 32ff 	mov.w	r2, #4294967295
 800da3c:	e7ed      	b.n	800da1a <_strtol_l.isra.0+0xa2>
 800da3e:	1c53      	adds	r3, r2, #1
 800da40:	d108      	bne.n	800da54 <_strtol_l.isra.0+0xdc>
 800da42:	2322      	movs	r3, #34	@ 0x22
 800da44:	f8ce 3000 	str.w	r3, [lr]
 800da48:	4660      	mov	r0, ip
 800da4a:	f1b8 0f00 	cmp.w	r8, #0
 800da4e:	d0a0      	beq.n	800d992 <_strtol_l.isra.0+0x1a>
 800da50:	1e69      	subs	r1, r5, #1
 800da52:	e006      	b.n	800da62 <_strtol_l.isra.0+0xea>
 800da54:	b106      	cbz	r6, 800da58 <_strtol_l.isra.0+0xe0>
 800da56:	4240      	negs	r0, r0
 800da58:	f1b8 0f00 	cmp.w	r8, #0
 800da5c:	d099      	beq.n	800d992 <_strtol_l.isra.0+0x1a>
 800da5e:	2a00      	cmp	r2, #0
 800da60:	d1f6      	bne.n	800da50 <_strtol_l.isra.0+0xd8>
 800da62:	f8c8 1000 	str.w	r1, [r8]
 800da66:	e794      	b.n	800d992 <_strtol_l.isra.0+0x1a>
 800da68:	0803cce5 	.word	0x0803cce5

0800da6c <_strtol_r>:
 800da6c:	f7ff bf84 	b.w	800d978 <_strtol_l.isra.0>

0800da70 <strtol>:
 800da70:	4613      	mov	r3, r2
 800da72:	460a      	mov	r2, r1
 800da74:	4601      	mov	r1, r0
 800da76:	4802      	ldr	r0, [pc, #8]	@ (800da80 <strtol+0x10>)
 800da78:	6800      	ldr	r0, [r0, #0]
 800da7a:	f7ff bf7d 	b.w	800d978 <_strtol_l.isra.0>
 800da7e:	bf00      	nop
 800da80:	20000060 	.word	0x20000060

0800da84 <__cvt>:
 800da84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da88:	ec57 6b10 	vmov	r6, r7, d0
 800da8c:	2f00      	cmp	r7, #0
 800da8e:	460c      	mov	r4, r1
 800da90:	4619      	mov	r1, r3
 800da92:	463b      	mov	r3, r7
 800da94:	bfbb      	ittet	lt
 800da96:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800da9a:	461f      	movlt	r7, r3
 800da9c:	2300      	movge	r3, #0
 800da9e:	232d      	movlt	r3, #45	@ 0x2d
 800daa0:	700b      	strb	r3, [r1, #0]
 800daa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800daa4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800daa8:	4691      	mov	r9, r2
 800daaa:	f023 0820 	bic.w	r8, r3, #32
 800daae:	bfbc      	itt	lt
 800dab0:	4632      	movlt	r2, r6
 800dab2:	4616      	movlt	r6, r2
 800dab4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dab8:	d005      	beq.n	800dac6 <__cvt+0x42>
 800daba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dabe:	d100      	bne.n	800dac2 <__cvt+0x3e>
 800dac0:	3401      	adds	r4, #1
 800dac2:	2102      	movs	r1, #2
 800dac4:	e000      	b.n	800dac8 <__cvt+0x44>
 800dac6:	2103      	movs	r1, #3
 800dac8:	ab03      	add	r3, sp, #12
 800daca:	9301      	str	r3, [sp, #4]
 800dacc:	ab02      	add	r3, sp, #8
 800dace:	9300      	str	r3, [sp, #0]
 800dad0:	ec47 6b10 	vmov	d0, r6, r7
 800dad4:	4653      	mov	r3, sl
 800dad6:	4622      	mov	r2, r4
 800dad8:	f001 f906 	bl	800ece8 <_dtoa_r>
 800dadc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dae0:	4605      	mov	r5, r0
 800dae2:	d119      	bne.n	800db18 <__cvt+0x94>
 800dae4:	f019 0f01 	tst.w	r9, #1
 800dae8:	d00e      	beq.n	800db08 <__cvt+0x84>
 800daea:	eb00 0904 	add.w	r9, r0, r4
 800daee:	2200      	movs	r2, #0
 800daf0:	2300      	movs	r3, #0
 800daf2:	4630      	mov	r0, r6
 800daf4:	4639      	mov	r1, r7
 800daf6:	f7f2 fff7 	bl	8000ae8 <__aeabi_dcmpeq>
 800dafa:	b108      	cbz	r0, 800db00 <__cvt+0x7c>
 800dafc:	f8cd 900c 	str.w	r9, [sp, #12]
 800db00:	2230      	movs	r2, #48	@ 0x30
 800db02:	9b03      	ldr	r3, [sp, #12]
 800db04:	454b      	cmp	r3, r9
 800db06:	d31e      	bcc.n	800db46 <__cvt+0xc2>
 800db08:	9b03      	ldr	r3, [sp, #12]
 800db0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db0c:	1b5b      	subs	r3, r3, r5
 800db0e:	4628      	mov	r0, r5
 800db10:	6013      	str	r3, [r2, #0]
 800db12:	b004      	add	sp, #16
 800db14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800db1c:	eb00 0904 	add.w	r9, r0, r4
 800db20:	d1e5      	bne.n	800daee <__cvt+0x6a>
 800db22:	7803      	ldrb	r3, [r0, #0]
 800db24:	2b30      	cmp	r3, #48	@ 0x30
 800db26:	d10a      	bne.n	800db3e <__cvt+0xba>
 800db28:	2200      	movs	r2, #0
 800db2a:	2300      	movs	r3, #0
 800db2c:	4630      	mov	r0, r6
 800db2e:	4639      	mov	r1, r7
 800db30:	f7f2 ffda 	bl	8000ae8 <__aeabi_dcmpeq>
 800db34:	b918      	cbnz	r0, 800db3e <__cvt+0xba>
 800db36:	f1c4 0401 	rsb	r4, r4, #1
 800db3a:	f8ca 4000 	str.w	r4, [sl]
 800db3e:	f8da 3000 	ldr.w	r3, [sl]
 800db42:	4499      	add	r9, r3
 800db44:	e7d3      	b.n	800daee <__cvt+0x6a>
 800db46:	1c59      	adds	r1, r3, #1
 800db48:	9103      	str	r1, [sp, #12]
 800db4a:	701a      	strb	r2, [r3, #0]
 800db4c:	e7d9      	b.n	800db02 <__cvt+0x7e>

0800db4e <__exponent>:
 800db4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db50:	2900      	cmp	r1, #0
 800db52:	bfba      	itte	lt
 800db54:	4249      	neglt	r1, r1
 800db56:	232d      	movlt	r3, #45	@ 0x2d
 800db58:	232b      	movge	r3, #43	@ 0x2b
 800db5a:	2909      	cmp	r1, #9
 800db5c:	7002      	strb	r2, [r0, #0]
 800db5e:	7043      	strb	r3, [r0, #1]
 800db60:	dd29      	ble.n	800dbb6 <__exponent+0x68>
 800db62:	f10d 0307 	add.w	r3, sp, #7
 800db66:	461d      	mov	r5, r3
 800db68:	270a      	movs	r7, #10
 800db6a:	461a      	mov	r2, r3
 800db6c:	fbb1 f6f7 	udiv	r6, r1, r7
 800db70:	fb07 1416 	mls	r4, r7, r6, r1
 800db74:	3430      	adds	r4, #48	@ 0x30
 800db76:	f802 4c01 	strb.w	r4, [r2, #-1]
 800db7a:	460c      	mov	r4, r1
 800db7c:	2c63      	cmp	r4, #99	@ 0x63
 800db7e:	f103 33ff 	add.w	r3, r3, #4294967295
 800db82:	4631      	mov	r1, r6
 800db84:	dcf1      	bgt.n	800db6a <__exponent+0x1c>
 800db86:	3130      	adds	r1, #48	@ 0x30
 800db88:	1e94      	subs	r4, r2, #2
 800db8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800db8e:	1c41      	adds	r1, r0, #1
 800db90:	4623      	mov	r3, r4
 800db92:	42ab      	cmp	r3, r5
 800db94:	d30a      	bcc.n	800dbac <__exponent+0x5e>
 800db96:	f10d 0309 	add.w	r3, sp, #9
 800db9a:	1a9b      	subs	r3, r3, r2
 800db9c:	42ac      	cmp	r4, r5
 800db9e:	bf88      	it	hi
 800dba0:	2300      	movhi	r3, #0
 800dba2:	3302      	adds	r3, #2
 800dba4:	4403      	add	r3, r0
 800dba6:	1a18      	subs	r0, r3, r0
 800dba8:	b003      	add	sp, #12
 800dbaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbac:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dbb0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dbb4:	e7ed      	b.n	800db92 <__exponent+0x44>
 800dbb6:	2330      	movs	r3, #48	@ 0x30
 800dbb8:	3130      	adds	r1, #48	@ 0x30
 800dbba:	7083      	strb	r3, [r0, #2]
 800dbbc:	70c1      	strb	r1, [r0, #3]
 800dbbe:	1d03      	adds	r3, r0, #4
 800dbc0:	e7f1      	b.n	800dba6 <__exponent+0x58>
	...

0800dbc4 <_printf_float>:
 800dbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc8:	b08d      	sub	sp, #52	@ 0x34
 800dbca:	460c      	mov	r4, r1
 800dbcc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dbd0:	4616      	mov	r6, r2
 800dbd2:	461f      	mov	r7, r3
 800dbd4:	4605      	mov	r5, r0
 800dbd6:	f000 ff61 	bl	800ea9c <_localeconv_r>
 800dbda:	6803      	ldr	r3, [r0, #0]
 800dbdc:	9304      	str	r3, [sp, #16]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7f2 fb56 	bl	8000290 <strlen>
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbe8:	f8d8 3000 	ldr.w	r3, [r8]
 800dbec:	9005      	str	r0, [sp, #20]
 800dbee:	3307      	adds	r3, #7
 800dbf0:	f023 0307 	bic.w	r3, r3, #7
 800dbf4:	f103 0208 	add.w	r2, r3, #8
 800dbf8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dbfc:	f8d4 b000 	ldr.w	fp, [r4]
 800dc00:	f8c8 2000 	str.w	r2, [r8]
 800dc04:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc08:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dc0c:	9307      	str	r3, [sp, #28]
 800dc0e:	f8cd 8018 	str.w	r8, [sp, #24]
 800dc12:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dc16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc1a:	4b9c      	ldr	r3, [pc, #624]	@ (800de8c <_printf_float+0x2c8>)
 800dc1c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc20:	f7f2 ff94 	bl	8000b4c <__aeabi_dcmpun>
 800dc24:	bb70      	cbnz	r0, 800dc84 <_printf_float+0xc0>
 800dc26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc2a:	4b98      	ldr	r3, [pc, #608]	@ (800de8c <_printf_float+0x2c8>)
 800dc2c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc30:	f7f2 ff6e 	bl	8000b10 <__aeabi_dcmple>
 800dc34:	bb30      	cbnz	r0, 800dc84 <_printf_float+0xc0>
 800dc36:	2200      	movs	r2, #0
 800dc38:	2300      	movs	r3, #0
 800dc3a:	4640      	mov	r0, r8
 800dc3c:	4649      	mov	r1, r9
 800dc3e:	f7f2 ff5d 	bl	8000afc <__aeabi_dcmplt>
 800dc42:	b110      	cbz	r0, 800dc4a <_printf_float+0x86>
 800dc44:	232d      	movs	r3, #45	@ 0x2d
 800dc46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc4a:	4a91      	ldr	r2, [pc, #580]	@ (800de90 <_printf_float+0x2cc>)
 800dc4c:	4b91      	ldr	r3, [pc, #580]	@ (800de94 <_printf_float+0x2d0>)
 800dc4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dc52:	bf8c      	ite	hi
 800dc54:	4690      	movhi	r8, r2
 800dc56:	4698      	movls	r8, r3
 800dc58:	2303      	movs	r3, #3
 800dc5a:	6123      	str	r3, [r4, #16]
 800dc5c:	f02b 0304 	bic.w	r3, fp, #4
 800dc60:	6023      	str	r3, [r4, #0]
 800dc62:	f04f 0900 	mov.w	r9, #0
 800dc66:	9700      	str	r7, [sp, #0]
 800dc68:	4633      	mov	r3, r6
 800dc6a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dc6c:	4621      	mov	r1, r4
 800dc6e:	4628      	mov	r0, r5
 800dc70:	f000 f9d2 	bl	800e018 <_printf_common>
 800dc74:	3001      	adds	r0, #1
 800dc76:	f040 808d 	bne.w	800dd94 <_printf_float+0x1d0>
 800dc7a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc7e:	b00d      	add	sp, #52	@ 0x34
 800dc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc84:	4642      	mov	r2, r8
 800dc86:	464b      	mov	r3, r9
 800dc88:	4640      	mov	r0, r8
 800dc8a:	4649      	mov	r1, r9
 800dc8c:	f7f2 ff5e 	bl	8000b4c <__aeabi_dcmpun>
 800dc90:	b140      	cbz	r0, 800dca4 <_printf_float+0xe0>
 800dc92:	464b      	mov	r3, r9
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	bfbc      	itt	lt
 800dc98:	232d      	movlt	r3, #45	@ 0x2d
 800dc9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dc9e:	4a7e      	ldr	r2, [pc, #504]	@ (800de98 <_printf_float+0x2d4>)
 800dca0:	4b7e      	ldr	r3, [pc, #504]	@ (800de9c <_printf_float+0x2d8>)
 800dca2:	e7d4      	b.n	800dc4e <_printf_float+0x8a>
 800dca4:	6863      	ldr	r3, [r4, #4]
 800dca6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dcaa:	9206      	str	r2, [sp, #24]
 800dcac:	1c5a      	adds	r2, r3, #1
 800dcae:	d13b      	bne.n	800dd28 <_printf_float+0x164>
 800dcb0:	2306      	movs	r3, #6
 800dcb2:	6063      	str	r3, [r4, #4]
 800dcb4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dcb8:	2300      	movs	r3, #0
 800dcba:	6022      	str	r2, [r4, #0]
 800dcbc:	9303      	str	r3, [sp, #12]
 800dcbe:	ab0a      	add	r3, sp, #40	@ 0x28
 800dcc0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dcc4:	ab09      	add	r3, sp, #36	@ 0x24
 800dcc6:	9300      	str	r3, [sp, #0]
 800dcc8:	6861      	ldr	r1, [r4, #4]
 800dcca:	ec49 8b10 	vmov	d0, r8, r9
 800dcce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dcd2:	4628      	mov	r0, r5
 800dcd4:	f7ff fed6 	bl	800da84 <__cvt>
 800dcd8:	9b06      	ldr	r3, [sp, #24]
 800dcda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dcdc:	2b47      	cmp	r3, #71	@ 0x47
 800dcde:	4680      	mov	r8, r0
 800dce0:	d129      	bne.n	800dd36 <_printf_float+0x172>
 800dce2:	1cc8      	adds	r0, r1, #3
 800dce4:	db02      	blt.n	800dcec <_printf_float+0x128>
 800dce6:	6863      	ldr	r3, [r4, #4]
 800dce8:	4299      	cmp	r1, r3
 800dcea:	dd41      	ble.n	800dd70 <_printf_float+0x1ac>
 800dcec:	f1aa 0a02 	sub.w	sl, sl, #2
 800dcf0:	fa5f fa8a 	uxtb.w	sl, sl
 800dcf4:	3901      	subs	r1, #1
 800dcf6:	4652      	mov	r2, sl
 800dcf8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dcfc:	9109      	str	r1, [sp, #36]	@ 0x24
 800dcfe:	f7ff ff26 	bl	800db4e <__exponent>
 800dd02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd04:	1813      	adds	r3, r2, r0
 800dd06:	2a01      	cmp	r2, #1
 800dd08:	4681      	mov	r9, r0
 800dd0a:	6123      	str	r3, [r4, #16]
 800dd0c:	dc02      	bgt.n	800dd14 <_printf_float+0x150>
 800dd0e:	6822      	ldr	r2, [r4, #0]
 800dd10:	07d2      	lsls	r2, r2, #31
 800dd12:	d501      	bpl.n	800dd18 <_printf_float+0x154>
 800dd14:	3301      	adds	r3, #1
 800dd16:	6123      	str	r3, [r4, #16]
 800dd18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d0a2      	beq.n	800dc66 <_printf_float+0xa2>
 800dd20:	232d      	movs	r3, #45	@ 0x2d
 800dd22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd26:	e79e      	b.n	800dc66 <_printf_float+0xa2>
 800dd28:	9a06      	ldr	r2, [sp, #24]
 800dd2a:	2a47      	cmp	r2, #71	@ 0x47
 800dd2c:	d1c2      	bne.n	800dcb4 <_printf_float+0xf0>
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d1c0      	bne.n	800dcb4 <_printf_float+0xf0>
 800dd32:	2301      	movs	r3, #1
 800dd34:	e7bd      	b.n	800dcb2 <_printf_float+0xee>
 800dd36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dd3a:	d9db      	bls.n	800dcf4 <_printf_float+0x130>
 800dd3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dd40:	d118      	bne.n	800dd74 <_printf_float+0x1b0>
 800dd42:	2900      	cmp	r1, #0
 800dd44:	6863      	ldr	r3, [r4, #4]
 800dd46:	dd0b      	ble.n	800dd60 <_printf_float+0x19c>
 800dd48:	6121      	str	r1, [r4, #16]
 800dd4a:	b913      	cbnz	r3, 800dd52 <_printf_float+0x18e>
 800dd4c:	6822      	ldr	r2, [r4, #0]
 800dd4e:	07d0      	lsls	r0, r2, #31
 800dd50:	d502      	bpl.n	800dd58 <_printf_float+0x194>
 800dd52:	3301      	adds	r3, #1
 800dd54:	440b      	add	r3, r1
 800dd56:	6123      	str	r3, [r4, #16]
 800dd58:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dd5a:	f04f 0900 	mov.w	r9, #0
 800dd5e:	e7db      	b.n	800dd18 <_printf_float+0x154>
 800dd60:	b913      	cbnz	r3, 800dd68 <_printf_float+0x1a4>
 800dd62:	6822      	ldr	r2, [r4, #0]
 800dd64:	07d2      	lsls	r2, r2, #31
 800dd66:	d501      	bpl.n	800dd6c <_printf_float+0x1a8>
 800dd68:	3302      	adds	r3, #2
 800dd6a:	e7f4      	b.n	800dd56 <_printf_float+0x192>
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	e7f2      	b.n	800dd56 <_printf_float+0x192>
 800dd70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dd74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd76:	4299      	cmp	r1, r3
 800dd78:	db05      	blt.n	800dd86 <_printf_float+0x1c2>
 800dd7a:	6823      	ldr	r3, [r4, #0]
 800dd7c:	6121      	str	r1, [r4, #16]
 800dd7e:	07d8      	lsls	r0, r3, #31
 800dd80:	d5ea      	bpl.n	800dd58 <_printf_float+0x194>
 800dd82:	1c4b      	adds	r3, r1, #1
 800dd84:	e7e7      	b.n	800dd56 <_printf_float+0x192>
 800dd86:	2900      	cmp	r1, #0
 800dd88:	bfd4      	ite	le
 800dd8a:	f1c1 0202 	rsble	r2, r1, #2
 800dd8e:	2201      	movgt	r2, #1
 800dd90:	4413      	add	r3, r2
 800dd92:	e7e0      	b.n	800dd56 <_printf_float+0x192>
 800dd94:	6823      	ldr	r3, [r4, #0]
 800dd96:	055a      	lsls	r2, r3, #21
 800dd98:	d407      	bmi.n	800ddaa <_printf_float+0x1e6>
 800dd9a:	6923      	ldr	r3, [r4, #16]
 800dd9c:	4642      	mov	r2, r8
 800dd9e:	4631      	mov	r1, r6
 800dda0:	4628      	mov	r0, r5
 800dda2:	47b8      	blx	r7
 800dda4:	3001      	adds	r0, #1
 800dda6:	d12b      	bne.n	800de00 <_printf_float+0x23c>
 800dda8:	e767      	b.n	800dc7a <_printf_float+0xb6>
 800ddaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ddae:	f240 80dd 	bls.w	800df6c <_printf_float+0x3a8>
 800ddb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	2300      	movs	r3, #0
 800ddba:	f7f2 fe95 	bl	8000ae8 <__aeabi_dcmpeq>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	d033      	beq.n	800de2a <_printf_float+0x266>
 800ddc2:	4a37      	ldr	r2, [pc, #220]	@ (800dea0 <_printf_float+0x2dc>)
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	4631      	mov	r1, r6
 800ddc8:	4628      	mov	r0, r5
 800ddca:	47b8      	blx	r7
 800ddcc:	3001      	adds	r0, #1
 800ddce:	f43f af54 	beq.w	800dc7a <_printf_float+0xb6>
 800ddd2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ddd6:	4543      	cmp	r3, r8
 800ddd8:	db02      	blt.n	800dde0 <_printf_float+0x21c>
 800ddda:	6823      	ldr	r3, [r4, #0]
 800dddc:	07d8      	lsls	r0, r3, #31
 800ddde:	d50f      	bpl.n	800de00 <_printf_float+0x23c>
 800dde0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dde4:	4631      	mov	r1, r6
 800dde6:	4628      	mov	r0, r5
 800dde8:	47b8      	blx	r7
 800ddea:	3001      	adds	r0, #1
 800ddec:	f43f af45 	beq.w	800dc7a <_printf_float+0xb6>
 800ddf0:	f04f 0900 	mov.w	r9, #0
 800ddf4:	f108 38ff 	add.w	r8, r8, #4294967295
 800ddf8:	f104 0a1a 	add.w	sl, r4, #26
 800ddfc:	45c8      	cmp	r8, r9
 800ddfe:	dc09      	bgt.n	800de14 <_printf_float+0x250>
 800de00:	6823      	ldr	r3, [r4, #0]
 800de02:	079b      	lsls	r3, r3, #30
 800de04:	f100 8103 	bmi.w	800e00e <_printf_float+0x44a>
 800de08:	68e0      	ldr	r0, [r4, #12]
 800de0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de0c:	4298      	cmp	r0, r3
 800de0e:	bfb8      	it	lt
 800de10:	4618      	movlt	r0, r3
 800de12:	e734      	b.n	800dc7e <_printf_float+0xba>
 800de14:	2301      	movs	r3, #1
 800de16:	4652      	mov	r2, sl
 800de18:	4631      	mov	r1, r6
 800de1a:	4628      	mov	r0, r5
 800de1c:	47b8      	blx	r7
 800de1e:	3001      	adds	r0, #1
 800de20:	f43f af2b 	beq.w	800dc7a <_printf_float+0xb6>
 800de24:	f109 0901 	add.w	r9, r9, #1
 800de28:	e7e8      	b.n	800ddfc <_printf_float+0x238>
 800de2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	dc39      	bgt.n	800dea4 <_printf_float+0x2e0>
 800de30:	4a1b      	ldr	r2, [pc, #108]	@ (800dea0 <_printf_float+0x2dc>)
 800de32:	2301      	movs	r3, #1
 800de34:	4631      	mov	r1, r6
 800de36:	4628      	mov	r0, r5
 800de38:	47b8      	blx	r7
 800de3a:	3001      	adds	r0, #1
 800de3c:	f43f af1d 	beq.w	800dc7a <_printf_float+0xb6>
 800de40:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800de44:	ea59 0303 	orrs.w	r3, r9, r3
 800de48:	d102      	bne.n	800de50 <_printf_float+0x28c>
 800de4a:	6823      	ldr	r3, [r4, #0]
 800de4c:	07d9      	lsls	r1, r3, #31
 800de4e:	d5d7      	bpl.n	800de00 <_printf_float+0x23c>
 800de50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de54:	4631      	mov	r1, r6
 800de56:	4628      	mov	r0, r5
 800de58:	47b8      	blx	r7
 800de5a:	3001      	adds	r0, #1
 800de5c:	f43f af0d 	beq.w	800dc7a <_printf_float+0xb6>
 800de60:	f04f 0a00 	mov.w	sl, #0
 800de64:	f104 0b1a 	add.w	fp, r4, #26
 800de68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de6a:	425b      	negs	r3, r3
 800de6c:	4553      	cmp	r3, sl
 800de6e:	dc01      	bgt.n	800de74 <_printf_float+0x2b0>
 800de70:	464b      	mov	r3, r9
 800de72:	e793      	b.n	800dd9c <_printf_float+0x1d8>
 800de74:	2301      	movs	r3, #1
 800de76:	465a      	mov	r2, fp
 800de78:	4631      	mov	r1, r6
 800de7a:	4628      	mov	r0, r5
 800de7c:	47b8      	blx	r7
 800de7e:	3001      	adds	r0, #1
 800de80:	f43f aefb 	beq.w	800dc7a <_printf_float+0xb6>
 800de84:	f10a 0a01 	add.w	sl, sl, #1
 800de88:	e7ee      	b.n	800de68 <_printf_float+0x2a4>
 800de8a:	bf00      	nop
 800de8c:	7fefffff 	.word	0x7fefffff
 800de90:	0803cde9 	.word	0x0803cde9
 800de94:	0803cde5 	.word	0x0803cde5
 800de98:	0803cdf1 	.word	0x0803cdf1
 800de9c:	0803cded 	.word	0x0803cded
 800dea0:	0803cdf5 	.word	0x0803cdf5
 800dea4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dea6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800deaa:	4553      	cmp	r3, sl
 800deac:	bfa8      	it	ge
 800deae:	4653      	movge	r3, sl
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	4699      	mov	r9, r3
 800deb4:	dc36      	bgt.n	800df24 <_printf_float+0x360>
 800deb6:	f04f 0b00 	mov.w	fp, #0
 800deba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800debe:	f104 021a 	add.w	r2, r4, #26
 800dec2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dec4:	9306      	str	r3, [sp, #24]
 800dec6:	eba3 0309 	sub.w	r3, r3, r9
 800deca:	455b      	cmp	r3, fp
 800decc:	dc31      	bgt.n	800df32 <_printf_float+0x36e>
 800dece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ded0:	459a      	cmp	sl, r3
 800ded2:	dc3a      	bgt.n	800df4a <_printf_float+0x386>
 800ded4:	6823      	ldr	r3, [r4, #0]
 800ded6:	07da      	lsls	r2, r3, #31
 800ded8:	d437      	bmi.n	800df4a <_printf_float+0x386>
 800deda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dedc:	ebaa 0903 	sub.w	r9, sl, r3
 800dee0:	9b06      	ldr	r3, [sp, #24]
 800dee2:	ebaa 0303 	sub.w	r3, sl, r3
 800dee6:	4599      	cmp	r9, r3
 800dee8:	bfa8      	it	ge
 800deea:	4699      	movge	r9, r3
 800deec:	f1b9 0f00 	cmp.w	r9, #0
 800def0:	dc33      	bgt.n	800df5a <_printf_float+0x396>
 800def2:	f04f 0800 	mov.w	r8, #0
 800def6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800defa:	f104 0b1a 	add.w	fp, r4, #26
 800defe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df00:	ebaa 0303 	sub.w	r3, sl, r3
 800df04:	eba3 0309 	sub.w	r3, r3, r9
 800df08:	4543      	cmp	r3, r8
 800df0a:	f77f af79 	ble.w	800de00 <_printf_float+0x23c>
 800df0e:	2301      	movs	r3, #1
 800df10:	465a      	mov	r2, fp
 800df12:	4631      	mov	r1, r6
 800df14:	4628      	mov	r0, r5
 800df16:	47b8      	blx	r7
 800df18:	3001      	adds	r0, #1
 800df1a:	f43f aeae 	beq.w	800dc7a <_printf_float+0xb6>
 800df1e:	f108 0801 	add.w	r8, r8, #1
 800df22:	e7ec      	b.n	800defe <_printf_float+0x33a>
 800df24:	4642      	mov	r2, r8
 800df26:	4631      	mov	r1, r6
 800df28:	4628      	mov	r0, r5
 800df2a:	47b8      	blx	r7
 800df2c:	3001      	adds	r0, #1
 800df2e:	d1c2      	bne.n	800deb6 <_printf_float+0x2f2>
 800df30:	e6a3      	b.n	800dc7a <_printf_float+0xb6>
 800df32:	2301      	movs	r3, #1
 800df34:	4631      	mov	r1, r6
 800df36:	4628      	mov	r0, r5
 800df38:	9206      	str	r2, [sp, #24]
 800df3a:	47b8      	blx	r7
 800df3c:	3001      	adds	r0, #1
 800df3e:	f43f ae9c 	beq.w	800dc7a <_printf_float+0xb6>
 800df42:	9a06      	ldr	r2, [sp, #24]
 800df44:	f10b 0b01 	add.w	fp, fp, #1
 800df48:	e7bb      	b.n	800dec2 <_printf_float+0x2fe>
 800df4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df4e:	4631      	mov	r1, r6
 800df50:	4628      	mov	r0, r5
 800df52:	47b8      	blx	r7
 800df54:	3001      	adds	r0, #1
 800df56:	d1c0      	bne.n	800deda <_printf_float+0x316>
 800df58:	e68f      	b.n	800dc7a <_printf_float+0xb6>
 800df5a:	9a06      	ldr	r2, [sp, #24]
 800df5c:	464b      	mov	r3, r9
 800df5e:	4442      	add	r2, r8
 800df60:	4631      	mov	r1, r6
 800df62:	4628      	mov	r0, r5
 800df64:	47b8      	blx	r7
 800df66:	3001      	adds	r0, #1
 800df68:	d1c3      	bne.n	800def2 <_printf_float+0x32e>
 800df6a:	e686      	b.n	800dc7a <_printf_float+0xb6>
 800df6c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df70:	f1ba 0f01 	cmp.w	sl, #1
 800df74:	dc01      	bgt.n	800df7a <_printf_float+0x3b6>
 800df76:	07db      	lsls	r3, r3, #31
 800df78:	d536      	bpl.n	800dfe8 <_printf_float+0x424>
 800df7a:	2301      	movs	r3, #1
 800df7c:	4642      	mov	r2, r8
 800df7e:	4631      	mov	r1, r6
 800df80:	4628      	mov	r0, r5
 800df82:	47b8      	blx	r7
 800df84:	3001      	adds	r0, #1
 800df86:	f43f ae78 	beq.w	800dc7a <_printf_float+0xb6>
 800df8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df8e:	4631      	mov	r1, r6
 800df90:	4628      	mov	r0, r5
 800df92:	47b8      	blx	r7
 800df94:	3001      	adds	r0, #1
 800df96:	f43f ae70 	beq.w	800dc7a <_printf_float+0xb6>
 800df9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800df9e:	2200      	movs	r2, #0
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dfa6:	f7f2 fd9f 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfaa:	b9c0      	cbnz	r0, 800dfde <_printf_float+0x41a>
 800dfac:	4653      	mov	r3, sl
 800dfae:	f108 0201 	add.w	r2, r8, #1
 800dfb2:	4631      	mov	r1, r6
 800dfb4:	4628      	mov	r0, r5
 800dfb6:	47b8      	blx	r7
 800dfb8:	3001      	adds	r0, #1
 800dfba:	d10c      	bne.n	800dfd6 <_printf_float+0x412>
 800dfbc:	e65d      	b.n	800dc7a <_printf_float+0xb6>
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	465a      	mov	r2, fp
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	47b8      	blx	r7
 800dfc8:	3001      	adds	r0, #1
 800dfca:	f43f ae56 	beq.w	800dc7a <_printf_float+0xb6>
 800dfce:	f108 0801 	add.w	r8, r8, #1
 800dfd2:	45d0      	cmp	r8, sl
 800dfd4:	dbf3      	blt.n	800dfbe <_printf_float+0x3fa>
 800dfd6:	464b      	mov	r3, r9
 800dfd8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dfdc:	e6df      	b.n	800dd9e <_printf_float+0x1da>
 800dfde:	f04f 0800 	mov.w	r8, #0
 800dfe2:	f104 0b1a 	add.w	fp, r4, #26
 800dfe6:	e7f4      	b.n	800dfd2 <_printf_float+0x40e>
 800dfe8:	2301      	movs	r3, #1
 800dfea:	4642      	mov	r2, r8
 800dfec:	e7e1      	b.n	800dfb2 <_printf_float+0x3ee>
 800dfee:	2301      	movs	r3, #1
 800dff0:	464a      	mov	r2, r9
 800dff2:	4631      	mov	r1, r6
 800dff4:	4628      	mov	r0, r5
 800dff6:	47b8      	blx	r7
 800dff8:	3001      	adds	r0, #1
 800dffa:	f43f ae3e 	beq.w	800dc7a <_printf_float+0xb6>
 800dffe:	f108 0801 	add.w	r8, r8, #1
 800e002:	68e3      	ldr	r3, [r4, #12]
 800e004:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e006:	1a5b      	subs	r3, r3, r1
 800e008:	4543      	cmp	r3, r8
 800e00a:	dcf0      	bgt.n	800dfee <_printf_float+0x42a>
 800e00c:	e6fc      	b.n	800de08 <_printf_float+0x244>
 800e00e:	f04f 0800 	mov.w	r8, #0
 800e012:	f104 0919 	add.w	r9, r4, #25
 800e016:	e7f4      	b.n	800e002 <_printf_float+0x43e>

0800e018 <_printf_common>:
 800e018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e01c:	4616      	mov	r6, r2
 800e01e:	4698      	mov	r8, r3
 800e020:	688a      	ldr	r2, [r1, #8]
 800e022:	690b      	ldr	r3, [r1, #16]
 800e024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e028:	4293      	cmp	r3, r2
 800e02a:	bfb8      	it	lt
 800e02c:	4613      	movlt	r3, r2
 800e02e:	6033      	str	r3, [r6, #0]
 800e030:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e034:	4607      	mov	r7, r0
 800e036:	460c      	mov	r4, r1
 800e038:	b10a      	cbz	r2, 800e03e <_printf_common+0x26>
 800e03a:	3301      	adds	r3, #1
 800e03c:	6033      	str	r3, [r6, #0]
 800e03e:	6823      	ldr	r3, [r4, #0]
 800e040:	0699      	lsls	r1, r3, #26
 800e042:	bf42      	ittt	mi
 800e044:	6833      	ldrmi	r3, [r6, #0]
 800e046:	3302      	addmi	r3, #2
 800e048:	6033      	strmi	r3, [r6, #0]
 800e04a:	6825      	ldr	r5, [r4, #0]
 800e04c:	f015 0506 	ands.w	r5, r5, #6
 800e050:	d106      	bne.n	800e060 <_printf_common+0x48>
 800e052:	f104 0a19 	add.w	sl, r4, #25
 800e056:	68e3      	ldr	r3, [r4, #12]
 800e058:	6832      	ldr	r2, [r6, #0]
 800e05a:	1a9b      	subs	r3, r3, r2
 800e05c:	42ab      	cmp	r3, r5
 800e05e:	dc26      	bgt.n	800e0ae <_printf_common+0x96>
 800e060:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e064:	6822      	ldr	r2, [r4, #0]
 800e066:	3b00      	subs	r3, #0
 800e068:	bf18      	it	ne
 800e06a:	2301      	movne	r3, #1
 800e06c:	0692      	lsls	r2, r2, #26
 800e06e:	d42b      	bmi.n	800e0c8 <_printf_common+0xb0>
 800e070:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e074:	4641      	mov	r1, r8
 800e076:	4638      	mov	r0, r7
 800e078:	47c8      	blx	r9
 800e07a:	3001      	adds	r0, #1
 800e07c:	d01e      	beq.n	800e0bc <_printf_common+0xa4>
 800e07e:	6823      	ldr	r3, [r4, #0]
 800e080:	6922      	ldr	r2, [r4, #16]
 800e082:	f003 0306 	and.w	r3, r3, #6
 800e086:	2b04      	cmp	r3, #4
 800e088:	bf02      	ittt	eq
 800e08a:	68e5      	ldreq	r5, [r4, #12]
 800e08c:	6833      	ldreq	r3, [r6, #0]
 800e08e:	1aed      	subeq	r5, r5, r3
 800e090:	68a3      	ldr	r3, [r4, #8]
 800e092:	bf0c      	ite	eq
 800e094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e098:	2500      	movne	r5, #0
 800e09a:	4293      	cmp	r3, r2
 800e09c:	bfc4      	itt	gt
 800e09e:	1a9b      	subgt	r3, r3, r2
 800e0a0:	18ed      	addgt	r5, r5, r3
 800e0a2:	2600      	movs	r6, #0
 800e0a4:	341a      	adds	r4, #26
 800e0a6:	42b5      	cmp	r5, r6
 800e0a8:	d11a      	bne.n	800e0e0 <_printf_common+0xc8>
 800e0aa:	2000      	movs	r0, #0
 800e0ac:	e008      	b.n	800e0c0 <_printf_common+0xa8>
 800e0ae:	2301      	movs	r3, #1
 800e0b0:	4652      	mov	r2, sl
 800e0b2:	4641      	mov	r1, r8
 800e0b4:	4638      	mov	r0, r7
 800e0b6:	47c8      	blx	r9
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d103      	bne.n	800e0c4 <_printf_common+0xac>
 800e0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0c4:	3501      	adds	r5, #1
 800e0c6:	e7c6      	b.n	800e056 <_printf_common+0x3e>
 800e0c8:	18e1      	adds	r1, r4, r3
 800e0ca:	1c5a      	adds	r2, r3, #1
 800e0cc:	2030      	movs	r0, #48	@ 0x30
 800e0ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e0d2:	4422      	add	r2, r4
 800e0d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e0d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e0dc:	3302      	adds	r3, #2
 800e0de:	e7c7      	b.n	800e070 <_printf_common+0x58>
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	4622      	mov	r2, r4
 800e0e4:	4641      	mov	r1, r8
 800e0e6:	4638      	mov	r0, r7
 800e0e8:	47c8      	blx	r9
 800e0ea:	3001      	adds	r0, #1
 800e0ec:	d0e6      	beq.n	800e0bc <_printf_common+0xa4>
 800e0ee:	3601      	adds	r6, #1
 800e0f0:	e7d9      	b.n	800e0a6 <_printf_common+0x8e>
	...

0800e0f4 <_printf_i>:
 800e0f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e0f8:	7e0f      	ldrb	r7, [r1, #24]
 800e0fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e0fc:	2f78      	cmp	r7, #120	@ 0x78
 800e0fe:	4691      	mov	r9, r2
 800e100:	4680      	mov	r8, r0
 800e102:	460c      	mov	r4, r1
 800e104:	469a      	mov	sl, r3
 800e106:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e10a:	d807      	bhi.n	800e11c <_printf_i+0x28>
 800e10c:	2f62      	cmp	r7, #98	@ 0x62
 800e10e:	d80a      	bhi.n	800e126 <_printf_i+0x32>
 800e110:	2f00      	cmp	r7, #0
 800e112:	f000 80d1 	beq.w	800e2b8 <_printf_i+0x1c4>
 800e116:	2f58      	cmp	r7, #88	@ 0x58
 800e118:	f000 80b8 	beq.w	800e28c <_printf_i+0x198>
 800e11c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e120:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e124:	e03a      	b.n	800e19c <_printf_i+0xa8>
 800e126:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e12a:	2b15      	cmp	r3, #21
 800e12c:	d8f6      	bhi.n	800e11c <_printf_i+0x28>
 800e12e:	a101      	add	r1, pc, #4	@ (adr r1, 800e134 <_printf_i+0x40>)
 800e130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e134:	0800e18d 	.word	0x0800e18d
 800e138:	0800e1a1 	.word	0x0800e1a1
 800e13c:	0800e11d 	.word	0x0800e11d
 800e140:	0800e11d 	.word	0x0800e11d
 800e144:	0800e11d 	.word	0x0800e11d
 800e148:	0800e11d 	.word	0x0800e11d
 800e14c:	0800e1a1 	.word	0x0800e1a1
 800e150:	0800e11d 	.word	0x0800e11d
 800e154:	0800e11d 	.word	0x0800e11d
 800e158:	0800e11d 	.word	0x0800e11d
 800e15c:	0800e11d 	.word	0x0800e11d
 800e160:	0800e29f 	.word	0x0800e29f
 800e164:	0800e1cb 	.word	0x0800e1cb
 800e168:	0800e259 	.word	0x0800e259
 800e16c:	0800e11d 	.word	0x0800e11d
 800e170:	0800e11d 	.word	0x0800e11d
 800e174:	0800e2c1 	.word	0x0800e2c1
 800e178:	0800e11d 	.word	0x0800e11d
 800e17c:	0800e1cb 	.word	0x0800e1cb
 800e180:	0800e11d 	.word	0x0800e11d
 800e184:	0800e11d 	.word	0x0800e11d
 800e188:	0800e261 	.word	0x0800e261
 800e18c:	6833      	ldr	r3, [r6, #0]
 800e18e:	1d1a      	adds	r2, r3, #4
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	6032      	str	r2, [r6, #0]
 800e194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e198:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e19c:	2301      	movs	r3, #1
 800e19e:	e09c      	b.n	800e2da <_printf_i+0x1e6>
 800e1a0:	6833      	ldr	r3, [r6, #0]
 800e1a2:	6820      	ldr	r0, [r4, #0]
 800e1a4:	1d19      	adds	r1, r3, #4
 800e1a6:	6031      	str	r1, [r6, #0]
 800e1a8:	0606      	lsls	r6, r0, #24
 800e1aa:	d501      	bpl.n	800e1b0 <_printf_i+0xbc>
 800e1ac:	681d      	ldr	r5, [r3, #0]
 800e1ae:	e003      	b.n	800e1b8 <_printf_i+0xc4>
 800e1b0:	0645      	lsls	r5, r0, #25
 800e1b2:	d5fb      	bpl.n	800e1ac <_printf_i+0xb8>
 800e1b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e1b8:	2d00      	cmp	r5, #0
 800e1ba:	da03      	bge.n	800e1c4 <_printf_i+0xd0>
 800e1bc:	232d      	movs	r3, #45	@ 0x2d
 800e1be:	426d      	negs	r5, r5
 800e1c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1c4:	4858      	ldr	r0, [pc, #352]	@ (800e328 <_printf_i+0x234>)
 800e1c6:	230a      	movs	r3, #10
 800e1c8:	e011      	b.n	800e1ee <_printf_i+0xfa>
 800e1ca:	6821      	ldr	r1, [r4, #0]
 800e1cc:	6833      	ldr	r3, [r6, #0]
 800e1ce:	0608      	lsls	r0, r1, #24
 800e1d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800e1d4:	d402      	bmi.n	800e1dc <_printf_i+0xe8>
 800e1d6:	0649      	lsls	r1, r1, #25
 800e1d8:	bf48      	it	mi
 800e1da:	b2ad      	uxthmi	r5, r5
 800e1dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800e1de:	4852      	ldr	r0, [pc, #328]	@ (800e328 <_printf_i+0x234>)
 800e1e0:	6033      	str	r3, [r6, #0]
 800e1e2:	bf14      	ite	ne
 800e1e4:	230a      	movne	r3, #10
 800e1e6:	2308      	moveq	r3, #8
 800e1e8:	2100      	movs	r1, #0
 800e1ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e1ee:	6866      	ldr	r6, [r4, #4]
 800e1f0:	60a6      	str	r6, [r4, #8]
 800e1f2:	2e00      	cmp	r6, #0
 800e1f4:	db05      	blt.n	800e202 <_printf_i+0x10e>
 800e1f6:	6821      	ldr	r1, [r4, #0]
 800e1f8:	432e      	orrs	r6, r5
 800e1fa:	f021 0104 	bic.w	r1, r1, #4
 800e1fe:	6021      	str	r1, [r4, #0]
 800e200:	d04b      	beq.n	800e29a <_printf_i+0x1a6>
 800e202:	4616      	mov	r6, r2
 800e204:	fbb5 f1f3 	udiv	r1, r5, r3
 800e208:	fb03 5711 	mls	r7, r3, r1, r5
 800e20c:	5dc7      	ldrb	r7, [r0, r7]
 800e20e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e212:	462f      	mov	r7, r5
 800e214:	42bb      	cmp	r3, r7
 800e216:	460d      	mov	r5, r1
 800e218:	d9f4      	bls.n	800e204 <_printf_i+0x110>
 800e21a:	2b08      	cmp	r3, #8
 800e21c:	d10b      	bne.n	800e236 <_printf_i+0x142>
 800e21e:	6823      	ldr	r3, [r4, #0]
 800e220:	07df      	lsls	r7, r3, #31
 800e222:	d508      	bpl.n	800e236 <_printf_i+0x142>
 800e224:	6923      	ldr	r3, [r4, #16]
 800e226:	6861      	ldr	r1, [r4, #4]
 800e228:	4299      	cmp	r1, r3
 800e22a:	bfde      	ittt	le
 800e22c:	2330      	movle	r3, #48	@ 0x30
 800e22e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e232:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e236:	1b92      	subs	r2, r2, r6
 800e238:	6122      	str	r2, [r4, #16]
 800e23a:	f8cd a000 	str.w	sl, [sp]
 800e23e:	464b      	mov	r3, r9
 800e240:	aa03      	add	r2, sp, #12
 800e242:	4621      	mov	r1, r4
 800e244:	4640      	mov	r0, r8
 800e246:	f7ff fee7 	bl	800e018 <_printf_common>
 800e24a:	3001      	adds	r0, #1
 800e24c:	d14a      	bne.n	800e2e4 <_printf_i+0x1f0>
 800e24e:	f04f 30ff 	mov.w	r0, #4294967295
 800e252:	b004      	add	sp, #16
 800e254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e258:	6823      	ldr	r3, [r4, #0]
 800e25a:	f043 0320 	orr.w	r3, r3, #32
 800e25e:	6023      	str	r3, [r4, #0]
 800e260:	4832      	ldr	r0, [pc, #200]	@ (800e32c <_printf_i+0x238>)
 800e262:	2778      	movs	r7, #120	@ 0x78
 800e264:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e268:	6823      	ldr	r3, [r4, #0]
 800e26a:	6831      	ldr	r1, [r6, #0]
 800e26c:	061f      	lsls	r7, r3, #24
 800e26e:	f851 5b04 	ldr.w	r5, [r1], #4
 800e272:	d402      	bmi.n	800e27a <_printf_i+0x186>
 800e274:	065f      	lsls	r7, r3, #25
 800e276:	bf48      	it	mi
 800e278:	b2ad      	uxthmi	r5, r5
 800e27a:	6031      	str	r1, [r6, #0]
 800e27c:	07d9      	lsls	r1, r3, #31
 800e27e:	bf44      	itt	mi
 800e280:	f043 0320 	orrmi.w	r3, r3, #32
 800e284:	6023      	strmi	r3, [r4, #0]
 800e286:	b11d      	cbz	r5, 800e290 <_printf_i+0x19c>
 800e288:	2310      	movs	r3, #16
 800e28a:	e7ad      	b.n	800e1e8 <_printf_i+0xf4>
 800e28c:	4826      	ldr	r0, [pc, #152]	@ (800e328 <_printf_i+0x234>)
 800e28e:	e7e9      	b.n	800e264 <_printf_i+0x170>
 800e290:	6823      	ldr	r3, [r4, #0]
 800e292:	f023 0320 	bic.w	r3, r3, #32
 800e296:	6023      	str	r3, [r4, #0]
 800e298:	e7f6      	b.n	800e288 <_printf_i+0x194>
 800e29a:	4616      	mov	r6, r2
 800e29c:	e7bd      	b.n	800e21a <_printf_i+0x126>
 800e29e:	6833      	ldr	r3, [r6, #0]
 800e2a0:	6825      	ldr	r5, [r4, #0]
 800e2a2:	6961      	ldr	r1, [r4, #20]
 800e2a4:	1d18      	adds	r0, r3, #4
 800e2a6:	6030      	str	r0, [r6, #0]
 800e2a8:	062e      	lsls	r6, r5, #24
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	d501      	bpl.n	800e2b2 <_printf_i+0x1be>
 800e2ae:	6019      	str	r1, [r3, #0]
 800e2b0:	e002      	b.n	800e2b8 <_printf_i+0x1c4>
 800e2b2:	0668      	lsls	r0, r5, #25
 800e2b4:	d5fb      	bpl.n	800e2ae <_printf_i+0x1ba>
 800e2b6:	8019      	strh	r1, [r3, #0]
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	6123      	str	r3, [r4, #16]
 800e2bc:	4616      	mov	r6, r2
 800e2be:	e7bc      	b.n	800e23a <_printf_i+0x146>
 800e2c0:	6833      	ldr	r3, [r6, #0]
 800e2c2:	1d1a      	adds	r2, r3, #4
 800e2c4:	6032      	str	r2, [r6, #0]
 800e2c6:	681e      	ldr	r6, [r3, #0]
 800e2c8:	6862      	ldr	r2, [r4, #4]
 800e2ca:	2100      	movs	r1, #0
 800e2cc:	4630      	mov	r0, r6
 800e2ce:	f7f1 ff8f 	bl	80001f0 <memchr>
 800e2d2:	b108      	cbz	r0, 800e2d8 <_printf_i+0x1e4>
 800e2d4:	1b80      	subs	r0, r0, r6
 800e2d6:	6060      	str	r0, [r4, #4]
 800e2d8:	6863      	ldr	r3, [r4, #4]
 800e2da:	6123      	str	r3, [r4, #16]
 800e2dc:	2300      	movs	r3, #0
 800e2de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2e2:	e7aa      	b.n	800e23a <_printf_i+0x146>
 800e2e4:	6923      	ldr	r3, [r4, #16]
 800e2e6:	4632      	mov	r2, r6
 800e2e8:	4649      	mov	r1, r9
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	47d0      	blx	sl
 800e2ee:	3001      	adds	r0, #1
 800e2f0:	d0ad      	beq.n	800e24e <_printf_i+0x15a>
 800e2f2:	6823      	ldr	r3, [r4, #0]
 800e2f4:	079b      	lsls	r3, r3, #30
 800e2f6:	d413      	bmi.n	800e320 <_printf_i+0x22c>
 800e2f8:	68e0      	ldr	r0, [r4, #12]
 800e2fa:	9b03      	ldr	r3, [sp, #12]
 800e2fc:	4298      	cmp	r0, r3
 800e2fe:	bfb8      	it	lt
 800e300:	4618      	movlt	r0, r3
 800e302:	e7a6      	b.n	800e252 <_printf_i+0x15e>
 800e304:	2301      	movs	r3, #1
 800e306:	4632      	mov	r2, r6
 800e308:	4649      	mov	r1, r9
 800e30a:	4640      	mov	r0, r8
 800e30c:	47d0      	blx	sl
 800e30e:	3001      	adds	r0, #1
 800e310:	d09d      	beq.n	800e24e <_printf_i+0x15a>
 800e312:	3501      	adds	r5, #1
 800e314:	68e3      	ldr	r3, [r4, #12]
 800e316:	9903      	ldr	r1, [sp, #12]
 800e318:	1a5b      	subs	r3, r3, r1
 800e31a:	42ab      	cmp	r3, r5
 800e31c:	dcf2      	bgt.n	800e304 <_printf_i+0x210>
 800e31e:	e7eb      	b.n	800e2f8 <_printf_i+0x204>
 800e320:	2500      	movs	r5, #0
 800e322:	f104 0619 	add.w	r6, r4, #25
 800e326:	e7f5      	b.n	800e314 <_printf_i+0x220>
 800e328:	0803cdf7 	.word	0x0803cdf7
 800e32c:	0803ce08 	.word	0x0803ce08

0800e330 <_scanf_float>:
 800e330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e334:	b087      	sub	sp, #28
 800e336:	4691      	mov	r9, r2
 800e338:	9303      	str	r3, [sp, #12]
 800e33a:	688b      	ldr	r3, [r1, #8]
 800e33c:	1e5a      	subs	r2, r3, #1
 800e33e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e342:	bf81      	itttt	hi
 800e344:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e348:	eb03 0b05 	addhi.w	fp, r3, r5
 800e34c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e350:	608b      	strhi	r3, [r1, #8]
 800e352:	680b      	ldr	r3, [r1, #0]
 800e354:	460a      	mov	r2, r1
 800e356:	f04f 0500 	mov.w	r5, #0
 800e35a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e35e:	f842 3b1c 	str.w	r3, [r2], #28
 800e362:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e366:	4680      	mov	r8, r0
 800e368:	460c      	mov	r4, r1
 800e36a:	bf98      	it	ls
 800e36c:	f04f 0b00 	movls.w	fp, #0
 800e370:	9201      	str	r2, [sp, #4]
 800e372:	4616      	mov	r6, r2
 800e374:	46aa      	mov	sl, r5
 800e376:	462f      	mov	r7, r5
 800e378:	9502      	str	r5, [sp, #8]
 800e37a:	68a2      	ldr	r2, [r4, #8]
 800e37c:	b15a      	cbz	r2, 800e396 <_scanf_float+0x66>
 800e37e:	f8d9 3000 	ldr.w	r3, [r9]
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	2b4e      	cmp	r3, #78	@ 0x4e
 800e386:	d863      	bhi.n	800e450 <_scanf_float+0x120>
 800e388:	2b40      	cmp	r3, #64	@ 0x40
 800e38a:	d83b      	bhi.n	800e404 <_scanf_float+0xd4>
 800e38c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e390:	b2c8      	uxtb	r0, r1
 800e392:	280e      	cmp	r0, #14
 800e394:	d939      	bls.n	800e40a <_scanf_float+0xda>
 800e396:	b11f      	cbz	r7, 800e3a0 <_scanf_float+0x70>
 800e398:	6823      	ldr	r3, [r4, #0]
 800e39a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e39e:	6023      	str	r3, [r4, #0]
 800e3a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e3a4:	f1ba 0f01 	cmp.w	sl, #1
 800e3a8:	f200 8114 	bhi.w	800e5d4 <_scanf_float+0x2a4>
 800e3ac:	9b01      	ldr	r3, [sp, #4]
 800e3ae:	429e      	cmp	r6, r3
 800e3b0:	f200 8105 	bhi.w	800e5be <_scanf_float+0x28e>
 800e3b4:	2001      	movs	r0, #1
 800e3b6:	b007      	add	sp, #28
 800e3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3bc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e3c0:	2a0d      	cmp	r2, #13
 800e3c2:	d8e8      	bhi.n	800e396 <_scanf_float+0x66>
 800e3c4:	a101      	add	r1, pc, #4	@ (adr r1, 800e3cc <_scanf_float+0x9c>)
 800e3c6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e3ca:	bf00      	nop
 800e3cc:	0800e515 	.word	0x0800e515
 800e3d0:	0800e397 	.word	0x0800e397
 800e3d4:	0800e397 	.word	0x0800e397
 800e3d8:	0800e397 	.word	0x0800e397
 800e3dc:	0800e571 	.word	0x0800e571
 800e3e0:	0800e54b 	.word	0x0800e54b
 800e3e4:	0800e397 	.word	0x0800e397
 800e3e8:	0800e397 	.word	0x0800e397
 800e3ec:	0800e523 	.word	0x0800e523
 800e3f0:	0800e397 	.word	0x0800e397
 800e3f4:	0800e397 	.word	0x0800e397
 800e3f8:	0800e397 	.word	0x0800e397
 800e3fc:	0800e397 	.word	0x0800e397
 800e400:	0800e4df 	.word	0x0800e4df
 800e404:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e408:	e7da      	b.n	800e3c0 <_scanf_float+0x90>
 800e40a:	290e      	cmp	r1, #14
 800e40c:	d8c3      	bhi.n	800e396 <_scanf_float+0x66>
 800e40e:	a001      	add	r0, pc, #4	@ (adr r0, 800e414 <_scanf_float+0xe4>)
 800e410:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e414:	0800e4cf 	.word	0x0800e4cf
 800e418:	0800e397 	.word	0x0800e397
 800e41c:	0800e4cf 	.word	0x0800e4cf
 800e420:	0800e55f 	.word	0x0800e55f
 800e424:	0800e397 	.word	0x0800e397
 800e428:	0800e471 	.word	0x0800e471
 800e42c:	0800e4b5 	.word	0x0800e4b5
 800e430:	0800e4b5 	.word	0x0800e4b5
 800e434:	0800e4b5 	.word	0x0800e4b5
 800e438:	0800e4b5 	.word	0x0800e4b5
 800e43c:	0800e4b5 	.word	0x0800e4b5
 800e440:	0800e4b5 	.word	0x0800e4b5
 800e444:	0800e4b5 	.word	0x0800e4b5
 800e448:	0800e4b5 	.word	0x0800e4b5
 800e44c:	0800e4b5 	.word	0x0800e4b5
 800e450:	2b6e      	cmp	r3, #110	@ 0x6e
 800e452:	d809      	bhi.n	800e468 <_scanf_float+0x138>
 800e454:	2b60      	cmp	r3, #96	@ 0x60
 800e456:	d8b1      	bhi.n	800e3bc <_scanf_float+0x8c>
 800e458:	2b54      	cmp	r3, #84	@ 0x54
 800e45a:	d07b      	beq.n	800e554 <_scanf_float+0x224>
 800e45c:	2b59      	cmp	r3, #89	@ 0x59
 800e45e:	d19a      	bne.n	800e396 <_scanf_float+0x66>
 800e460:	2d07      	cmp	r5, #7
 800e462:	d198      	bne.n	800e396 <_scanf_float+0x66>
 800e464:	2508      	movs	r5, #8
 800e466:	e02f      	b.n	800e4c8 <_scanf_float+0x198>
 800e468:	2b74      	cmp	r3, #116	@ 0x74
 800e46a:	d073      	beq.n	800e554 <_scanf_float+0x224>
 800e46c:	2b79      	cmp	r3, #121	@ 0x79
 800e46e:	e7f6      	b.n	800e45e <_scanf_float+0x12e>
 800e470:	6821      	ldr	r1, [r4, #0]
 800e472:	05c8      	lsls	r0, r1, #23
 800e474:	d51e      	bpl.n	800e4b4 <_scanf_float+0x184>
 800e476:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e47a:	6021      	str	r1, [r4, #0]
 800e47c:	3701      	adds	r7, #1
 800e47e:	f1bb 0f00 	cmp.w	fp, #0
 800e482:	d003      	beq.n	800e48c <_scanf_float+0x15c>
 800e484:	3201      	adds	r2, #1
 800e486:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e48a:	60a2      	str	r2, [r4, #8]
 800e48c:	68a3      	ldr	r3, [r4, #8]
 800e48e:	3b01      	subs	r3, #1
 800e490:	60a3      	str	r3, [r4, #8]
 800e492:	6923      	ldr	r3, [r4, #16]
 800e494:	3301      	adds	r3, #1
 800e496:	6123      	str	r3, [r4, #16]
 800e498:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e49c:	3b01      	subs	r3, #1
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	f8c9 3004 	str.w	r3, [r9, #4]
 800e4a4:	f340 8082 	ble.w	800e5ac <_scanf_float+0x27c>
 800e4a8:	f8d9 3000 	ldr.w	r3, [r9]
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	f8c9 3000 	str.w	r3, [r9]
 800e4b2:	e762      	b.n	800e37a <_scanf_float+0x4a>
 800e4b4:	eb1a 0105 	adds.w	r1, sl, r5
 800e4b8:	f47f af6d 	bne.w	800e396 <_scanf_float+0x66>
 800e4bc:	6822      	ldr	r2, [r4, #0]
 800e4be:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e4c2:	6022      	str	r2, [r4, #0]
 800e4c4:	460d      	mov	r5, r1
 800e4c6:	468a      	mov	sl, r1
 800e4c8:	f806 3b01 	strb.w	r3, [r6], #1
 800e4cc:	e7de      	b.n	800e48c <_scanf_float+0x15c>
 800e4ce:	6822      	ldr	r2, [r4, #0]
 800e4d0:	0610      	lsls	r0, r2, #24
 800e4d2:	f57f af60 	bpl.w	800e396 <_scanf_float+0x66>
 800e4d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e4da:	6022      	str	r2, [r4, #0]
 800e4dc:	e7f4      	b.n	800e4c8 <_scanf_float+0x198>
 800e4de:	f1ba 0f00 	cmp.w	sl, #0
 800e4e2:	d10c      	bne.n	800e4fe <_scanf_float+0x1ce>
 800e4e4:	b977      	cbnz	r7, 800e504 <_scanf_float+0x1d4>
 800e4e6:	6822      	ldr	r2, [r4, #0]
 800e4e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e4ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e4f0:	d108      	bne.n	800e504 <_scanf_float+0x1d4>
 800e4f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e4f6:	6022      	str	r2, [r4, #0]
 800e4f8:	f04f 0a01 	mov.w	sl, #1
 800e4fc:	e7e4      	b.n	800e4c8 <_scanf_float+0x198>
 800e4fe:	f1ba 0f02 	cmp.w	sl, #2
 800e502:	d050      	beq.n	800e5a6 <_scanf_float+0x276>
 800e504:	2d01      	cmp	r5, #1
 800e506:	d002      	beq.n	800e50e <_scanf_float+0x1de>
 800e508:	2d04      	cmp	r5, #4
 800e50a:	f47f af44 	bne.w	800e396 <_scanf_float+0x66>
 800e50e:	3501      	adds	r5, #1
 800e510:	b2ed      	uxtb	r5, r5
 800e512:	e7d9      	b.n	800e4c8 <_scanf_float+0x198>
 800e514:	f1ba 0f01 	cmp.w	sl, #1
 800e518:	f47f af3d 	bne.w	800e396 <_scanf_float+0x66>
 800e51c:	f04f 0a02 	mov.w	sl, #2
 800e520:	e7d2      	b.n	800e4c8 <_scanf_float+0x198>
 800e522:	b975      	cbnz	r5, 800e542 <_scanf_float+0x212>
 800e524:	2f00      	cmp	r7, #0
 800e526:	f47f af37 	bne.w	800e398 <_scanf_float+0x68>
 800e52a:	6822      	ldr	r2, [r4, #0]
 800e52c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e530:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e534:	f040 8103 	bne.w	800e73e <_scanf_float+0x40e>
 800e538:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e53c:	6022      	str	r2, [r4, #0]
 800e53e:	2501      	movs	r5, #1
 800e540:	e7c2      	b.n	800e4c8 <_scanf_float+0x198>
 800e542:	2d03      	cmp	r5, #3
 800e544:	d0e3      	beq.n	800e50e <_scanf_float+0x1de>
 800e546:	2d05      	cmp	r5, #5
 800e548:	e7df      	b.n	800e50a <_scanf_float+0x1da>
 800e54a:	2d02      	cmp	r5, #2
 800e54c:	f47f af23 	bne.w	800e396 <_scanf_float+0x66>
 800e550:	2503      	movs	r5, #3
 800e552:	e7b9      	b.n	800e4c8 <_scanf_float+0x198>
 800e554:	2d06      	cmp	r5, #6
 800e556:	f47f af1e 	bne.w	800e396 <_scanf_float+0x66>
 800e55a:	2507      	movs	r5, #7
 800e55c:	e7b4      	b.n	800e4c8 <_scanf_float+0x198>
 800e55e:	6822      	ldr	r2, [r4, #0]
 800e560:	0591      	lsls	r1, r2, #22
 800e562:	f57f af18 	bpl.w	800e396 <_scanf_float+0x66>
 800e566:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e56a:	6022      	str	r2, [r4, #0]
 800e56c:	9702      	str	r7, [sp, #8]
 800e56e:	e7ab      	b.n	800e4c8 <_scanf_float+0x198>
 800e570:	6822      	ldr	r2, [r4, #0]
 800e572:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e576:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e57a:	d005      	beq.n	800e588 <_scanf_float+0x258>
 800e57c:	0550      	lsls	r0, r2, #21
 800e57e:	f57f af0a 	bpl.w	800e396 <_scanf_float+0x66>
 800e582:	2f00      	cmp	r7, #0
 800e584:	f000 80db 	beq.w	800e73e <_scanf_float+0x40e>
 800e588:	0591      	lsls	r1, r2, #22
 800e58a:	bf58      	it	pl
 800e58c:	9902      	ldrpl	r1, [sp, #8]
 800e58e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e592:	bf58      	it	pl
 800e594:	1a79      	subpl	r1, r7, r1
 800e596:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e59a:	bf58      	it	pl
 800e59c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e5a0:	6022      	str	r2, [r4, #0]
 800e5a2:	2700      	movs	r7, #0
 800e5a4:	e790      	b.n	800e4c8 <_scanf_float+0x198>
 800e5a6:	f04f 0a03 	mov.w	sl, #3
 800e5aa:	e78d      	b.n	800e4c8 <_scanf_float+0x198>
 800e5ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e5b0:	4649      	mov	r1, r9
 800e5b2:	4640      	mov	r0, r8
 800e5b4:	4798      	blx	r3
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	f43f aedf 	beq.w	800e37a <_scanf_float+0x4a>
 800e5bc:	e6eb      	b.n	800e396 <_scanf_float+0x66>
 800e5be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e5c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e5c6:	464a      	mov	r2, r9
 800e5c8:	4640      	mov	r0, r8
 800e5ca:	4798      	blx	r3
 800e5cc:	6923      	ldr	r3, [r4, #16]
 800e5ce:	3b01      	subs	r3, #1
 800e5d0:	6123      	str	r3, [r4, #16]
 800e5d2:	e6eb      	b.n	800e3ac <_scanf_float+0x7c>
 800e5d4:	1e6b      	subs	r3, r5, #1
 800e5d6:	2b06      	cmp	r3, #6
 800e5d8:	d824      	bhi.n	800e624 <_scanf_float+0x2f4>
 800e5da:	2d02      	cmp	r5, #2
 800e5dc:	d836      	bhi.n	800e64c <_scanf_float+0x31c>
 800e5de:	9b01      	ldr	r3, [sp, #4]
 800e5e0:	429e      	cmp	r6, r3
 800e5e2:	f67f aee7 	bls.w	800e3b4 <_scanf_float+0x84>
 800e5e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e5ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e5ee:	464a      	mov	r2, r9
 800e5f0:	4640      	mov	r0, r8
 800e5f2:	4798      	blx	r3
 800e5f4:	6923      	ldr	r3, [r4, #16]
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	6123      	str	r3, [r4, #16]
 800e5fa:	e7f0      	b.n	800e5de <_scanf_float+0x2ae>
 800e5fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e600:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e604:	464a      	mov	r2, r9
 800e606:	4640      	mov	r0, r8
 800e608:	4798      	blx	r3
 800e60a:	6923      	ldr	r3, [r4, #16]
 800e60c:	3b01      	subs	r3, #1
 800e60e:	6123      	str	r3, [r4, #16]
 800e610:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e614:	fa5f fa8a 	uxtb.w	sl, sl
 800e618:	f1ba 0f02 	cmp.w	sl, #2
 800e61c:	d1ee      	bne.n	800e5fc <_scanf_float+0x2cc>
 800e61e:	3d03      	subs	r5, #3
 800e620:	b2ed      	uxtb	r5, r5
 800e622:	1b76      	subs	r6, r6, r5
 800e624:	6823      	ldr	r3, [r4, #0]
 800e626:	05da      	lsls	r2, r3, #23
 800e628:	d530      	bpl.n	800e68c <_scanf_float+0x35c>
 800e62a:	055b      	lsls	r3, r3, #21
 800e62c:	d511      	bpl.n	800e652 <_scanf_float+0x322>
 800e62e:	9b01      	ldr	r3, [sp, #4]
 800e630:	429e      	cmp	r6, r3
 800e632:	f67f aebf 	bls.w	800e3b4 <_scanf_float+0x84>
 800e636:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e63a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e63e:	464a      	mov	r2, r9
 800e640:	4640      	mov	r0, r8
 800e642:	4798      	blx	r3
 800e644:	6923      	ldr	r3, [r4, #16]
 800e646:	3b01      	subs	r3, #1
 800e648:	6123      	str	r3, [r4, #16]
 800e64a:	e7f0      	b.n	800e62e <_scanf_float+0x2fe>
 800e64c:	46aa      	mov	sl, r5
 800e64e:	46b3      	mov	fp, r6
 800e650:	e7de      	b.n	800e610 <_scanf_float+0x2e0>
 800e652:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e656:	6923      	ldr	r3, [r4, #16]
 800e658:	2965      	cmp	r1, #101	@ 0x65
 800e65a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e65e:	f106 35ff 	add.w	r5, r6, #4294967295
 800e662:	6123      	str	r3, [r4, #16]
 800e664:	d00c      	beq.n	800e680 <_scanf_float+0x350>
 800e666:	2945      	cmp	r1, #69	@ 0x45
 800e668:	d00a      	beq.n	800e680 <_scanf_float+0x350>
 800e66a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e66e:	464a      	mov	r2, r9
 800e670:	4640      	mov	r0, r8
 800e672:	4798      	blx	r3
 800e674:	6923      	ldr	r3, [r4, #16]
 800e676:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e67a:	3b01      	subs	r3, #1
 800e67c:	1eb5      	subs	r5, r6, #2
 800e67e:	6123      	str	r3, [r4, #16]
 800e680:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e684:	464a      	mov	r2, r9
 800e686:	4640      	mov	r0, r8
 800e688:	4798      	blx	r3
 800e68a:	462e      	mov	r6, r5
 800e68c:	6822      	ldr	r2, [r4, #0]
 800e68e:	f012 0210 	ands.w	r2, r2, #16
 800e692:	d001      	beq.n	800e698 <_scanf_float+0x368>
 800e694:	2000      	movs	r0, #0
 800e696:	e68e      	b.n	800e3b6 <_scanf_float+0x86>
 800e698:	7032      	strb	r2, [r6, #0]
 800e69a:	6823      	ldr	r3, [r4, #0]
 800e69c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e6a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6a4:	d125      	bne.n	800e6f2 <_scanf_float+0x3c2>
 800e6a6:	9b02      	ldr	r3, [sp, #8]
 800e6a8:	429f      	cmp	r7, r3
 800e6aa:	d00a      	beq.n	800e6c2 <_scanf_float+0x392>
 800e6ac:	1bda      	subs	r2, r3, r7
 800e6ae:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e6b2:	429e      	cmp	r6, r3
 800e6b4:	bf28      	it	cs
 800e6b6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e6ba:	4922      	ldr	r1, [pc, #136]	@ (800e744 <_scanf_float+0x414>)
 800e6bc:	4630      	mov	r0, r6
 800e6be:	f000 f93d 	bl	800e93c <siprintf>
 800e6c2:	9901      	ldr	r1, [sp, #4]
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	4640      	mov	r0, r8
 800e6c8:	f002 fbd6 	bl	8010e78 <_strtod_r>
 800e6cc:	9b03      	ldr	r3, [sp, #12]
 800e6ce:	6821      	ldr	r1, [r4, #0]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f011 0f02 	tst.w	r1, #2
 800e6d6:	ec57 6b10 	vmov	r6, r7, d0
 800e6da:	f103 0204 	add.w	r2, r3, #4
 800e6de:	d015      	beq.n	800e70c <_scanf_float+0x3dc>
 800e6e0:	9903      	ldr	r1, [sp, #12]
 800e6e2:	600a      	str	r2, [r1, #0]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	e9c3 6700 	strd	r6, r7, [r3]
 800e6ea:	68e3      	ldr	r3, [r4, #12]
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	60e3      	str	r3, [r4, #12]
 800e6f0:	e7d0      	b.n	800e694 <_scanf_float+0x364>
 800e6f2:	9b04      	ldr	r3, [sp, #16]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d0e4      	beq.n	800e6c2 <_scanf_float+0x392>
 800e6f8:	9905      	ldr	r1, [sp, #20]
 800e6fa:	230a      	movs	r3, #10
 800e6fc:	3101      	adds	r1, #1
 800e6fe:	4640      	mov	r0, r8
 800e700:	f7ff f9b4 	bl	800da6c <_strtol_r>
 800e704:	9b04      	ldr	r3, [sp, #16]
 800e706:	9e05      	ldr	r6, [sp, #20]
 800e708:	1ac2      	subs	r2, r0, r3
 800e70a:	e7d0      	b.n	800e6ae <_scanf_float+0x37e>
 800e70c:	f011 0f04 	tst.w	r1, #4
 800e710:	9903      	ldr	r1, [sp, #12]
 800e712:	600a      	str	r2, [r1, #0]
 800e714:	d1e6      	bne.n	800e6e4 <_scanf_float+0x3b4>
 800e716:	681d      	ldr	r5, [r3, #0]
 800e718:	4632      	mov	r2, r6
 800e71a:	463b      	mov	r3, r7
 800e71c:	4630      	mov	r0, r6
 800e71e:	4639      	mov	r1, r7
 800e720:	f7f2 fa14 	bl	8000b4c <__aeabi_dcmpun>
 800e724:	b128      	cbz	r0, 800e732 <_scanf_float+0x402>
 800e726:	4808      	ldr	r0, [pc, #32]	@ (800e748 <_scanf_float+0x418>)
 800e728:	f000 fa4e 	bl	800ebc8 <nanf>
 800e72c:	ed85 0a00 	vstr	s0, [r5]
 800e730:	e7db      	b.n	800e6ea <_scanf_float+0x3ba>
 800e732:	4630      	mov	r0, r6
 800e734:	4639      	mov	r1, r7
 800e736:	f7f2 fa67 	bl	8000c08 <__aeabi_d2f>
 800e73a:	6028      	str	r0, [r5, #0]
 800e73c:	e7d5      	b.n	800e6ea <_scanf_float+0x3ba>
 800e73e:	2700      	movs	r7, #0
 800e740:	e62e      	b.n	800e3a0 <_scanf_float+0x70>
 800e742:	bf00      	nop
 800e744:	0803ce19 	.word	0x0803ce19
 800e748:	0803cf5a 	.word	0x0803cf5a

0800e74c <std>:
 800e74c:	2300      	movs	r3, #0
 800e74e:	b510      	push	{r4, lr}
 800e750:	4604      	mov	r4, r0
 800e752:	e9c0 3300 	strd	r3, r3, [r0]
 800e756:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e75a:	6083      	str	r3, [r0, #8]
 800e75c:	8181      	strh	r1, [r0, #12]
 800e75e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e760:	81c2      	strh	r2, [r0, #14]
 800e762:	6183      	str	r3, [r0, #24]
 800e764:	4619      	mov	r1, r3
 800e766:	2208      	movs	r2, #8
 800e768:	305c      	adds	r0, #92	@ 0x5c
 800e76a:	f000 f966 	bl	800ea3a <memset>
 800e76e:	4b0d      	ldr	r3, [pc, #52]	@ (800e7a4 <std+0x58>)
 800e770:	6263      	str	r3, [r4, #36]	@ 0x24
 800e772:	4b0d      	ldr	r3, [pc, #52]	@ (800e7a8 <std+0x5c>)
 800e774:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e776:	4b0d      	ldr	r3, [pc, #52]	@ (800e7ac <std+0x60>)
 800e778:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e77a:	4b0d      	ldr	r3, [pc, #52]	@ (800e7b0 <std+0x64>)
 800e77c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e77e:	4b0d      	ldr	r3, [pc, #52]	@ (800e7b4 <std+0x68>)
 800e780:	6224      	str	r4, [r4, #32]
 800e782:	429c      	cmp	r4, r3
 800e784:	d006      	beq.n	800e794 <std+0x48>
 800e786:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e78a:	4294      	cmp	r4, r2
 800e78c:	d002      	beq.n	800e794 <std+0x48>
 800e78e:	33d0      	adds	r3, #208	@ 0xd0
 800e790:	429c      	cmp	r4, r3
 800e792:	d105      	bne.n	800e7a0 <std+0x54>
 800e794:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e79c:	f000 ba02 	b.w	800eba4 <__retarget_lock_init_recursive>
 800e7a0:	bd10      	pop	{r4, pc}
 800e7a2:	bf00      	nop
 800e7a4:	0800e981 	.word	0x0800e981
 800e7a8:	0800e9a3 	.word	0x0800e9a3
 800e7ac:	0800e9db 	.word	0x0800e9db
 800e7b0:	0800e9ff 	.word	0x0800e9ff
 800e7b4:	20002028 	.word	0x20002028

0800e7b8 <stdio_exit_handler>:
 800e7b8:	4a02      	ldr	r2, [pc, #8]	@ (800e7c4 <stdio_exit_handler+0xc>)
 800e7ba:	4903      	ldr	r1, [pc, #12]	@ (800e7c8 <stdio_exit_handler+0x10>)
 800e7bc:	4803      	ldr	r0, [pc, #12]	@ (800e7cc <stdio_exit_handler+0x14>)
 800e7be:	f000 b869 	b.w	800e894 <_fwalk_sglue>
 800e7c2:	bf00      	nop
 800e7c4:	20000054 	.word	0x20000054
 800e7c8:	0801123d 	.word	0x0801123d
 800e7cc:	20000064 	.word	0x20000064

0800e7d0 <cleanup_stdio>:
 800e7d0:	6841      	ldr	r1, [r0, #4]
 800e7d2:	4b0c      	ldr	r3, [pc, #48]	@ (800e804 <cleanup_stdio+0x34>)
 800e7d4:	4299      	cmp	r1, r3
 800e7d6:	b510      	push	{r4, lr}
 800e7d8:	4604      	mov	r4, r0
 800e7da:	d001      	beq.n	800e7e0 <cleanup_stdio+0x10>
 800e7dc:	f002 fd2e 	bl	801123c <_fflush_r>
 800e7e0:	68a1      	ldr	r1, [r4, #8]
 800e7e2:	4b09      	ldr	r3, [pc, #36]	@ (800e808 <cleanup_stdio+0x38>)
 800e7e4:	4299      	cmp	r1, r3
 800e7e6:	d002      	beq.n	800e7ee <cleanup_stdio+0x1e>
 800e7e8:	4620      	mov	r0, r4
 800e7ea:	f002 fd27 	bl	801123c <_fflush_r>
 800e7ee:	68e1      	ldr	r1, [r4, #12]
 800e7f0:	4b06      	ldr	r3, [pc, #24]	@ (800e80c <cleanup_stdio+0x3c>)
 800e7f2:	4299      	cmp	r1, r3
 800e7f4:	d004      	beq.n	800e800 <cleanup_stdio+0x30>
 800e7f6:	4620      	mov	r0, r4
 800e7f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7fc:	f002 bd1e 	b.w	801123c <_fflush_r>
 800e800:	bd10      	pop	{r4, pc}
 800e802:	bf00      	nop
 800e804:	20002028 	.word	0x20002028
 800e808:	20002090 	.word	0x20002090
 800e80c:	200020f8 	.word	0x200020f8

0800e810 <global_stdio_init.part.0>:
 800e810:	b510      	push	{r4, lr}
 800e812:	4b0b      	ldr	r3, [pc, #44]	@ (800e840 <global_stdio_init.part.0+0x30>)
 800e814:	4c0b      	ldr	r4, [pc, #44]	@ (800e844 <global_stdio_init.part.0+0x34>)
 800e816:	4a0c      	ldr	r2, [pc, #48]	@ (800e848 <global_stdio_init.part.0+0x38>)
 800e818:	601a      	str	r2, [r3, #0]
 800e81a:	4620      	mov	r0, r4
 800e81c:	2200      	movs	r2, #0
 800e81e:	2104      	movs	r1, #4
 800e820:	f7ff ff94 	bl	800e74c <std>
 800e824:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e828:	2201      	movs	r2, #1
 800e82a:	2109      	movs	r1, #9
 800e82c:	f7ff ff8e 	bl	800e74c <std>
 800e830:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e834:	2202      	movs	r2, #2
 800e836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e83a:	2112      	movs	r1, #18
 800e83c:	f7ff bf86 	b.w	800e74c <std>
 800e840:	20002160 	.word	0x20002160
 800e844:	20002028 	.word	0x20002028
 800e848:	0800e7b9 	.word	0x0800e7b9

0800e84c <__sfp_lock_acquire>:
 800e84c:	4801      	ldr	r0, [pc, #4]	@ (800e854 <__sfp_lock_acquire+0x8>)
 800e84e:	f000 b9aa 	b.w	800eba6 <__retarget_lock_acquire_recursive>
 800e852:	bf00      	nop
 800e854:	20002169 	.word	0x20002169

0800e858 <__sfp_lock_release>:
 800e858:	4801      	ldr	r0, [pc, #4]	@ (800e860 <__sfp_lock_release+0x8>)
 800e85a:	f000 b9a5 	b.w	800eba8 <__retarget_lock_release_recursive>
 800e85e:	bf00      	nop
 800e860:	20002169 	.word	0x20002169

0800e864 <__sinit>:
 800e864:	b510      	push	{r4, lr}
 800e866:	4604      	mov	r4, r0
 800e868:	f7ff fff0 	bl	800e84c <__sfp_lock_acquire>
 800e86c:	6a23      	ldr	r3, [r4, #32]
 800e86e:	b11b      	cbz	r3, 800e878 <__sinit+0x14>
 800e870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e874:	f7ff bff0 	b.w	800e858 <__sfp_lock_release>
 800e878:	4b04      	ldr	r3, [pc, #16]	@ (800e88c <__sinit+0x28>)
 800e87a:	6223      	str	r3, [r4, #32]
 800e87c:	4b04      	ldr	r3, [pc, #16]	@ (800e890 <__sinit+0x2c>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d1f5      	bne.n	800e870 <__sinit+0xc>
 800e884:	f7ff ffc4 	bl	800e810 <global_stdio_init.part.0>
 800e888:	e7f2      	b.n	800e870 <__sinit+0xc>
 800e88a:	bf00      	nop
 800e88c:	0800e7d1 	.word	0x0800e7d1
 800e890:	20002160 	.word	0x20002160

0800e894 <_fwalk_sglue>:
 800e894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e898:	4607      	mov	r7, r0
 800e89a:	4688      	mov	r8, r1
 800e89c:	4614      	mov	r4, r2
 800e89e:	2600      	movs	r6, #0
 800e8a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e8a4:	f1b9 0901 	subs.w	r9, r9, #1
 800e8a8:	d505      	bpl.n	800e8b6 <_fwalk_sglue+0x22>
 800e8aa:	6824      	ldr	r4, [r4, #0]
 800e8ac:	2c00      	cmp	r4, #0
 800e8ae:	d1f7      	bne.n	800e8a0 <_fwalk_sglue+0xc>
 800e8b0:	4630      	mov	r0, r6
 800e8b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8b6:	89ab      	ldrh	r3, [r5, #12]
 800e8b8:	2b01      	cmp	r3, #1
 800e8ba:	d907      	bls.n	800e8cc <_fwalk_sglue+0x38>
 800e8bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	d003      	beq.n	800e8cc <_fwalk_sglue+0x38>
 800e8c4:	4629      	mov	r1, r5
 800e8c6:	4638      	mov	r0, r7
 800e8c8:	47c0      	blx	r8
 800e8ca:	4306      	orrs	r6, r0
 800e8cc:	3568      	adds	r5, #104	@ 0x68
 800e8ce:	e7e9      	b.n	800e8a4 <_fwalk_sglue+0x10>

0800e8d0 <sniprintf>:
 800e8d0:	b40c      	push	{r2, r3}
 800e8d2:	b530      	push	{r4, r5, lr}
 800e8d4:	4b18      	ldr	r3, [pc, #96]	@ (800e938 <sniprintf+0x68>)
 800e8d6:	1e0c      	subs	r4, r1, #0
 800e8d8:	681d      	ldr	r5, [r3, #0]
 800e8da:	b09d      	sub	sp, #116	@ 0x74
 800e8dc:	da08      	bge.n	800e8f0 <sniprintf+0x20>
 800e8de:	238b      	movs	r3, #139	@ 0x8b
 800e8e0:	602b      	str	r3, [r5, #0]
 800e8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e6:	b01d      	add	sp, #116	@ 0x74
 800e8e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e8ec:	b002      	add	sp, #8
 800e8ee:	4770      	bx	lr
 800e8f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e8f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e8f8:	f04f 0300 	mov.w	r3, #0
 800e8fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e8fe:	bf14      	ite	ne
 800e900:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e904:	4623      	moveq	r3, r4
 800e906:	9304      	str	r3, [sp, #16]
 800e908:	9307      	str	r3, [sp, #28]
 800e90a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e90e:	9002      	str	r0, [sp, #8]
 800e910:	9006      	str	r0, [sp, #24]
 800e912:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e916:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e918:	ab21      	add	r3, sp, #132	@ 0x84
 800e91a:	a902      	add	r1, sp, #8
 800e91c:	4628      	mov	r0, r5
 800e91e:	9301      	str	r3, [sp, #4]
 800e920:	f002 fb0c 	bl	8010f3c <_svfiprintf_r>
 800e924:	1c43      	adds	r3, r0, #1
 800e926:	bfbc      	itt	lt
 800e928:	238b      	movlt	r3, #139	@ 0x8b
 800e92a:	602b      	strlt	r3, [r5, #0]
 800e92c:	2c00      	cmp	r4, #0
 800e92e:	d0da      	beq.n	800e8e6 <sniprintf+0x16>
 800e930:	9b02      	ldr	r3, [sp, #8]
 800e932:	2200      	movs	r2, #0
 800e934:	701a      	strb	r2, [r3, #0]
 800e936:	e7d6      	b.n	800e8e6 <sniprintf+0x16>
 800e938:	20000060 	.word	0x20000060

0800e93c <siprintf>:
 800e93c:	b40e      	push	{r1, r2, r3}
 800e93e:	b510      	push	{r4, lr}
 800e940:	b09d      	sub	sp, #116	@ 0x74
 800e942:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e944:	9002      	str	r0, [sp, #8]
 800e946:	9006      	str	r0, [sp, #24]
 800e948:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e94c:	480a      	ldr	r0, [pc, #40]	@ (800e978 <siprintf+0x3c>)
 800e94e:	9107      	str	r1, [sp, #28]
 800e950:	9104      	str	r1, [sp, #16]
 800e952:	490a      	ldr	r1, [pc, #40]	@ (800e97c <siprintf+0x40>)
 800e954:	f853 2b04 	ldr.w	r2, [r3], #4
 800e958:	9105      	str	r1, [sp, #20]
 800e95a:	2400      	movs	r4, #0
 800e95c:	a902      	add	r1, sp, #8
 800e95e:	6800      	ldr	r0, [r0, #0]
 800e960:	9301      	str	r3, [sp, #4]
 800e962:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e964:	f002 faea 	bl	8010f3c <_svfiprintf_r>
 800e968:	9b02      	ldr	r3, [sp, #8]
 800e96a:	701c      	strb	r4, [r3, #0]
 800e96c:	b01d      	add	sp, #116	@ 0x74
 800e96e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e972:	b003      	add	sp, #12
 800e974:	4770      	bx	lr
 800e976:	bf00      	nop
 800e978:	20000060 	.word	0x20000060
 800e97c:	ffff0208 	.word	0xffff0208

0800e980 <__sread>:
 800e980:	b510      	push	{r4, lr}
 800e982:	460c      	mov	r4, r1
 800e984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e988:	f000 f8ae 	bl	800eae8 <_read_r>
 800e98c:	2800      	cmp	r0, #0
 800e98e:	bfab      	itete	ge
 800e990:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e992:	89a3      	ldrhlt	r3, [r4, #12]
 800e994:	181b      	addge	r3, r3, r0
 800e996:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e99a:	bfac      	ite	ge
 800e99c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e99e:	81a3      	strhlt	r3, [r4, #12]
 800e9a0:	bd10      	pop	{r4, pc}

0800e9a2 <__swrite>:
 800e9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9a6:	461f      	mov	r7, r3
 800e9a8:	898b      	ldrh	r3, [r1, #12]
 800e9aa:	05db      	lsls	r3, r3, #23
 800e9ac:	4605      	mov	r5, r0
 800e9ae:	460c      	mov	r4, r1
 800e9b0:	4616      	mov	r6, r2
 800e9b2:	d505      	bpl.n	800e9c0 <__swrite+0x1e>
 800e9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9b8:	2302      	movs	r3, #2
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	f000 f882 	bl	800eac4 <_lseek_r>
 800e9c0:	89a3      	ldrh	r3, [r4, #12]
 800e9c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e9ca:	81a3      	strh	r3, [r4, #12]
 800e9cc:	4632      	mov	r2, r6
 800e9ce:	463b      	mov	r3, r7
 800e9d0:	4628      	mov	r0, r5
 800e9d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d6:	f000 b8a9 	b.w	800eb2c <_write_r>

0800e9da <__sseek>:
 800e9da:	b510      	push	{r4, lr}
 800e9dc:	460c      	mov	r4, r1
 800e9de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9e2:	f000 f86f 	bl	800eac4 <_lseek_r>
 800e9e6:	1c43      	adds	r3, r0, #1
 800e9e8:	89a3      	ldrh	r3, [r4, #12]
 800e9ea:	bf15      	itete	ne
 800e9ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e9ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e9f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e9f6:	81a3      	strheq	r3, [r4, #12]
 800e9f8:	bf18      	it	ne
 800e9fa:	81a3      	strhne	r3, [r4, #12]
 800e9fc:	bd10      	pop	{r4, pc}

0800e9fe <__sclose>:
 800e9fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea02:	f000 b84f 	b.w	800eaa4 <_close_r>

0800ea06 <memmove>:
 800ea06:	4288      	cmp	r0, r1
 800ea08:	b510      	push	{r4, lr}
 800ea0a:	eb01 0402 	add.w	r4, r1, r2
 800ea0e:	d902      	bls.n	800ea16 <memmove+0x10>
 800ea10:	4284      	cmp	r4, r0
 800ea12:	4623      	mov	r3, r4
 800ea14:	d807      	bhi.n	800ea26 <memmove+0x20>
 800ea16:	1e43      	subs	r3, r0, #1
 800ea18:	42a1      	cmp	r1, r4
 800ea1a:	d008      	beq.n	800ea2e <memmove+0x28>
 800ea1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea20:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea24:	e7f8      	b.n	800ea18 <memmove+0x12>
 800ea26:	4402      	add	r2, r0
 800ea28:	4601      	mov	r1, r0
 800ea2a:	428a      	cmp	r2, r1
 800ea2c:	d100      	bne.n	800ea30 <memmove+0x2a>
 800ea2e:	bd10      	pop	{r4, pc}
 800ea30:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea34:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea38:	e7f7      	b.n	800ea2a <memmove+0x24>

0800ea3a <memset>:
 800ea3a:	4402      	add	r2, r0
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d100      	bne.n	800ea44 <memset+0xa>
 800ea42:	4770      	bx	lr
 800ea44:	f803 1b01 	strb.w	r1, [r3], #1
 800ea48:	e7f9      	b.n	800ea3e <memset+0x4>

0800ea4a <strncmp>:
 800ea4a:	b510      	push	{r4, lr}
 800ea4c:	b16a      	cbz	r2, 800ea6a <strncmp+0x20>
 800ea4e:	3901      	subs	r1, #1
 800ea50:	1884      	adds	r4, r0, r2
 800ea52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea56:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ea5a:	429a      	cmp	r2, r3
 800ea5c:	d103      	bne.n	800ea66 <strncmp+0x1c>
 800ea5e:	42a0      	cmp	r0, r4
 800ea60:	d001      	beq.n	800ea66 <strncmp+0x1c>
 800ea62:	2a00      	cmp	r2, #0
 800ea64:	d1f5      	bne.n	800ea52 <strncmp+0x8>
 800ea66:	1ad0      	subs	r0, r2, r3
 800ea68:	bd10      	pop	{r4, pc}
 800ea6a:	4610      	mov	r0, r2
 800ea6c:	e7fc      	b.n	800ea68 <strncmp+0x1e>

0800ea6e <strstr>:
 800ea6e:	780a      	ldrb	r2, [r1, #0]
 800ea70:	b570      	push	{r4, r5, r6, lr}
 800ea72:	b96a      	cbnz	r2, 800ea90 <strstr+0x22>
 800ea74:	bd70      	pop	{r4, r5, r6, pc}
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d109      	bne.n	800ea8e <strstr+0x20>
 800ea7a:	460c      	mov	r4, r1
 800ea7c:	4605      	mov	r5, r0
 800ea7e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d0f6      	beq.n	800ea74 <strstr+0x6>
 800ea86:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ea8a:	429e      	cmp	r6, r3
 800ea8c:	d0f7      	beq.n	800ea7e <strstr+0x10>
 800ea8e:	3001      	adds	r0, #1
 800ea90:	7803      	ldrb	r3, [r0, #0]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d1ef      	bne.n	800ea76 <strstr+0x8>
 800ea96:	4618      	mov	r0, r3
 800ea98:	e7ec      	b.n	800ea74 <strstr+0x6>
	...

0800ea9c <_localeconv_r>:
 800ea9c:	4800      	ldr	r0, [pc, #0]	@ (800eaa0 <_localeconv_r+0x4>)
 800ea9e:	4770      	bx	lr
 800eaa0:	200001a0 	.word	0x200001a0

0800eaa4 <_close_r>:
 800eaa4:	b538      	push	{r3, r4, r5, lr}
 800eaa6:	4d06      	ldr	r5, [pc, #24]	@ (800eac0 <_close_r+0x1c>)
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	4604      	mov	r4, r0
 800eaac:	4608      	mov	r0, r1
 800eaae:	602b      	str	r3, [r5, #0]
 800eab0:	f7f3 fdda 	bl	8002668 <_close>
 800eab4:	1c43      	adds	r3, r0, #1
 800eab6:	d102      	bne.n	800eabe <_close_r+0x1a>
 800eab8:	682b      	ldr	r3, [r5, #0]
 800eaba:	b103      	cbz	r3, 800eabe <_close_r+0x1a>
 800eabc:	6023      	str	r3, [r4, #0]
 800eabe:	bd38      	pop	{r3, r4, r5, pc}
 800eac0:	20002164 	.word	0x20002164

0800eac4 <_lseek_r>:
 800eac4:	b538      	push	{r3, r4, r5, lr}
 800eac6:	4d07      	ldr	r5, [pc, #28]	@ (800eae4 <_lseek_r+0x20>)
 800eac8:	4604      	mov	r4, r0
 800eaca:	4608      	mov	r0, r1
 800eacc:	4611      	mov	r1, r2
 800eace:	2200      	movs	r2, #0
 800ead0:	602a      	str	r2, [r5, #0]
 800ead2:	461a      	mov	r2, r3
 800ead4:	f7f3 fdef 	bl	80026b6 <_lseek>
 800ead8:	1c43      	adds	r3, r0, #1
 800eada:	d102      	bne.n	800eae2 <_lseek_r+0x1e>
 800eadc:	682b      	ldr	r3, [r5, #0]
 800eade:	b103      	cbz	r3, 800eae2 <_lseek_r+0x1e>
 800eae0:	6023      	str	r3, [r4, #0]
 800eae2:	bd38      	pop	{r3, r4, r5, pc}
 800eae4:	20002164 	.word	0x20002164

0800eae8 <_read_r>:
 800eae8:	b538      	push	{r3, r4, r5, lr}
 800eaea:	4d07      	ldr	r5, [pc, #28]	@ (800eb08 <_read_r+0x20>)
 800eaec:	4604      	mov	r4, r0
 800eaee:	4608      	mov	r0, r1
 800eaf0:	4611      	mov	r1, r2
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	602a      	str	r2, [r5, #0]
 800eaf6:	461a      	mov	r2, r3
 800eaf8:	f7f3 fd99 	bl	800262e <_read>
 800eafc:	1c43      	adds	r3, r0, #1
 800eafe:	d102      	bne.n	800eb06 <_read_r+0x1e>
 800eb00:	682b      	ldr	r3, [r5, #0]
 800eb02:	b103      	cbz	r3, 800eb06 <_read_r+0x1e>
 800eb04:	6023      	str	r3, [r4, #0]
 800eb06:	bd38      	pop	{r3, r4, r5, pc}
 800eb08:	20002164 	.word	0x20002164

0800eb0c <_sbrk_r>:
 800eb0c:	b538      	push	{r3, r4, r5, lr}
 800eb0e:	4d06      	ldr	r5, [pc, #24]	@ (800eb28 <_sbrk_r+0x1c>)
 800eb10:	2300      	movs	r3, #0
 800eb12:	4604      	mov	r4, r0
 800eb14:	4608      	mov	r0, r1
 800eb16:	602b      	str	r3, [r5, #0]
 800eb18:	f7f3 fdda 	bl	80026d0 <_sbrk>
 800eb1c:	1c43      	adds	r3, r0, #1
 800eb1e:	d102      	bne.n	800eb26 <_sbrk_r+0x1a>
 800eb20:	682b      	ldr	r3, [r5, #0]
 800eb22:	b103      	cbz	r3, 800eb26 <_sbrk_r+0x1a>
 800eb24:	6023      	str	r3, [r4, #0]
 800eb26:	bd38      	pop	{r3, r4, r5, pc}
 800eb28:	20002164 	.word	0x20002164

0800eb2c <_write_r>:
 800eb2c:	b538      	push	{r3, r4, r5, lr}
 800eb2e:	4d07      	ldr	r5, [pc, #28]	@ (800eb4c <_write_r+0x20>)
 800eb30:	4604      	mov	r4, r0
 800eb32:	4608      	mov	r0, r1
 800eb34:	4611      	mov	r1, r2
 800eb36:	2200      	movs	r2, #0
 800eb38:	602a      	str	r2, [r5, #0]
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	f7f2 fc1c 	bl	8001378 <_write>
 800eb40:	1c43      	adds	r3, r0, #1
 800eb42:	d102      	bne.n	800eb4a <_write_r+0x1e>
 800eb44:	682b      	ldr	r3, [r5, #0]
 800eb46:	b103      	cbz	r3, 800eb4a <_write_r+0x1e>
 800eb48:	6023      	str	r3, [r4, #0]
 800eb4a:	bd38      	pop	{r3, r4, r5, pc}
 800eb4c:	20002164 	.word	0x20002164

0800eb50 <__errno>:
 800eb50:	4b01      	ldr	r3, [pc, #4]	@ (800eb58 <__errno+0x8>)
 800eb52:	6818      	ldr	r0, [r3, #0]
 800eb54:	4770      	bx	lr
 800eb56:	bf00      	nop
 800eb58:	20000060 	.word	0x20000060

0800eb5c <__libc_init_array>:
 800eb5c:	b570      	push	{r4, r5, r6, lr}
 800eb5e:	4d0d      	ldr	r5, [pc, #52]	@ (800eb94 <__libc_init_array+0x38>)
 800eb60:	4c0d      	ldr	r4, [pc, #52]	@ (800eb98 <__libc_init_array+0x3c>)
 800eb62:	1b64      	subs	r4, r4, r5
 800eb64:	10a4      	asrs	r4, r4, #2
 800eb66:	2600      	movs	r6, #0
 800eb68:	42a6      	cmp	r6, r4
 800eb6a:	d109      	bne.n	800eb80 <__libc_init_array+0x24>
 800eb6c:	4d0b      	ldr	r5, [pc, #44]	@ (800eb9c <__libc_init_array+0x40>)
 800eb6e:	4c0c      	ldr	r4, [pc, #48]	@ (800eba0 <__libc_init_array+0x44>)
 800eb70:	f003 fa0c 	bl	8011f8c <_init>
 800eb74:	1b64      	subs	r4, r4, r5
 800eb76:	10a4      	asrs	r4, r4, #2
 800eb78:	2600      	movs	r6, #0
 800eb7a:	42a6      	cmp	r6, r4
 800eb7c:	d105      	bne.n	800eb8a <__libc_init_array+0x2e>
 800eb7e:	bd70      	pop	{r4, r5, r6, pc}
 800eb80:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb84:	4798      	blx	r3
 800eb86:	3601      	adds	r6, #1
 800eb88:	e7ee      	b.n	800eb68 <__libc_init_array+0xc>
 800eb8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb8e:	4798      	blx	r3
 800eb90:	3601      	adds	r6, #1
 800eb92:	e7f2      	b.n	800eb7a <__libc_init_array+0x1e>
 800eb94:	0803d110 	.word	0x0803d110
 800eb98:	0803d110 	.word	0x0803d110
 800eb9c:	0803d110 	.word	0x0803d110
 800eba0:	0803d114 	.word	0x0803d114

0800eba4 <__retarget_lock_init_recursive>:
 800eba4:	4770      	bx	lr

0800eba6 <__retarget_lock_acquire_recursive>:
 800eba6:	4770      	bx	lr

0800eba8 <__retarget_lock_release_recursive>:
 800eba8:	4770      	bx	lr

0800ebaa <memcpy>:
 800ebaa:	440a      	add	r2, r1
 800ebac:	4291      	cmp	r1, r2
 800ebae:	f100 33ff 	add.w	r3, r0, #4294967295
 800ebb2:	d100      	bne.n	800ebb6 <memcpy+0xc>
 800ebb4:	4770      	bx	lr
 800ebb6:	b510      	push	{r4, lr}
 800ebb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebc0:	4291      	cmp	r1, r2
 800ebc2:	d1f9      	bne.n	800ebb8 <memcpy+0xe>
 800ebc4:	bd10      	pop	{r4, pc}
	...

0800ebc8 <nanf>:
 800ebc8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ebd0 <nanf+0x8>
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop
 800ebd0:	7fc00000 	.word	0x7fc00000

0800ebd4 <quorem>:
 800ebd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd8:	6903      	ldr	r3, [r0, #16]
 800ebda:	690c      	ldr	r4, [r1, #16]
 800ebdc:	42a3      	cmp	r3, r4
 800ebde:	4607      	mov	r7, r0
 800ebe0:	db7e      	blt.n	800ece0 <quorem+0x10c>
 800ebe2:	3c01      	subs	r4, #1
 800ebe4:	f101 0814 	add.w	r8, r1, #20
 800ebe8:	00a3      	lsls	r3, r4, #2
 800ebea:	f100 0514 	add.w	r5, r0, #20
 800ebee:	9300      	str	r3, [sp, #0]
 800ebf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ebf4:	9301      	str	r3, [sp, #4]
 800ebf6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ebfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ebfe:	3301      	adds	r3, #1
 800ec00:	429a      	cmp	r2, r3
 800ec02:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ec06:	fbb2 f6f3 	udiv	r6, r2, r3
 800ec0a:	d32e      	bcc.n	800ec6a <quorem+0x96>
 800ec0c:	f04f 0a00 	mov.w	sl, #0
 800ec10:	46c4      	mov	ip, r8
 800ec12:	46ae      	mov	lr, r5
 800ec14:	46d3      	mov	fp, sl
 800ec16:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ec1a:	b298      	uxth	r0, r3
 800ec1c:	fb06 a000 	mla	r0, r6, r0, sl
 800ec20:	0c02      	lsrs	r2, r0, #16
 800ec22:	0c1b      	lsrs	r3, r3, #16
 800ec24:	fb06 2303 	mla	r3, r6, r3, r2
 800ec28:	f8de 2000 	ldr.w	r2, [lr]
 800ec2c:	b280      	uxth	r0, r0
 800ec2e:	b292      	uxth	r2, r2
 800ec30:	1a12      	subs	r2, r2, r0
 800ec32:	445a      	add	r2, fp
 800ec34:	f8de 0000 	ldr.w	r0, [lr]
 800ec38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ec3c:	b29b      	uxth	r3, r3
 800ec3e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ec42:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ec46:	b292      	uxth	r2, r2
 800ec48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ec4c:	45e1      	cmp	r9, ip
 800ec4e:	f84e 2b04 	str.w	r2, [lr], #4
 800ec52:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ec56:	d2de      	bcs.n	800ec16 <quorem+0x42>
 800ec58:	9b00      	ldr	r3, [sp, #0]
 800ec5a:	58eb      	ldr	r3, [r5, r3]
 800ec5c:	b92b      	cbnz	r3, 800ec6a <quorem+0x96>
 800ec5e:	9b01      	ldr	r3, [sp, #4]
 800ec60:	3b04      	subs	r3, #4
 800ec62:	429d      	cmp	r5, r3
 800ec64:	461a      	mov	r2, r3
 800ec66:	d32f      	bcc.n	800ecc8 <quorem+0xf4>
 800ec68:	613c      	str	r4, [r7, #16]
 800ec6a:	4638      	mov	r0, r7
 800ec6c:	f001 f912 	bl	800fe94 <__mcmp>
 800ec70:	2800      	cmp	r0, #0
 800ec72:	db25      	blt.n	800ecc0 <quorem+0xec>
 800ec74:	4629      	mov	r1, r5
 800ec76:	2000      	movs	r0, #0
 800ec78:	f858 2b04 	ldr.w	r2, [r8], #4
 800ec7c:	f8d1 c000 	ldr.w	ip, [r1]
 800ec80:	fa1f fe82 	uxth.w	lr, r2
 800ec84:	fa1f f38c 	uxth.w	r3, ip
 800ec88:	eba3 030e 	sub.w	r3, r3, lr
 800ec8c:	4403      	add	r3, r0
 800ec8e:	0c12      	lsrs	r2, r2, #16
 800ec90:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ec94:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ec98:	b29b      	uxth	r3, r3
 800ec9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec9e:	45c1      	cmp	r9, r8
 800eca0:	f841 3b04 	str.w	r3, [r1], #4
 800eca4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eca8:	d2e6      	bcs.n	800ec78 <quorem+0xa4>
 800ecaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ecae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ecb2:	b922      	cbnz	r2, 800ecbe <quorem+0xea>
 800ecb4:	3b04      	subs	r3, #4
 800ecb6:	429d      	cmp	r5, r3
 800ecb8:	461a      	mov	r2, r3
 800ecba:	d30b      	bcc.n	800ecd4 <quorem+0x100>
 800ecbc:	613c      	str	r4, [r7, #16]
 800ecbe:	3601      	adds	r6, #1
 800ecc0:	4630      	mov	r0, r6
 800ecc2:	b003      	add	sp, #12
 800ecc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecc8:	6812      	ldr	r2, [r2, #0]
 800ecca:	3b04      	subs	r3, #4
 800eccc:	2a00      	cmp	r2, #0
 800ecce:	d1cb      	bne.n	800ec68 <quorem+0x94>
 800ecd0:	3c01      	subs	r4, #1
 800ecd2:	e7c6      	b.n	800ec62 <quorem+0x8e>
 800ecd4:	6812      	ldr	r2, [r2, #0]
 800ecd6:	3b04      	subs	r3, #4
 800ecd8:	2a00      	cmp	r2, #0
 800ecda:	d1ef      	bne.n	800ecbc <quorem+0xe8>
 800ecdc:	3c01      	subs	r4, #1
 800ecde:	e7ea      	b.n	800ecb6 <quorem+0xe2>
 800ece0:	2000      	movs	r0, #0
 800ece2:	e7ee      	b.n	800ecc2 <quorem+0xee>
 800ece4:	0000      	movs	r0, r0
	...

0800ece8 <_dtoa_r>:
 800ece8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecec:	69c7      	ldr	r7, [r0, #28]
 800ecee:	b097      	sub	sp, #92	@ 0x5c
 800ecf0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ecf4:	ec55 4b10 	vmov	r4, r5, d0
 800ecf8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ecfa:	9107      	str	r1, [sp, #28]
 800ecfc:	4681      	mov	r9, r0
 800ecfe:	920c      	str	r2, [sp, #48]	@ 0x30
 800ed00:	9311      	str	r3, [sp, #68]	@ 0x44
 800ed02:	b97f      	cbnz	r7, 800ed24 <_dtoa_r+0x3c>
 800ed04:	2010      	movs	r0, #16
 800ed06:	f7fe fd79 	bl	800d7fc <malloc>
 800ed0a:	4602      	mov	r2, r0
 800ed0c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ed10:	b920      	cbnz	r0, 800ed1c <_dtoa_r+0x34>
 800ed12:	4ba9      	ldr	r3, [pc, #676]	@ (800efb8 <_dtoa_r+0x2d0>)
 800ed14:	21ef      	movs	r1, #239	@ 0xef
 800ed16:	48a9      	ldr	r0, [pc, #676]	@ (800efbc <_dtoa_r+0x2d4>)
 800ed18:	f002 fac2 	bl	80112a0 <__assert_func>
 800ed1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ed20:	6007      	str	r7, [r0, #0]
 800ed22:	60c7      	str	r7, [r0, #12]
 800ed24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed28:	6819      	ldr	r1, [r3, #0]
 800ed2a:	b159      	cbz	r1, 800ed44 <_dtoa_r+0x5c>
 800ed2c:	685a      	ldr	r2, [r3, #4]
 800ed2e:	604a      	str	r2, [r1, #4]
 800ed30:	2301      	movs	r3, #1
 800ed32:	4093      	lsls	r3, r2
 800ed34:	608b      	str	r3, [r1, #8]
 800ed36:	4648      	mov	r0, r9
 800ed38:	f000 fe30 	bl	800f99c <_Bfree>
 800ed3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed40:	2200      	movs	r2, #0
 800ed42:	601a      	str	r2, [r3, #0]
 800ed44:	1e2b      	subs	r3, r5, #0
 800ed46:	bfb9      	ittee	lt
 800ed48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ed4c:	9305      	strlt	r3, [sp, #20]
 800ed4e:	2300      	movge	r3, #0
 800ed50:	6033      	strge	r3, [r6, #0]
 800ed52:	9f05      	ldr	r7, [sp, #20]
 800ed54:	4b9a      	ldr	r3, [pc, #616]	@ (800efc0 <_dtoa_r+0x2d8>)
 800ed56:	bfbc      	itt	lt
 800ed58:	2201      	movlt	r2, #1
 800ed5a:	6032      	strlt	r2, [r6, #0]
 800ed5c:	43bb      	bics	r3, r7
 800ed5e:	d112      	bne.n	800ed86 <_dtoa_r+0x9e>
 800ed60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ed62:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ed66:	6013      	str	r3, [r2, #0]
 800ed68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ed6c:	4323      	orrs	r3, r4
 800ed6e:	f000 855a 	beq.w	800f826 <_dtoa_r+0xb3e>
 800ed72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ed74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800efd4 <_dtoa_r+0x2ec>
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	f000 855c 	beq.w	800f836 <_dtoa_r+0xb4e>
 800ed7e:	f10a 0303 	add.w	r3, sl, #3
 800ed82:	f000 bd56 	b.w	800f832 <_dtoa_r+0xb4a>
 800ed86:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	ec51 0b17 	vmov	r0, r1, d7
 800ed90:	2300      	movs	r3, #0
 800ed92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ed96:	f7f1 fea7 	bl	8000ae8 <__aeabi_dcmpeq>
 800ed9a:	4680      	mov	r8, r0
 800ed9c:	b158      	cbz	r0, 800edb6 <_dtoa_r+0xce>
 800ed9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eda0:	2301      	movs	r3, #1
 800eda2:	6013      	str	r3, [r2, #0]
 800eda4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eda6:	b113      	cbz	r3, 800edae <_dtoa_r+0xc6>
 800eda8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800edaa:	4b86      	ldr	r3, [pc, #536]	@ (800efc4 <_dtoa_r+0x2dc>)
 800edac:	6013      	str	r3, [r2, #0]
 800edae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800efd8 <_dtoa_r+0x2f0>
 800edb2:	f000 bd40 	b.w	800f836 <_dtoa_r+0xb4e>
 800edb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800edba:	aa14      	add	r2, sp, #80	@ 0x50
 800edbc:	a915      	add	r1, sp, #84	@ 0x54
 800edbe:	4648      	mov	r0, r9
 800edc0:	f001 f988 	bl	80100d4 <__d2b>
 800edc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800edc8:	9002      	str	r0, [sp, #8]
 800edca:	2e00      	cmp	r6, #0
 800edcc:	d078      	beq.n	800eec0 <_dtoa_r+0x1d8>
 800edce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edd0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800edd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800edd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eddc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ede0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ede4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ede8:	4619      	mov	r1, r3
 800edea:	2200      	movs	r2, #0
 800edec:	4b76      	ldr	r3, [pc, #472]	@ (800efc8 <_dtoa_r+0x2e0>)
 800edee:	f7f1 fa5b 	bl	80002a8 <__aeabi_dsub>
 800edf2:	a36b      	add	r3, pc, #428	@ (adr r3, 800efa0 <_dtoa_r+0x2b8>)
 800edf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf8:	f7f1 fc0e 	bl	8000618 <__aeabi_dmul>
 800edfc:	a36a      	add	r3, pc, #424	@ (adr r3, 800efa8 <_dtoa_r+0x2c0>)
 800edfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee02:	f7f1 fa53 	bl	80002ac <__adddf3>
 800ee06:	4604      	mov	r4, r0
 800ee08:	4630      	mov	r0, r6
 800ee0a:	460d      	mov	r5, r1
 800ee0c:	f7f1 fb9a 	bl	8000544 <__aeabi_i2d>
 800ee10:	a367      	add	r3, pc, #412	@ (adr r3, 800efb0 <_dtoa_r+0x2c8>)
 800ee12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee16:	f7f1 fbff 	bl	8000618 <__aeabi_dmul>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	4620      	mov	r0, r4
 800ee20:	4629      	mov	r1, r5
 800ee22:	f7f1 fa43 	bl	80002ac <__adddf3>
 800ee26:	4604      	mov	r4, r0
 800ee28:	460d      	mov	r5, r1
 800ee2a:	f7f1 fea5 	bl	8000b78 <__aeabi_d2iz>
 800ee2e:	2200      	movs	r2, #0
 800ee30:	4607      	mov	r7, r0
 800ee32:	2300      	movs	r3, #0
 800ee34:	4620      	mov	r0, r4
 800ee36:	4629      	mov	r1, r5
 800ee38:	f7f1 fe60 	bl	8000afc <__aeabi_dcmplt>
 800ee3c:	b140      	cbz	r0, 800ee50 <_dtoa_r+0x168>
 800ee3e:	4638      	mov	r0, r7
 800ee40:	f7f1 fb80 	bl	8000544 <__aeabi_i2d>
 800ee44:	4622      	mov	r2, r4
 800ee46:	462b      	mov	r3, r5
 800ee48:	f7f1 fe4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800ee4c:	b900      	cbnz	r0, 800ee50 <_dtoa_r+0x168>
 800ee4e:	3f01      	subs	r7, #1
 800ee50:	2f16      	cmp	r7, #22
 800ee52:	d852      	bhi.n	800eefa <_dtoa_r+0x212>
 800ee54:	4b5d      	ldr	r3, [pc, #372]	@ (800efcc <_dtoa_r+0x2e4>)
 800ee56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ee62:	f7f1 fe4b 	bl	8000afc <__aeabi_dcmplt>
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d049      	beq.n	800eefe <_dtoa_r+0x216>
 800ee6a:	3f01      	subs	r7, #1
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ee70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ee72:	1b9b      	subs	r3, r3, r6
 800ee74:	1e5a      	subs	r2, r3, #1
 800ee76:	bf45      	ittet	mi
 800ee78:	f1c3 0301 	rsbmi	r3, r3, #1
 800ee7c:	9300      	strmi	r3, [sp, #0]
 800ee7e:	2300      	movpl	r3, #0
 800ee80:	2300      	movmi	r3, #0
 800ee82:	9206      	str	r2, [sp, #24]
 800ee84:	bf54      	ite	pl
 800ee86:	9300      	strpl	r3, [sp, #0]
 800ee88:	9306      	strmi	r3, [sp, #24]
 800ee8a:	2f00      	cmp	r7, #0
 800ee8c:	db39      	blt.n	800ef02 <_dtoa_r+0x21a>
 800ee8e:	9b06      	ldr	r3, [sp, #24]
 800ee90:	970d      	str	r7, [sp, #52]	@ 0x34
 800ee92:	443b      	add	r3, r7
 800ee94:	9306      	str	r3, [sp, #24]
 800ee96:	2300      	movs	r3, #0
 800ee98:	9308      	str	r3, [sp, #32]
 800ee9a:	9b07      	ldr	r3, [sp, #28]
 800ee9c:	2b09      	cmp	r3, #9
 800ee9e:	d863      	bhi.n	800ef68 <_dtoa_r+0x280>
 800eea0:	2b05      	cmp	r3, #5
 800eea2:	bfc4      	itt	gt
 800eea4:	3b04      	subgt	r3, #4
 800eea6:	9307      	strgt	r3, [sp, #28]
 800eea8:	9b07      	ldr	r3, [sp, #28]
 800eeaa:	f1a3 0302 	sub.w	r3, r3, #2
 800eeae:	bfcc      	ite	gt
 800eeb0:	2400      	movgt	r4, #0
 800eeb2:	2401      	movle	r4, #1
 800eeb4:	2b03      	cmp	r3, #3
 800eeb6:	d863      	bhi.n	800ef80 <_dtoa_r+0x298>
 800eeb8:	e8df f003 	tbb	[pc, r3]
 800eebc:	2b375452 	.word	0x2b375452
 800eec0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800eec4:	441e      	add	r6, r3
 800eec6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800eeca:	2b20      	cmp	r3, #32
 800eecc:	bfc1      	itttt	gt
 800eece:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800eed2:	409f      	lslgt	r7, r3
 800eed4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800eed8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800eedc:	bfd6      	itet	le
 800eede:	f1c3 0320 	rsble	r3, r3, #32
 800eee2:	ea47 0003 	orrgt.w	r0, r7, r3
 800eee6:	fa04 f003 	lslle.w	r0, r4, r3
 800eeea:	f7f1 fb1b 	bl	8000524 <__aeabi_ui2d>
 800eeee:	2201      	movs	r2, #1
 800eef0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800eef4:	3e01      	subs	r6, #1
 800eef6:	9212      	str	r2, [sp, #72]	@ 0x48
 800eef8:	e776      	b.n	800ede8 <_dtoa_r+0x100>
 800eefa:	2301      	movs	r3, #1
 800eefc:	e7b7      	b.n	800ee6e <_dtoa_r+0x186>
 800eefe:	9010      	str	r0, [sp, #64]	@ 0x40
 800ef00:	e7b6      	b.n	800ee70 <_dtoa_r+0x188>
 800ef02:	9b00      	ldr	r3, [sp, #0]
 800ef04:	1bdb      	subs	r3, r3, r7
 800ef06:	9300      	str	r3, [sp, #0]
 800ef08:	427b      	negs	r3, r7
 800ef0a:	9308      	str	r3, [sp, #32]
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef10:	e7c3      	b.n	800ee9a <_dtoa_r+0x1b2>
 800ef12:	2301      	movs	r3, #1
 800ef14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef18:	eb07 0b03 	add.w	fp, r7, r3
 800ef1c:	f10b 0301 	add.w	r3, fp, #1
 800ef20:	2b01      	cmp	r3, #1
 800ef22:	9303      	str	r3, [sp, #12]
 800ef24:	bfb8      	it	lt
 800ef26:	2301      	movlt	r3, #1
 800ef28:	e006      	b.n	800ef38 <_dtoa_r+0x250>
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	dd28      	ble.n	800ef86 <_dtoa_r+0x29e>
 800ef34:	469b      	mov	fp, r3
 800ef36:	9303      	str	r3, [sp, #12]
 800ef38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ef3c:	2100      	movs	r1, #0
 800ef3e:	2204      	movs	r2, #4
 800ef40:	f102 0514 	add.w	r5, r2, #20
 800ef44:	429d      	cmp	r5, r3
 800ef46:	d926      	bls.n	800ef96 <_dtoa_r+0x2ae>
 800ef48:	6041      	str	r1, [r0, #4]
 800ef4a:	4648      	mov	r0, r9
 800ef4c:	f000 fce6 	bl	800f91c <_Balloc>
 800ef50:	4682      	mov	sl, r0
 800ef52:	2800      	cmp	r0, #0
 800ef54:	d142      	bne.n	800efdc <_dtoa_r+0x2f4>
 800ef56:	4b1e      	ldr	r3, [pc, #120]	@ (800efd0 <_dtoa_r+0x2e8>)
 800ef58:	4602      	mov	r2, r0
 800ef5a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ef5e:	e6da      	b.n	800ed16 <_dtoa_r+0x2e>
 800ef60:	2300      	movs	r3, #0
 800ef62:	e7e3      	b.n	800ef2c <_dtoa_r+0x244>
 800ef64:	2300      	movs	r3, #0
 800ef66:	e7d5      	b.n	800ef14 <_dtoa_r+0x22c>
 800ef68:	2401      	movs	r4, #1
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	9307      	str	r3, [sp, #28]
 800ef6e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ef70:	f04f 3bff 	mov.w	fp, #4294967295
 800ef74:	2200      	movs	r2, #0
 800ef76:	f8cd b00c 	str.w	fp, [sp, #12]
 800ef7a:	2312      	movs	r3, #18
 800ef7c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ef7e:	e7db      	b.n	800ef38 <_dtoa_r+0x250>
 800ef80:	2301      	movs	r3, #1
 800ef82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef84:	e7f4      	b.n	800ef70 <_dtoa_r+0x288>
 800ef86:	f04f 0b01 	mov.w	fp, #1
 800ef8a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ef8e:	465b      	mov	r3, fp
 800ef90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ef94:	e7d0      	b.n	800ef38 <_dtoa_r+0x250>
 800ef96:	3101      	adds	r1, #1
 800ef98:	0052      	lsls	r2, r2, #1
 800ef9a:	e7d1      	b.n	800ef40 <_dtoa_r+0x258>
 800ef9c:	f3af 8000 	nop.w
 800efa0:	636f4361 	.word	0x636f4361
 800efa4:	3fd287a7 	.word	0x3fd287a7
 800efa8:	8b60c8b3 	.word	0x8b60c8b3
 800efac:	3fc68a28 	.word	0x3fc68a28
 800efb0:	509f79fb 	.word	0x509f79fb
 800efb4:	3fd34413 	.word	0x3fd34413
 800efb8:	0803ce2b 	.word	0x0803ce2b
 800efbc:	0803ce42 	.word	0x0803ce42
 800efc0:	7ff00000 	.word	0x7ff00000
 800efc4:	0803cdf6 	.word	0x0803cdf6
 800efc8:	3ff80000 	.word	0x3ff80000
 800efcc:	0803cff0 	.word	0x0803cff0
 800efd0:	0803ce9a 	.word	0x0803ce9a
 800efd4:	0803ce27 	.word	0x0803ce27
 800efd8:	0803cdf5 	.word	0x0803cdf5
 800efdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800efe0:	6018      	str	r0, [r3, #0]
 800efe2:	9b03      	ldr	r3, [sp, #12]
 800efe4:	2b0e      	cmp	r3, #14
 800efe6:	f200 80a1 	bhi.w	800f12c <_dtoa_r+0x444>
 800efea:	2c00      	cmp	r4, #0
 800efec:	f000 809e 	beq.w	800f12c <_dtoa_r+0x444>
 800eff0:	2f00      	cmp	r7, #0
 800eff2:	dd33      	ble.n	800f05c <_dtoa_r+0x374>
 800eff4:	4b9c      	ldr	r3, [pc, #624]	@ (800f268 <_dtoa_r+0x580>)
 800eff6:	f007 020f 	and.w	r2, r7, #15
 800effa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800effe:	ed93 7b00 	vldr	d7, [r3]
 800f002:	05f8      	lsls	r0, r7, #23
 800f004:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f008:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f00c:	d516      	bpl.n	800f03c <_dtoa_r+0x354>
 800f00e:	4b97      	ldr	r3, [pc, #604]	@ (800f26c <_dtoa_r+0x584>)
 800f010:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f014:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f018:	f7f1 fc28 	bl	800086c <__aeabi_ddiv>
 800f01c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f020:	f004 040f 	and.w	r4, r4, #15
 800f024:	2603      	movs	r6, #3
 800f026:	4d91      	ldr	r5, [pc, #580]	@ (800f26c <_dtoa_r+0x584>)
 800f028:	b954      	cbnz	r4, 800f040 <_dtoa_r+0x358>
 800f02a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f02e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f032:	f7f1 fc1b 	bl	800086c <__aeabi_ddiv>
 800f036:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f03a:	e028      	b.n	800f08e <_dtoa_r+0x3a6>
 800f03c:	2602      	movs	r6, #2
 800f03e:	e7f2      	b.n	800f026 <_dtoa_r+0x33e>
 800f040:	07e1      	lsls	r1, r4, #31
 800f042:	d508      	bpl.n	800f056 <_dtoa_r+0x36e>
 800f044:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f048:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f04c:	f7f1 fae4 	bl	8000618 <__aeabi_dmul>
 800f050:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f054:	3601      	adds	r6, #1
 800f056:	1064      	asrs	r4, r4, #1
 800f058:	3508      	adds	r5, #8
 800f05a:	e7e5      	b.n	800f028 <_dtoa_r+0x340>
 800f05c:	f000 80af 	beq.w	800f1be <_dtoa_r+0x4d6>
 800f060:	427c      	negs	r4, r7
 800f062:	4b81      	ldr	r3, [pc, #516]	@ (800f268 <_dtoa_r+0x580>)
 800f064:	4d81      	ldr	r5, [pc, #516]	@ (800f26c <_dtoa_r+0x584>)
 800f066:	f004 020f 	and.w	r2, r4, #15
 800f06a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f072:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f076:	f7f1 facf 	bl	8000618 <__aeabi_dmul>
 800f07a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f07e:	1124      	asrs	r4, r4, #4
 800f080:	2300      	movs	r3, #0
 800f082:	2602      	movs	r6, #2
 800f084:	2c00      	cmp	r4, #0
 800f086:	f040 808f 	bne.w	800f1a8 <_dtoa_r+0x4c0>
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d1d3      	bne.n	800f036 <_dtoa_r+0x34e>
 800f08e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f090:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f094:	2b00      	cmp	r3, #0
 800f096:	f000 8094 	beq.w	800f1c2 <_dtoa_r+0x4da>
 800f09a:	4b75      	ldr	r3, [pc, #468]	@ (800f270 <_dtoa_r+0x588>)
 800f09c:	2200      	movs	r2, #0
 800f09e:	4620      	mov	r0, r4
 800f0a0:	4629      	mov	r1, r5
 800f0a2:	f7f1 fd2b 	bl	8000afc <__aeabi_dcmplt>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	f000 808b 	beq.w	800f1c2 <_dtoa_r+0x4da>
 800f0ac:	9b03      	ldr	r3, [sp, #12]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	f000 8087 	beq.w	800f1c2 <_dtoa_r+0x4da>
 800f0b4:	f1bb 0f00 	cmp.w	fp, #0
 800f0b8:	dd34      	ble.n	800f124 <_dtoa_r+0x43c>
 800f0ba:	4620      	mov	r0, r4
 800f0bc:	4b6d      	ldr	r3, [pc, #436]	@ (800f274 <_dtoa_r+0x58c>)
 800f0be:	2200      	movs	r2, #0
 800f0c0:	4629      	mov	r1, r5
 800f0c2:	f7f1 faa9 	bl	8000618 <__aeabi_dmul>
 800f0c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800f0ce:	3601      	adds	r6, #1
 800f0d0:	465c      	mov	r4, fp
 800f0d2:	4630      	mov	r0, r6
 800f0d4:	f7f1 fa36 	bl	8000544 <__aeabi_i2d>
 800f0d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0dc:	f7f1 fa9c 	bl	8000618 <__aeabi_dmul>
 800f0e0:	4b65      	ldr	r3, [pc, #404]	@ (800f278 <_dtoa_r+0x590>)
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	f7f1 f8e2 	bl	80002ac <__adddf3>
 800f0e8:	4605      	mov	r5, r0
 800f0ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f0ee:	2c00      	cmp	r4, #0
 800f0f0:	d16a      	bne.n	800f1c8 <_dtoa_r+0x4e0>
 800f0f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0f6:	4b61      	ldr	r3, [pc, #388]	@ (800f27c <_dtoa_r+0x594>)
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	f7f1 f8d5 	bl	80002a8 <__aeabi_dsub>
 800f0fe:	4602      	mov	r2, r0
 800f100:	460b      	mov	r3, r1
 800f102:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f106:	462a      	mov	r2, r5
 800f108:	4633      	mov	r3, r6
 800f10a:	f7f1 fd15 	bl	8000b38 <__aeabi_dcmpgt>
 800f10e:	2800      	cmp	r0, #0
 800f110:	f040 8298 	bne.w	800f644 <_dtoa_r+0x95c>
 800f114:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f118:	462a      	mov	r2, r5
 800f11a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f11e:	f7f1 fced 	bl	8000afc <__aeabi_dcmplt>
 800f122:	bb38      	cbnz	r0, 800f174 <_dtoa_r+0x48c>
 800f124:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f128:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f12c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f12e:	2b00      	cmp	r3, #0
 800f130:	f2c0 8157 	blt.w	800f3e2 <_dtoa_r+0x6fa>
 800f134:	2f0e      	cmp	r7, #14
 800f136:	f300 8154 	bgt.w	800f3e2 <_dtoa_r+0x6fa>
 800f13a:	4b4b      	ldr	r3, [pc, #300]	@ (800f268 <_dtoa_r+0x580>)
 800f13c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f140:	ed93 7b00 	vldr	d7, [r3]
 800f144:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f146:	2b00      	cmp	r3, #0
 800f148:	ed8d 7b00 	vstr	d7, [sp]
 800f14c:	f280 80e5 	bge.w	800f31a <_dtoa_r+0x632>
 800f150:	9b03      	ldr	r3, [sp, #12]
 800f152:	2b00      	cmp	r3, #0
 800f154:	f300 80e1 	bgt.w	800f31a <_dtoa_r+0x632>
 800f158:	d10c      	bne.n	800f174 <_dtoa_r+0x48c>
 800f15a:	4b48      	ldr	r3, [pc, #288]	@ (800f27c <_dtoa_r+0x594>)
 800f15c:	2200      	movs	r2, #0
 800f15e:	ec51 0b17 	vmov	r0, r1, d7
 800f162:	f7f1 fa59 	bl	8000618 <__aeabi_dmul>
 800f166:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f16a:	f7f1 fcdb 	bl	8000b24 <__aeabi_dcmpge>
 800f16e:	2800      	cmp	r0, #0
 800f170:	f000 8266 	beq.w	800f640 <_dtoa_r+0x958>
 800f174:	2400      	movs	r4, #0
 800f176:	4625      	mov	r5, r4
 800f178:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f17a:	4656      	mov	r6, sl
 800f17c:	ea6f 0803 	mvn.w	r8, r3
 800f180:	2700      	movs	r7, #0
 800f182:	4621      	mov	r1, r4
 800f184:	4648      	mov	r0, r9
 800f186:	f000 fc09 	bl	800f99c <_Bfree>
 800f18a:	2d00      	cmp	r5, #0
 800f18c:	f000 80bd 	beq.w	800f30a <_dtoa_r+0x622>
 800f190:	b12f      	cbz	r7, 800f19e <_dtoa_r+0x4b6>
 800f192:	42af      	cmp	r7, r5
 800f194:	d003      	beq.n	800f19e <_dtoa_r+0x4b6>
 800f196:	4639      	mov	r1, r7
 800f198:	4648      	mov	r0, r9
 800f19a:	f000 fbff 	bl	800f99c <_Bfree>
 800f19e:	4629      	mov	r1, r5
 800f1a0:	4648      	mov	r0, r9
 800f1a2:	f000 fbfb 	bl	800f99c <_Bfree>
 800f1a6:	e0b0      	b.n	800f30a <_dtoa_r+0x622>
 800f1a8:	07e2      	lsls	r2, r4, #31
 800f1aa:	d505      	bpl.n	800f1b8 <_dtoa_r+0x4d0>
 800f1ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f1b0:	f7f1 fa32 	bl	8000618 <__aeabi_dmul>
 800f1b4:	3601      	adds	r6, #1
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	1064      	asrs	r4, r4, #1
 800f1ba:	3508      	adds	r5, #8
 800f1bc:	e762      	b.n	800f084 <_dtoa_r+0x39c>
 800f1be:	2602      	movs	r6, #2
 800f1c0:	e765      	b.n	800f08e <_dtoa_r+0x3a6>
 800f1c2:	9c03      	ldr	r4, [sp, #12]
 800f1c4:	46b8      	mov	r8, r7
 800f1c6:	e784      	b.n	800f0d2 <_dtoa_r+0x3ea>
 800f1c8:	4b27      	ldr	r3, [pc, #156]	@ (800f268 <_dtoa_r+0x580>)
 800f1ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f1cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f1d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f1d4:	4454      	add	r4, sl
 800f1d6:	2900      	cmp	r1, #0
 800f1d8:	d054      	beq.n	800f284 <_dtoa_r+0x59c>
 800f1da:	4929      	ldr	r1, [pc, #164]	@ (800f280 <_dtoa_r+0x598>)
 800f1dc:	2000      	movs	r0, #0
 800f1de:	f7f1 fb45 	bl	800086c <__aeabi_ddiv>
 800f1e2:	4633      	mov	r3, r6
 800f1e4:	462a      	mov	r2, r5
 800f1e6:	f7f1 f85f 	bl	80002a8 <__aeabi_dsub>
 800f1ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f1ee:	4656      	mov	r6, sl
 800f1f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1f4:	f7f1 fcc0 	bl	8000b78 <__aeabi_d2iz>
 800f1f8:	4605      	mov	r5, r0
 800f1fa:	f7f1 f9a3 	bl	8000544 <__aeabi_i2d>
 800f1fe:	4602      	mov	r2, r0
 800f200:	460b      	mov	r3, r1
 800f202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f206:	f7f1 f84f 	bl	80002a8 <__aeabi_dsub>
 800f20a:	3530      	adds	r5, #48	@ 0x30
 800f20c:	4602      	mov	r2, r0
 800f20e:	460b      	mov	r3, r1
 800f210:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f214:	f806 5b01 	strb.w	r5, [r6], #1
 800f218:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f21c:	f7f1 fc6e 	bl	8000afc <__aeabi_dcmplt>
 800f220:	2800      	cmp	r0, #0
 800f222:	d172      	bne.n	800f30a <_dtoa_r+0x622>
 800f224:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f228:	4911      	ldr	r1, [pc, #68]	@ (800f270 <_dtoa_r+0x588>)
 800f22a:	2000      	movs	r0, #0
 800f22c:	f7f1 f83c 	bl	80002a8 <__aeabi_dsub>
 800f230:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f234:	f7f1 fc62 	bl	8000afc <__aeabi_dcmplt>
 800f238:	2800      	cmp	r0, #0
 800f23a:	f040 80b4 	bne.w	800f3a6 <_dtoa_r+0x6be>
 800f23e:	42a6      	cmp	r6, r4
 800f240:	f43f af70 	beq.w	800f124 <_dtoa_r+0x43c>
 800f244:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f248:	4b0a      	ldr	r3, [pc, #40]	@ (800f274 <_dtoa_r+0x58c>)
 800f24a:	2200      	movs	r2, #0
 800f24c:	f7f1 f9e4 	bl	8000618 <__aeabi_dmul>
 800f250:	4b08      	ldr	r3, [pc, #32]	@ (800f274 <_dtoa_r+0x58c>)
 800f252:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f256:	2200      	movs	r2, #0
 800f258:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f25c:	f7f1 f9dc 	bl	8000618 <__aeabi_dmul>
 800f260:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f264:	e7c4      	b.n	800f1f0 <_dtoa_r+0x508>
 800f266:	bf00      	nop
 800f268:	0803cff0 	.word	0x0803cff0
 800f26c:	0803cfc8 	.word	0x0803cfc8
 800f270:	3ff00000 	.word	0x3ff00000
 800f274:	40240000 	.word	0x40240000
 800f278:	401c0000 	.word	0x401c0000
 800f27c:	40140000 	.word	0x40140000
 800f280:	3fe00000 	.word	0x3fe00000
 800f284:	4631      	mov	r1, r6
 800f286:	4628      	mov	r0, r5
 800f288:	f7f1 f9c6 	bl	8000618 <__aeabi_dmul>
 800f28c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f290:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f292:	4656      	mov	r6, sl
 800f294:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f298:	f7f1 fc6e 	bl	8000b78 <__aeabi_d2iz>
 800f29c:	4605      	mov	r5, r0
 800f29e:	f7f1 f951 	bl	8000544 <__aeabi_i2d>
 800f2a2:	4602      	mov	r2, r0
 800f2a4:	460b      	mov	r3, r1
 800f2a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2aa:	f7f0 fffd 	bl	80002a8 <__aeabi_dsub>
 800f2ae:	3530      	adds	r5, #48	@ 0x30
 800f2b0:	f806 5b01 	strb.w	r5, [r6], #1
 800f2b4:	4602      	mov	r2, r0
 800f2b6:	460b      	mov	r3, r1
 800f2b8:	42a6      	cmp	r6, r4
 800f2ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f2be:	f04f 0200 	mov.w	r2, #0
 800f2c2:	d124      	bne.n	800f30e <_dtoa_r+0x626>
 800f2c4:	4baf      	ldr	r3, [pc, #700]	@ (800f584 <_dtoa_r+0x89c>)
 800f2c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f2ca:	f7f0 ffef 	bl	80002ac <__adddf3>
 800f2ce:	4602      	mov	r2, r0
 800f2d0:	460b      	mov	r3, r1
 800f2d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2d6:	f7f1 fc2f 	bl	8000b38 <__aeabi_dcmpgt>
 800f2da:	2800      	cmp	r0, #0
 800f2dc:	d163      	bne.n	800f3a6 <_dtoa_r+0x6be>
 800f2de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f2e2:	49a8      	ldr	r1, [pc, #672]	@ (800f584 <_dtoa_r+0x89c>)
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	f7f0 ffdf 	bl	80002a8 <__aeabi_dsub>
 800f2ea:	4602      	mov	r2, r0
 800f2ec:	460b      	mov	r3, r1
 800f2ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2f2:	f7f1 fc03 	bl	8000afc <__aeabi_dcmplt>
 800f2f6:	2800      	cmp	r0, #0
 800f2f8:	f43f af14 	beq.w	800f124 <_dtoa_r+0x43c>
 800f2fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f2fe:	1e73      	subs	r3, r6, #1
 800f300:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f302:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f306:	2b30      	cmp	r3, #48	@ 0x30
 800f308:	d0f8      	beq.n	800f2fc <_dtoa_r+0x614>
 800f30a:	4647      	mov	r7, r8
 800f30c:	e03b      	b.n	800f386 <_dtoa_r+0x69e>
 800f30e:	4b9e      	ldr	r3, [pc, #632]	@ (800f588 <_dtoa_r+0x8a0>)
 800f310:	f7f1 f982 	bl	8000618 <__aeabi_dmul>
 800f314:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f318:	e7bc      	b.n	800f294 <_dtoa_r+0x5ac>
 800f31a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f31e:	4656      	mov	r6, sl
 800f320:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f324:	4620      	mov	r0, r4
 800f326:	4629      	mov	r1, r5
 800f328:	f7f1 faa0 	bl	800086c <__aeabi_ddiv>
 800f32c:	f7f1 fc24 	bl	8000b78 <__aeabi_d2iz>
 800f330:	4680      	mov	r8, r0
 800f332:	f7f1 f907 	bl	8000544 <__aeabi_i2d>
 800f336:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f33a:	f7f1 f96d 	bl	8000618 <__aeabi_dmul>
 800f33e:	4602      	mov	r2, r0
 800f340:	460b      	mov	r3, r1
 800f342:	4620      	mov	r0, r4
 800f344:	4629      	mov	r1, r5
 800f346:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f34a:	f7f0 ffad 	bl	80002a8 <__aeabi_dsub>
 800f34e:	f806 4b01 	strb.w	r4, [r6], #1
 800f352:	9d03      	ldr	r5, [sp, #12]
 800f354:	eba6 040a 	sub.w	r4, r6, sl
 800f358:	42a5      	cmp	r5, r4
 800f35a:	4602      	mov	r2, r0
 800f35c:	460b      	mov	r3, r1
 800f35e:	d133      	bne.n	800f3c8 <_dtoa_r+0x6e0>
 800f360:	f7f0 ffa4 	bl	80002ac <__adddf3>
 800f364:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f368:	4604      	mov	r4, r0
 800f36a:	460d      	mov	r5, r1
 800f36c:	f7f1 fbe4 	bl	8000b38 <__aeabi_dcmpgt>
 800f370:	b9c0      	cbnz	r0, 800f3a4 <_dtoa_r+0x6bc>
 800f372:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f376:	4620      	mov	r0, r4
 800f378:	4629      	mov	r1, r5
 800f37a:	f7f1 fbb5 	bl	8000ae8 <__aeabi_dcmpeq>
 800f37e:	b110      	cbz	r0, 800f386 <_dtoa_r+0x69e>
 800f380:	f018 0f01 	tst.w	r8, #1
 800f384:	d10e      	bne.n	800f3a4 <_dtoa_r+0x6bc>
 800f386:	9902      	ldr	r1, [sp, #8]
 800f388:	4648      	mov	r0, r9
 800f38a:	f000 fb07 	bl	800f99c <_Bfree>
 800f38e:	2300      	movs	r3, #0
 800f390:	7033      	strb	r3, [r6, #0]
 800f392:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f394:	3701      	adds	r7, #1
 800f396:	601f      	str	r7, [r3, #0]
 800f398:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	f000 824b 	beq.w	800f836 <_dtoa_r+0xb4e>
 800f3a0:	601e      	str	r6, [r3, #0]
 800f3a2:	e248      	b.n	800f836 <_dtoa_r+0xb4e>
 800f3a4:	46b8      	mov	r8, r7
 800f3a6:	4633      	mov	r3, r6
 800f3a8:	461e      	mov	r6, r3
 800f3aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f3ae:	2a39      	cmp	r2, #57	@ 0x39
 800f3b0:	d106      	bne.n	800f3c0 <_dtoa_r+0x6d8>
 800f3b2:	459a      	cmp	sl, r3
 800f3b4:	d1f8      	bne.n	800f3a8 <_dtoa_r+0x6c0>
 800f3b6:	2230      	movs	r2, #48	@ 0x30
 800f3b8:	f108 0801 	add.w	r8, r8, #1
 800f3bc:	f88a 2000 	strb.w	r2, [sl]
 800f3c0:	781a      	ldrb	r2, [r3, #0]
 800f3c2:	3201      	adds	r2, #1
 800f3c4:	701a      	strb	r2, [r3, #0]
 800f3c6:	e7a0      	b.n	800f30a <_dtoa_r+0x622>
 800f3c8:	4b6f      	ldr	r3, [pc, #444]	@ (800f588 <_dtoa_r+0x8a0>)
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	f7f1 f924 	bl	8000618 <__aeabi_dmul>
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	4604      	mov	r4, r0
 800f3d6:	460d      	mov	r5, r1
 800f3d8:	f7f1 fb86 	bl	8000ae8 <__aeabi_dcmpeq>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d09f      	beq.n	800f320 <_dtoa_r+0x638>
 800f3e0:	e7d1      	b.n	800f386 <_dtoa_r+0x69e>
 800f3e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f3e4:	2a00      	cmp	r2, #0
 800f3e6:	f000 80ea 	beq.w	800f5be <_dtoa_r+0x8d6>
 800f3ea:	9a07      	ldr	r2, [sp, #28]
 800f3ec:	2a01      	cmp	r2, #1
 800f3ee:	f300 80cd 	bgt.w	800f58c <_dtoa_r+0x8a4>
 800f3f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f3f4:	2a00      	cmp	r2, #0
 800f3f6:	f000 80c1 	beq.w	800f57c <_dtoa_r+0x894>
 800f3fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f3fe:	9c08      	ldr	r4, [sp, #32]
 800f400:	9e00      	ldr	r6, [sp, #0]
 800f402:	9a00      	ldr	r2, [sp, #0]
 800f404:	441a      	add	r2, r3
 800f406:	9200      	str	r2, [sp, #0]
 800f408:	9a06      	ldr	r2, [sp, #24]
 800f40a:	2101      	movs	r1, #1
 800f40c:	441a      	add	r2, r3
 800f40e:	4648      	mov	r0, r9
 800f410:	9206      	str	r2, [sp, #24]
 800f412:	f000 fbc1 	bl	800fb98 <__i2b>
 800f416:	4605      	mov	r5, r0
 800f418:	b166      	cbz	r6, 800f434 <_dtoa_r+0x74c>
 800f41a:	9b06      	ldr	r3, [sp, #24]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	dd09      	ble.n	800f434 <_dtoa_r+0x74c>
 800f420:	42b3      	cmp	r3, r6
 800f422:	9a00      	ldr	r2, [sp, #0]
 800f424:	bfa8      	it	ge
 800f426:	4633      	movge	r3, r6
 800f428:	1ad2      	subs	r2, r2, r3
 800f42a:	9200      	str	r2, [sp, #0]
 800f42c:	9a06      	ldr	r2, [sp, #24]
 800f42e:	1af6      	subs	r6, r6, r3
 800f430:	1ad3      	subs	r3, r2, r3
 800f432:	9306      	str	r3, [sp, #24]
 800f434:	9b08      	ldr	r3, [sp, #32]
 800f436:	b30b      	cbz	r3, 800f47c <_dtoa_r+0x794>
 800f438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	f000 80c6 	beq.w	800f5cc <_dtoa_r+0x8e4>
 800f440:	2c00      	cmp	r4, #0
 800f442:	f000 80c0 	beq.w	800f5c6 <_dtoa_r+0x8de>
 800f446:	4629      	mov	r1, r5
 800f448:	4622      	mov	r2, r4
 800f44a:	4648      	mov	r0, r9
 800f44c:	f000 fc5c 	bl	800fd08 <__pow5mult>
 800f450:	9a02      	ldr	r2, [sp, #8]
 800f452:	4601      	mov	r1, r0
 800f454:	4605      	mov	r5, r0
 800f456:	4648      	mov	r0, r9
 800f458:	f000 fbb4 	bl	800fbc4 <__multiply>
 800f45c:	9902      	ldr	r1, [sp, #8]
 800f45e:	4680      	mov	r8, r0
 800f460:	4648      	mov	r0, r9
 800f462:	f000 fa9b 	bl	800f99c <_Bfree>
 800f466:	9b08      	ldr	r3, [sp, #32]
 800f468:	1b1b      	subs	r3, r3, r4
 800f46a:	9308      	str	r3, [sp, #32]
 800f46c:	f000 80b1 	beq.w	800f5d2 <_dtoa_r+0x8ea>
 800f470:	9a08      	ldr	r2, [sp, #32]
 800f472:	4641      	mov	r1, r8
 800f474:	4648      	mov	r0, r9
 800f476:	f000 fc47 	bl	800fd08 <__pow5mult>
 800f47a:	9002      	str	r0, [sp, #8]
 800f47c:	2101      	movs	r1, #1
 800f47e:	4648      	mov	r0, r9
 800f480:	f000 fb8a 	bl	800fb98 <__i2b>
 800f484:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f486:	4604      	mov	r4, r0
 800f488:	2b00      	cmp	r3, #0
 800f48a:	f000 81d8 	beq.w	800f83e <_dtoa_r+0xb56>
 800f48e:	461a      	mov	r2, r3
 800f490:	4601      	mov	r1, r0
 800f492:	4648      	mov	r0, r9
 800f494:	f000 fc38 	bl	800fd08 <__pow5mult>
 800f498:	9b07      	ldr	r3, [sp, #28]
 800f49a:	2b01      	cmp	r3, #1
 800f49c:	4604      	mov	r4, r0
 800f49e:	f300 809f 	bgt.w	800f5e0 <_dtoa_r+0x8f8>
 800f4a2:	9b04      	ldr	r3, [sp, #16]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f040 8097 	bne.w	800f5d8 <_dtoa_r+0x8f0>
 800f4aa:	9b05      	ldr	r3, [sp, #20]
 800f4ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	f040 8093 	bne.w	800f5dc <_dtoa_r+0x8f4>
 800f4b6:	9b05      	ldr	r3, [sp, #20]
 800f4b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f4bc:	0d1b      	lsrs	r3, r3, #20
 800f4be:	051b      	lsls	r3, r3, #20
 800f4c0:	b133      	cbz	r3, 800f4d0 <_dtoa_r+0x7e8>
 800f4c2:	9b00      	ldr	r3, [sp, #0]
 800f4c4:	3301      	adds	r3, #1
 800f4c6:	9300      	str	r3, [sp, #0]
 800f4c8:	9b06      	ldr	r3, [sp, #24]
 800f4ca:	3301      	adds	r3, #1
 800f4cc:	9306      	str	r3, [sp, #24]
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	9308      	str	r3, [sp, #32]
 800f4d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	f000 81b8 	beq.w	800f84a <_dtoa_r+0xb62>
 800f4da:	6923      	ldr	r3, [r4, #16]
 800f4dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f4e0:	6918      	ldr	r0, [r3, #16]
 800f4e2:	f000 fb0d 	bl	800fb00 <__hi0bits>
 800f4e6:	f1c0 0020 	rsb	r0, r0, #32
 800f4ea:	9b06      	ldr	r3, [sp, #24]
 800f4ec:	4418      	add	r0, r3
 800f4ee:	f010 001f 	ands.w	r0, r0, #31
 800f4f2:	f000 8082 	beq.w	800f5fa <_dtoa_r+0x912>
 800f4f6:	f1c0 0320 	rsb	r3, r0, #32
 800f4fa:	2b04      	cmp	r3, #4
 800f4fc:	dd73      	ble.n	800f5e6 <_dtoa_r+0x8fe>
 800f4fe:	9b00      	ldr	r3, [sp, #0]
 800f500:	f1c0 001c 	rsb	r0, r0, #28
 800f504:	4403      	add	r3, r0
 800f506:	9300      	str	r3, [sp, #0]
 800f508:	9b06      	ldr	r3, [sp, #24]
 800f50a:	4403      	add	r3, r0
 800f50c:	4406      	add	r6, r0
 800f50e:	9306      	str	r3, [sp, #24]
 800f510:	9b00      	ldr	r3, [sp, #0]
 800f512:	2b00      	cmp	r3, #0
 800f514:	dd05      	ble.n	800f522 <_dtoa_r+0x83a>
 800f516:	9902      	ldr	r1, [sp, #8]
 800f518:	461a      	mov	r2, r3
 800f51a:	4648      	mov	r0, r9
 800f51c:	f000 fc4e 	bl	800fdbc <__lshift>
 800f520:	9002      	str	r0, [sp, #8]
 800f522:	9b06      	ldr	r3, [sp, #24]
 800f524:	2b00      	cmp	r3, #0
 800f526:	dd05      	ble.n	800f534 <_dtoa_r+0x84c>
 800f528:	4621      	mov	r1, r4
 800f52a:	461a      	mov	r2, r3
 800f52c:	4648      	mov	r0, r9
 800f52e:	f000 fc45 	bl	800fdbc <__lshift>
 800f532:	4604      	mov	r4, r0
 800f534:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f536:	2b00      	cmp	r3, #0
 800f538:	d061      	beq.n	800f5fe <_dtoa_r+0x916>
 800f53a:	9802      	ldr	r0, [sp, #8]
 800f53c:	4621      	mov	r1, r4
 800f53e:	f000 fca9 	bl	800fe94 <__mcmp>
 800f542:	2800      	cmp	r0, #0
 800f544:	da5b      	bge.n	800f5fe <_dtoa_r+0x916>
 800f546:	2300      	movs	r3, #0
 800f548:	9902      	ldr	r1, [sp, #8]
 800f54a:	220a      	movs	r2, #10
 800f54c:	4648      	mov	r0, r9
 800f54e:	f000 fa47 	bl	800f9e0 <__multadd>
 800f552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f554:	9002      	str	r0, [sp, #8]
 800f556:	f107 38ff 	add.w	r8, r7, #4294967295
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	f000 8177 	beq.w	800f84e <_dtoa_r+0xb66>
 800f560:	4629      	mov	r1, r5
 800f562:	2300      	movs	r3, #0
 800f564:	220a      	movs	r2, #10
 800f566:	4648      	mov	r0, r9
 800f568:	f000 fa3a 	bl	800f9e0 <__multadd>
 800f56c:	f1bb 0f00 	cmp.w	fp, #0
 800f570:	4605      	mov	r5, r0
 800f572:	dc6f      	bgt.n	800f654 <_dtoa_r+0x96c>
 800f574:	9b07      	ldr	r3, [sp, #28]
 800f576:	2b02      	cmp	r3, #2
 800f578:	dc49      	bgt.n	800f60e <_dtoa_r+0x926>
 800f57a:	e06b      	b.n	800f654 <_dtoa_r+0x96c>
 800f57c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f57e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f582:	e73c      	b.n	800f3fe <_dtoa_r+0x716>
 800f584:	3fe00000 	.word	0x3fe00000
 800f588:	40240000 	.word	0x40240000
 800f58c:	9b03      	ldr	r3, [sp, #12]
 800f58e:	1e5c      	subs	r4, r3, #1
 800f590:	9b08      	ldr	r3, [sp, #32]
 800f592:	42a3      	cmp	r3, r4
 800f594:	db09      	blt.n	800f5aa <_dtoa_r+0x8c2>
 800f596:	1b1c      	subs	r4, r3, r4
 800f598:	9b03      	ldr	r3, [sp, #12]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	f6bf af30 	bge.w	800f400 <_dtoa_r+0x718>
 800f5a0:	9b00      	ldr	r3, [sp, #0]
 800f5a2:	9a03      	ldr	r2, [sp, #12]
 800f5a4:	1a9e      	subs	r6, r3, r2
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	e72b      	b.n	800f402 <_dtoa_r+0x71a>
 800f5aa:	9b08      	ldr	r3, [sp, #32]
 800f5ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f5ae:	9408      	str	r4, [sp, #32]
 800f5b0:	1ae3      	subs	r3, r4, r3
 800f5b2:	441a      	add	r2, r3
 800f5b4:	9e00      	ldr	r6, [sp, #0]
 800f5b6:	9b03      	ldr	r3, [sp, #12]
 800f5b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800f5ba:	2400      	movs	r4, #0
 800f5bc:	e721      	b.n	800f402 <_dtoa_r+0x71a>
 800f5be:	9c08      	ldr	r4, [sp, #32]
 800f5c0:	9e00      	ldr	r6, [sp, #0]
 800f5c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f5c4:	e728      	b.n	800f418 <_dtoa_r+0x730>
 800f5c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f5ca:	e751      	b.n	800f470 <_dtoa_r+0x788>
 800f5cc:	9a08      	ldr	r2, [sp, #32]
 800f5ce:	9902      	ldr	r1, [sp, #8]
 800f5d0:	e750      	b.n	800f474 <_dtoa_r+0x78c>
 800f5d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800f5d6:	e751      	b.n	800f47c <_dtoa_r+0x794>
 800f5d8:	2300      	movs	r3, #0
 800f5da:	e779      	b.n	800f4d0 <_dtoa_r+0x7e8>
 800f5dc:	9b04      	ldr	r3, [sp, #16]
 800f5de:	e777      	b.n	800f4d0 <_dtoa_r+0x7e8>
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	9308      	str	r3, [sp, #32]
 800f5e4:	e779      	b.n	800f4da <_dtoa_r+0x7f2>
 800f5e6:	d093      	beq.n	800f510 <_dtoa_r+0x828>
 800f5e8:	9a00      	ldr	r2, [sp, #0]
 800f5ea:	331c      	adds	r3, #28
 800f5ec:	441a      	add	r2, r3
 800f5ee:	9200      	str	r2, [sp, #0]
 800f5f0:	9a06      	ldr	r2, [sp, #24]
 800f5f2:	441a      	add	r2, r3
 800f5f4:	441e      	add	r6, r3
 800f5f6:	9206      	str	r2, [sp, #24]
 800f5f8:	e78a      	b.n	800f510 <_dtoa_r+0x828>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	e7f4      	b.n	800f5e8 <_dtoa_r+0x900>
 800f5fe:	9b03      	ldr	r3, [sp, #12]
 800f600:	2b00      	cmp	r3, #0
 800f602:	46b8      	mov	r8, r7
 800f604:	dc20      	bgt.n	800f648 <_dtoa_r+0x960>
 800f606:	469b      	mov	fp, r3
 800f608:	9b07      	ldr	r3, [sp, #28]
 800f60a:	2b02      	cmp	r3, #2
 800f60c:	dd1e      	ble.n	800f64c <_dtoa_r+0x964>
 800f60e:	f1bb 0f00 	cmp.w	fp, #0
 800f612:	f47f adb1 	bne.w	800f178 <_dtoa_r+0x490>
 800f616:	4621      	mov	r1, r4
 800f618:	465b      	mov	r3, fp
 800f61a:	2205      	movs	r2, #5
 800f61c:	4648      	mov	r0, r9
 800f61e:	f000 f9df 	bl	800f9e0 <__multadd>
 800f622:	4601      	mov	r1, r0
 800f624:	4604      	mov	r4, r0
 800f626:	9802      	ldr	r0, [sp, #8]
 800f628:	f000 fc34 	bl	800fe94 <__mcmp>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	f77f ada3 	ble.w	800f178 <_dtoa_r+0x490>
 800f632:	4656      	mov	r6, sl
 800f634:	2331      	movs	r3, #49	@ 0x31
 800f636:	f806 3b01 	strb.w	r3, [r6], #1
 800f63a:	f108 0801 	add.w	r8, r8, #1
 800f63e:	e59f      	b.n	800f180 <_dtoa_r+0x498>
 800f640:	9c03      	ldr	r4, [sp, #12]
 800f642:	46b8      	mov	r8, r7
 800f644:	4625      	mov	r5, r4
 800f646:	e7f4      	b.n	800f632 <_dtoa_r+0x94a>
 800f648:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f64c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f64e:	2b00      	cmp	r3, #0
 800f650:	f000 8101 	beq.w	800f856 <_dtoa_r+0xb6e>
 800f654:	2e00      	cmp	r6, #0
 800f656:	dd05      	ble.n	800f664 <_dtoa_r+0x97c>
 800f658:	4629      	mov	r1, r5
 800f65a:	4632      	mov	r2, r6
 800f65c:	4648      	mov	r0, r9
 800f65e:	f000 fbad 	bl	800fdbc <__lshift>
 800f662:	4605      	mov	r5, r0
 800f664:	9b08      	ldr	r3, [sp, #32]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d05c      	beq.n	800f724 <_dtoa_r+0xa3c>
 800f66a:	6869      	ldr	r1, [r5, #4]
 800f66c:	4648      	mov	r0, r9
 800f66e:	f000 f955 	bl	800f91c <_Balloc>
 800f672:	4606      	mov	r6, r0
 800f674:	b928      	cbnz	r0, 800f682 <_dtoa_r+0x99a>
 800f676:	4b82      	ldr	r3, [pc, #520]	@ (800f880 <_dtoa_r+0xb98>)
 800f678:	4602      	mov	r2, r0
 800f67a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f67e:	f7ff bb4a 	b.w	800ed16 <_dtoa_r+0x2e>
 800f682:	692a      	ldr	r2, [r5, #16]
 800f684:	3202      	adds	r2, #2
 800f686:	0092      	lsls	r2, r2, #2
 800f688:	f105 010c 	add.w	r1, r5, #12
 800f68c:	300c      	adds	r0, #12
 800f68e:	f7ff fa8c 	bl	800ebaa <memcpy>
 800f692:	2201      	movs	r2, #1
 800f694:	4631      	mov	r1, r6
 800f696:	4648      	mov	r0, r9
 800f698:	f000 fb90 	bl	800fdbc <__lshift>
 800f69c:	f10a 0301 	add.w	r3, sl, #1
 800f6a0:	9300      	str	r3, [sp, #0]
 800f6a2:	eb0a 030b 	add.w	r3, sl, fp
 800f6a6:	9308      	str	r3, [sp, #32]
 800f6a8:	9b04      	ldr	r3, [sp, #16]
 800f6aa:	f003 0301 	and.w	r3, r3, #1
 800f6ae:	462f      	mov	r7, r5
 800f6b0:	9306      	str	r3, [sp, #24]
 800f6b2:	4605      	mov	r5, r0
 800f6b4:	9b00      	ldr	r3, [sp, #0]
 800f6b6:	9802      	ldr	r0, [sp, #8]
 800f6b8:	4621      	mov	r1, r4
 800f6ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800f6be:	f7ff fa89 	bl	800ebd4 <quorem>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	3330      	adds	r3, #48	@ 0x30
 800f6c6:	9003      	str	r0, [sp, #12]
 800f6c8:	4639      	mov	r1, r7
 800f6ca:	9802      	ldr	r0, [sp, #8]
 800f6cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6ce:	f000 fbe1 	bl	800fe94 <__mcmp>
 800f6d2:	462a      	mov	r2, r5
 800f6d4:	9004      	str	r0, [sp, #16]
 800f6d6:	4621      	mov	r1, r4
 800f6d8:	4648      	mov	r0, r9
 800f6da:	f000 fbf7 	bl	800fecc <__mdiff>
 800f6de:	68c2      	ldr	r2, [r0, #12]
 800f6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6e2:	4606      	mov	r6, r0
 800f6e4:	bb02      	cbnz	r2, 800f728 <_dtoa_r+0xa40>
 800f6e6:	4601      	mov	r1, r0
 800f6e8:	9802      	ldr	r0, [sp, #8]
 800f6ea:	f000 fbd3 	bl	800fe94 <__mcmp>
 800f6ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6f0:	4602      	mov	r2, r0
 800f6f2:	4631      	mov	r1, r6
 800f6f4:	4648      	mov	r0, r9
 800f6f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800f6f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6fa:	f000 f94f 	bl	800f99c <_Bfree>
 800f6fe:	9b07      	ldr	r3, [sp, #28]
 800f700:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f702:	9e00      	ldr	r6, [sp, #0]
 800f704:	ea42 0103 	orr.w	r1, r2, r3
 800f708:	9b06      	ldr	r3, [sp, #24]
 800f70a:	4319      	orrs	r1, r3
 800f70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f70e:	d10d      	bne.n	800f72c <_dtoa_r+0xa44>
 800f710:	2b39      	cmp	r3, #57	@ 0x39
 800f712:	d027      	beq.n	800f764 <_dtoa_r+0xa7c>
 800f714:	9a04      	ldr	r2, [sp, #16]
 800f716:	2a00      	cmp	r2, #0
 800f718:	dd01      	ble.n	800f71e <_dtoa_r+0xa36>
 800f71a:	9b03      	ldr	r3, [sp, #12]
 800f71c:	3331      	adds	r3, #49	@ 0x31
 800f71e:	f88b 3000 	strb.w	r3, [fp]
 800f722:	e52e      	b.n	800f182 <_dtoa_r+0x49a>
 800f724:	4628      	mov	r0, r5
 800f726:	e7b9      	b.n	800f69c <_dtoa_r+0x9b4>
 800f728:	2201      	movs	r2, #1
 800f72a:	e7e2      	b.n	800f6f2 <_dtoa_r+0xa0a>
 800f72c:	9904      	ldr	r1, [sp, #16]
 800f72e:	2900      	cmp	r1, #0
 800f730:	db04      	blt.n	800f73c <_dtoa_r+0xa54>
 800f732:	9807      	ldr	r0, [sp, #28]
 800f734:	4301      	orrs	r1, r0
 800f736:	9806      	ldr	r0, [sp, #24]
 800f738:	4301      	orrs	r1, r0
 800f73a:	d120      	bne.n	800f77e <_dtoa_r+0xa96>
 800f73c:	2a00      	cmp	r2, #0
 800f73e:	ddee      	ble.n	800f71e <_dtoa_r+0xa36>
 800f740:	9902      	ldr	r1, [sp, #8]
 800f742:	9300      	str	r3, [sp, #0]
 800f744:	2201      	movs	r2, #1
 800f746:	4648      	mov	r0, r9
 800f748:	f000 fb38 	bl	800fdbc <__lshift>
 800f74c:	4621      	mov	r1, r4
 800f74e:	9002      	str	r0, [sp, #8]
 800f750:	f000 fba0 	bl	800fe94 <__mcmp>
 800f754:	2800      	cmp	r0, #0
 800f756:	9b00      	ldr	r3, [sp, #0]
 800f758:	dc02      	bgt.n	800f760 <_dtoa_r+0xa78>
 800f75a:	d1e0      	bne.n	800f71e <_dtoa_r+0xa36>
 800f75c:	07da      	lsls	r2, r3, #31
 800f75e:	d5de      	bpl.n	800f71e <_dtoa_r+0xa36>
 800f760:	2b39      	cmp	r3, #57	@ 0x39
 800f762:	d1da      	bne.n	800f71a <_dtoa_r+0xa32>
 800f764:	2339      	movs	r3, #57	@ 0x39
 800f766:	f88b 3000 	strb.w	r3, [fp]
 800f76a:	4633      	mov	r3, r6
 800f76c:	461e      	mov	r6, r3
 800f76e:	3b01      	subs	r3, #1
 800f770:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f774:	2a39      	cmp	r2, #57	@ 0x39
 800f776:	d04e      	beq.n	800f816 <_dtoa_r+0xb2e>
 800f778:	3201      	adds	r2, #1
 800f77a:	701a      	strb	r2, [r3, #0]
 800f77c:	e501      	b.n	800f182 <_dtoa_r+0x49a>
 800f77e:	2a00      	cmp	r2, #0
 800f780:	dd03      	ble.n	800f78a <_dtoa_r+0xaa2>
 800f782:	2b39      	cmp	r3, #57	@ 0x39
 800f784:	d0ee      	beq.n	800f764 <_dtoa_r+0xa7c>
 800f786:	3301      	adds	r3, #1
 800f788:	e7c9      	b.n	800f71e <_dtoa_r+0xa36>
 800f78a:	9a00      	ldr	r2, [sp, #0]
 800f78c:	9908      	ldr	r1, [sp, #32]
 800f78e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f792:	428a      	cmp	r2, r1
 800f794:	d028      	beq.n	800f7e8 <_dtoa_r+0xb00>
 800f796:	9902      	ldr	r1, [sp, #8]
 800f798:	2300      	movs	r3, #0
 800f79a:	220a      	movs	r2, #10
 800f79c:	4648      	mov	r0, r9
 800f79e:	f000 f91f 	bl	800f9e0 <__multadd>
 800f7a2:	42af      	cmp	r7, r5
 800f7a4:	9002      	str	r0, [sp, #8]
 800f7a6:	f04f 0300 	mov.w	r3, #0
 800f7aa:	f04f 020a 	mov.w	r2, #10
 800f7ae:	4639      	mov	r1, r7
 800f7b0:	4648      	mov	r0, r9
 800f7b2:	d107      	bne.n	800f7c4 <_dtoa_r+0xadc>
 800f7b4:	f000 f914 	bl	800f9e0 <__multadd>
 800f7b8:	4607      	mov	r7, r0
 800f7ba:	4605      	mov	r5, r0
 800f7bc:	9b00      	ldr	r3, [sp, #0]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	9300      	str	r3, [sp, #0]
 800f7c2:	e777      	b.n	800f6b4 <_dtoa_r+0x9cc>
 800f7c4:	f000 f90c 	bl	800f9e0 <__multadd>
 800f7c8:	4629      	mov	r1, r5
 800f7ca:	4607      	mov	r7, r0
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	220a      	movs	r2, #10
 800f7d0:	4648      	mov	r0, r9
 800f7d2:	f000 f905 	bl	800f9e0 <__multadd>
 800f7d6:	4605      	mov	r5, r0
 800f7d8:	e7f0      	b.n	800f7bc <_dtoa_r+0xad4>
 800f7da:	f1bb 0f00 	cmp.w	fp, #0
 800f7de:	bfcc      	ite	gt
 800f7e0:	465e      	movgt	r6, fp
 800f7e2:	2601      	movle	r6, #1
 800f7e4:	4456      	add	r6, sl
 800f7e6:	2700      	movs	r7, #0
 800f7e8:	9902      	ldr	r1, [sp, #8]
 800f7ea:	9300      	str	r3, [sp, #0]
 800f7ec:	2201      	movs	r2, #1
 800f7ee:	4648      	mov	r0, r9
 800f7f0:	f000 fae4 	bl	800fdbc <__lshift>
 800f7f4:	4621      	mov	r1, r4
 800f7f6:	9002      	str	r0, [sp, #8]
 800f7f8:	f000 fb4c 	bl	800fe94 <__mcmp>
 800f7fc:	2800      	cmp	r0, #0
 800f7fe:	dcb4      	bgt.n	800f76a <_dtoa_r+0xa82>
 800f800:	d102      	bne.n	800f808 <_dtoa_r+0xb20>
 800f802:	9b00      	ldr	r3, [sp, #0]
 800f804:	07db      	lsls	r3, r3, #31
 800f806:	d4b0      	bmi.n	800f76a <_dtoa_r+0xa82>
 800f808:	4633      	mov	r3, r6
 800f80a:	461e      	mov	r6, r3
 800f80c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f810:	2a30      	cmp	r2, #48	@ 0x30
 800f812:	d0fa      	beq.n	800f80a <_dtoa_r+0xb22>
 800f814:	e4b5      	b.n	800f182 <_dtoa_r+0x49a>
 800f816:	459a      	cmp	sl, r3
 800f818:	d1a8      	bne.n	800f76c <_dtoa_r+0xa84>
 800f81a:	2331      	movs	r3, #49	@ 0x31
 800f81c:	f108 0801 	add.w	r8, r8, #1
 800f820:	f88a 3000 	strb.w	r3, [sl]
 800f824:	e4ad      	b.n	800f182 <_dtoa_r+0x49a>
 800f826:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f828:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f884 <_dtoa_r+0xb9c>
 800f82c:	b11b      	cbz	r3, 800f836 <_dtoa_r+0xb4e>
 800f82e:	f10a 0308 	add.w	r3, sl, #8
 800f832:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f834:	6013      	str	r3, [r2, #0]
 800f836:	4650      	mov	r0, sl
 800f838:	b017      	add	sp, #92	@ 0x5c
 800f83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f83e:	9b07      	ldr	r3, [sp, #28]
 800f840:	2b01      	cmp	r3, #1
 800f842:	f77f ae2e 	ble.w	800f4a2 <_dtoa_r+0x7ba>
 800f846:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f848:	9308      	str	r3, [sp, #32]
 800f84a:	2001      	movs	r0, #1
 800f84c:	e64d      	b.n	800f4ea <_dtoa_r+0x802>
 800f84e:	f1bb 0f00 	cmp.w	fp, #0
 800f852:	f77f aed9 	ble.w	800f608 <_dtoa_r+0x920>
 800f856:	4656      	mov	r6, sl
 800f858:	9802      	ldr	r0, [sp, #8]
 800f85a:	4621      	mov	r1, r4
 800f85c:	f7ff f9ba 	bl	800ebd4 <quorem>
 800f860:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f864:	f806 3b01 	strb.w	r3, [r6], #1
 800f868:	eba6 020a 	sub.w	r2, r6, sl
 800f86c:	4593      	cmp	fp, r2
 800f86e:	ddb4      	ble.n	800f7da <_dtoa_r+0xaf2>
 800f870:	9902      	ldr	r1, [sp, #8]
 800f872:	2300      	movs	r3, #0
 800f874:	220a      	movs	r2, #10
 800f876:	4648      	mov	r0, r9
 800f878:	f000 f8b2 	bl	800f9e0 <__multadd>
 800f87c:	9002      	str	r0, [sp, #8]
 800f87e:	e7eb      	b.n	800f858 <_dtoa_r+0xb70>
 800f880:	0803ce9a 	.word	0x0803ce9a
 800f884:	0803ce1e 	.word	0x0803ce1e

0800f888 <_free_r>:
 800f888:	b538      	push	{r3, r4, r5, lr}
 800f88a:	4605      	mov	r5, r0
 800f88c:	2900      	cmp	r1, #0
 800f88e:	d041      	beq.n	800f914 <_free_r+0x8c>
 800f890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f894:	1f0c      	subs	r4, r1, #4
 800f896:	2b00      	cmp	r3, #0
 800f898:	bfb8      	it	lt
 800f89a:	18e4      	addlt	r4, r4, r3
 800f89c:	f7fe f860 	bl	800d960 <__malloc_lock>
 800f8a0:	4a1d      	ldr	r2, [pc, #116]	@ (800f918 <_free_r+0x90>)
 800f8a2:	6813      	ldr	r3, [r2, #0]
 800f8a4:	b933      	cbnz	r3, 800f8b4 <_free_r+0x2c>
 800f8a6:	6063      	str	r3, [r4, #4]
 800f8a8:	6014      	str	r4, [r2, #0]
 800f8aa:	4628      	mov	r0, r5
 800f8ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8b0:	f7fe b85c 	b.w	800d96c <__malloc_unlock>
 800f8b4:	42a3      	cmp	r3, r4
 800f8b6:	d908      	bls.n	800f8ca <_free_r+0x42>
 800f8b8:	6820      	ldr	r0, [r4, #0]
 800f8ba:	1821      	adds	r1, r4, r0
 800f8bc:	428b      	cmp	r3, r1
 800f8be:	bf01      	itttt	eq
 800f8c0:	6819      	ldreq	r1, [r3, #0]
 800f8c2:	685b      	ldreq	r3, [r3, #4]
 800f8c4:	1809      	addeq	r1, r1, r0
 800f8c6:	6021      	streq	r1, [r4, #0]
 800f8c8:	e7ed      	b.n	800f8a6 <_free_r+0x1e>
 800f8ca:	461a      	mov	r2, r3
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	b10b      	cbz	r3, 800f8d4 <_free_r+0x4c>
 800f8d0:	42a3      	cmp	r3, r4
 800f8d2:	d9fa      	bls.n	800f8ca <_free_r+0x42>
 800f8d4:	6811      	ldr	r1, [r2, #0]
 800f8d6:	1850      	adds	r0, r2, r1
 800f8d8:	42a0      	cmp	r0, r4
 800f8da:	d10b      	bne.n	800f8f4 <_free_r+0x6c>
 800f8dc:	6820      	ldr	r0, [r4, #0]
 800f8de:	4401      	add	r1, r0
 800f8e0:	1850      	adds	r0, r2, r1
 800f8e2:	4283      	cmp	r3, r0
 800f8e4:	6011      	str	r1, [r2, #0]
 800f8e6:	d1e0      	bne.n	800f8aa <_free_r+0x22>
 800f8e8:	6818      	ldr	r0, [r3, #0]
 800f8ea:	685b      	ldr	r3, [r3, #4]
 800f8ec:	6053      	str	r3, [r2, #4]
 800f8ee:	4408      	add	r0, r1
 800f8f0:	6010      	str	r0, [r2, #0]
 800f8f2:	e7da      	b.n	800f8aa <_free_r+0x22>
 800f8f4:	d902      	bls.n	800f8fc <_free_r+0x74>
 800f8f6:	230c      	movs	r3, #12
 800f8f8:	602b      	str	r3, [r5, #0]
 800f8fa:	e7d6      	b.n	800f8aa <_free_r+0x22>
 800f8fc:	6820      	ldr	r0, [r4, #0]
 800f8fe:	1821      	adds	r1, r4, r0
 800f900:	428b      	cmp	r3, r1
 800f902:	bf04      	itt	eq
 800f904:	6819      	ldreq	r1, [r3, #0]
 800f906:	685b      	ldreq	r3, [r3, #4]
 800f908:	6063      	str	r3, [r4, #4]
 800f90a:	bf04      	itt	eq
 800f90c:	1809      	addeq	r1, r1, r0
 800f90e:	6021      	streq	r1, [r4, #0]
 800f910:	6054      	str	r4, [r2, #4]
 800f912:	e7ca      	b.n	800f8aa <_free_r+0x22>
 800f914:	bd38      	pop	{r3, r4, r5, pc}
 800f916:	bf00      	nop
 800f918:	20002024 	.word	0x20002024

0800f91c <_Balloc>:
 800f91c:	b570      	push	{r4, r5, r6, lr}
 800f91e:	69c6      	ldr	r6, [r0, #28]
 800f920:	4604      	mov	r4, r0
 800f922:	460d      	mov	r5, r1
 800f924:	b976      	cbnz	r6, 800f944 <_Balloc+0x28>
 800f926:	2010      	movs	r0, #16
 800f928:	f7fd ff68 	bl	800d7fc <malloc>
 800f92c:	4602      	mov	r2, r0
 800f92e:	61e0      	str	r0, [r4, #28]
 800f930:	b920      	cbnz	r0, 800f93c <_Balloc+0x20>
 800f932:	4b18      	ldr	r3, [pc, #96]	@ (800f994 <_Balloc+0x78>)
 800f934:	4818      	ldr	r0, [pc, #96]	@ (800f998 <_Balloc+0x7c>)
 800f936:	216b      	movs	r1, #107	@ 0x6b
 800f938:	f001 fcb2 	bl	80112a0 <__assert_func>
 800f93c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f940:	6006      	str	r6, [r0, #0]
 800f942:	60c6      	str	r6, [r0, #12]
 800f944:	69e6      	ldr	r6, [r4, #28]
 800f946:	68f3      	ldr	r3, [r6, #12]
 800f948:	b183      	cbz	r3, 800f96c <_Balloc+0x50>
 800f94a:	69e3      	ldr	r3, [r4, #28]
 800f94c:	68db      	ldr	r3, [r3, #12]
 800f94e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f952:	b9b8      	cbnz	r0, 800f984 <_Balloc+0x68>
 800f954:	2101      	movs	r1, #1
 800f956:	fa01 f605 	lsl.w	r6, r1, r5
 800f95a:	1d72      	adds	r2, r6, #5
 800f95c:	0092      	lsls	r2, r2, #2
 800f95e:	4620      	mov	r0, r4
 800f960:	f001 fcbc 	bl	80112dc <_calloc_r>
 800f964:	b160      	cbz	r0, 800f980 <_Balloc+0x64>
 800f966:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f96a:	e00e      	b.n	800f98a <_Balloc+0x6e>
 800f96c:	2221      	movs	r2, #33	@ 0x21
 800f96e:	2104      	movs	r1, #4
 800f970:	4620      	mov	r0, r4
 800f972:	f001 fcb3 	bl	80112dc <_calloc_r>
 800f976:	69e3      	ldr	r3, [r4, #28]
 800f978:	60f0      	str	r0, [r6, #12]
 800f97a:	68db      	ldr	r3, [r3, #12]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d1e4      	bne.n	800f94a <_Balloc+0x2e>
 800f980:	2000      	movs	r0, #0
 800f982:	bd70      	pop	{r4, r5, r6, pc}
 800f984:	6802      	ldr	r2, [r0, #0]
 800f986:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f98a:	2300      	movs	r3, #0
 800f98c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f990:	e7f7      	b.n	800f982 <_Balloc+0x66>
 800f992:	bf00      	nop
 800f994:	0803ce2b 	.word	0x0803ce2b
 800f998:	0803ceab 	.word	0x0803ceab

0800f99c <_Bfree>:
 800f99c:	b570      	push	{r4, r5, r6, lr}
 800f99e:	69c6      	ldr	r6, [r0, #28]
 800f9a0:	4605      	mov	r5, r0
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	b976      	cbnz	r6, 800f9c4 <_Bfree+0x28>
 800f9a6:	2010      	movs	r0, #16
 800f9a8:	f7fd ff28 	bl	800d7fc <malloc>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	61e8      	str	r0, [r5, #28]
 800f9b0:	b920      	cbnz	r0, 800f9bc <_Bfree+0x20>
 800f9b2:	4b09      	ldr	r3, [pc, #36]	@ (800f9d8 <_Bfree+0x3c>)
 800f9b4:	4809      	ldr	r0, [pc, #36]	@ (800f9dc <_Bfree+0x40>)
 800f9b6:	218f      	movs	r1, #143	@ 0x8f
 800f9b8:	f001 fc72 	bl	80112a0 <__assert_func>
 800f9bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f9c0:	6006      	str	r6, [r0, #0]
 800f9c2:	60c6      	str	r6, [r0, #12]
 800f9c4:	b13c      	cbz	r4, 800f9d6 <_Bfree+0x3a>
 800f9c6:	69eb      	ldr	r3, [r5, #28]
 800f9c8:	6862      	ldr	r2, [r4, #4]
 800f9ca:	68db      	ldr	r3, [r3, #12]
 800f9cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f9d0:	6021      	str	r1, [r4, #0]
 800f9d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f9d6:	bd70      	pop	{r4, r5, r6, pc}
 800f9d8:	0803ce2b 	.word	0x0803ce2b
 800f9dc:	0803ceab 	.word	0x0803ceab

0800f9e0 <__multadd>:
 800f9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9e4:	690d      	ldr	r5, [r1, #16]
 800f9e6:	4607      	mov	r7, r0
 800f9e8:	460c      	mov	r4, r1
 800f9ea:	461e      	mov	r6, r3
 800f9ec:	f101 0c14 	add.w	ip, r1, #20
 800f9f0:	2000      	movs	r0, #0
 800f9f2:	f8dc 3000 	ldr.w	r3, [ip]
 800f9f6:	b299      	uxth	r1, r3
 800f9f8:	fb02 6101 	mla	r1, r2, r1, r6
 800f9fc:	0c1e      	lsrs	r6, r3, #16
 800f9fe:	0c0b      	lsrs	r3, r1, #16
 800fa00:	fb02 3306 	mla	r3, r2, r6, r3
 800fa04:	b289      	uxth	r1, r1
 800fa06:	3001      	adds	r0, #1
 800fa08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fa0c:	4285      	cmp	r5, r0
 800fa0e:	f84c 1b04 	str.w	r1, [ip], #4
 800fa12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fa16:	dcec      	bgt.n	800f9f2 <__multadd+0x12>
 800fa18:	b30e      	cbz	r6, 800fa5e <__multadd+0x7e>
 800fa1a:	68a3      	ldr	r3, [r4, #8]
 800fa1c:	42ab      	cmp	r3, r5
 800fa1e:	dc19      	bgt.n	800fa54 <__multadd+0x74>
 800fa20:	6861      	ldr	r1, [r4, #4]
 800fa22:	4638      	mov	r0, r7
 800fa24:	3101      	adds	r1, #1
 800fa26:	f7ff ff79 	bl	800f91c <_Balloc>
 800fa2a:	4680      	mov	r8, r0
 800fa2c:	b928      	cbnz	r0, 800fa3a <__multadd+0x5a>
 800fa2e:	4602      	mov	r2, r0
 800fa30:	4b0c      	ldr	r3, [pc, #48]	@ (800fa64 <__multadd+0x84>)
 800fa32:	480d      	ldr	r0, [pc, #52]	@ (800fa68 <__multadd+0x88>)
 800fa34:	21ba      	movs	r1, #186	@ 0xba
 800fa36:	f001 fc33 	bl	80112a0 <__assert_func>
 800fa3a:	6922      	ldr	r2, [r4, #16]
 800fa3c:	3202      	adds	r2, #2
 800fa3e:	f104 010c 	add.w	r1, r4, #12
 800fa42:	0092      	lsls	r2, r2, #2
 800fa44:	300c      	adds	r0, #12
 800fa46:	f7ff f8b0 	bl	800ebaa <memcpy>
 800fa4a:	4621      	mov	r1, r4
 800fa4c:	4638      	mov	r0, r7
 800fa4e:	f7ff ffa5 	bl	800f99c <_Bfree>
 800fa52:	4644      	mov	r4, r8
 800fa54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fa58:	3501      	adds	r5, #1
 800fa5a:	615e      	str	r6, [r3, #20]
 800fa5c:	6125      	str	r5, [r4, #16]
 800fa5e:	4620      	mov	r0, r4
 800fa60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa64:	0803ce9a 	.word	0x0803ce9a
 800fa68:	0803ceab 	.word	0x0803ceab

0800fa6c <__s2b>:
 800fa6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa70:	460c      	mov	r4, r1
 800fa72:	4615      	mov	r5, r2
 800fa74:	461f      	mov	r7, r3
 800fa76:	2209      	movs	r2, #9
 800fa78:	3308      	adds	r3, #8
 800fa7a:	4606      	mov	r6, r0
 800fa7c:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa80:	2100      	movs	r1, #0
 800fa82:	2201      	movs	r2, #1
 800fa84:	429a      	cmp	r2, r3
 800fa86:	db09      	blt.n	800fa9c <__s2b+0x30>
 800fa88:	4630      	mov	r0, r6
 800fa8a:	f7ff ff47 	bl	800f91c <_Balloc>
 800fa8e:	b940      	cbnz	r0, 800faa2 <__s2b+0x36>
 800fa90:	4602      	mov	r2, r0
 800fa92:	4b19      	ldr	r3, [pc, #100]	@ (800faf8 <__s2b+0x8c>)
 800fa94:	4819      	ldr	r0, [pc, #100]	@ (800fafc <__s2b+0x90>)
 800fa96:	21d3      	movs	r1, #211	@ 0xd3
 800fa98:	f001 fc02 	bl	80112a0 <__assert_func>
 800fa9c:	0052      	lsls	r2, r2, #1
 800fa9e:	3101      	adds	r1, #1
 800faa0:	e7f0      	b.n	800fa84 <__s2b+0x18>
 800faa2:	9b08      	ldr	r3, [sp, #32]
 800faa4:	6143      	str	r3, [r0, #20]
 800faa6:	2d09      	cmp	r5, #9
 800faa8:	f04f 0301 	mov.w	r3, #1
 800faac:	6103      	str	r3, [r0, #16]
 800faae:	dd16      	ble.n	800fade <__s2b+0x72>
 800fab0:	f104 0909 	add.w	r9, r4, #9
 800fab4:	46c8      	mov	r8, r9
 800fab6:	442c      	add	r4, r5
 800fab8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fabc:	4601      	mov	r1, r0
 800fabe:	3b30      	subs	r3, #48	@ 0x30
 800fac0:	220a      	movs	r2, #10
 800fac2:	4630      	mov	r0, r6
 800fac4:	f7ff ff8c 	bl	800f9e0 <__multadd>
 800fac8:	45a0      	cmp	r8, r4
 800faca:	d1f5      	bne.n	800fab8 <__s2b+0x4c>
 800facc:	f1a5 0408 	sub.w	r4, r5, #8
 800fad0:	444c      	add	r4, r9
 800fad2:	1b2d      	subs	r5, r5, r4
 800fad4:	1963      	adds	r3, r4, r5
 800fad6:	42bb      	cmp	r3, r7
 800fad8:	db04      	blt.n	800fae4 <__s2b+0x78>
 800fada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fade:	340a      	adds	r4, #10
 800fae0:	2509      	movs	r5, #9
 800fae2:	e7f6      	b.n	800fad2 <__s2b+0x66>
 800fae4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fae8:	4601      	mov	r1, r0
 800faea:	3b30      	subs	r3, #48	@ 0x30
 800faec:	220a      	movs	r2, #10
 800faee:	4630      	mov	r0, r6
 800faf0:	f7ff ff76 	bl	800f9e0 <__multadd>
 800faf4:	e7ee      	b.n	800fad4 <__s2b+0x68>
 800faf6:	bf00      	nop
 800faf8:	0803ce9a 	.word	0x0803ce9a
 800fafc:	0803ceab 	.word	0x0803ceab

0800fb00 <__hi0bits>:
 800fb00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fb04:	4603      	mov	r3, r0
 800fb06:	bf36      	itet	cc
 800fb08:	0403      	lslcc	r3, r0, #16
 800fb0a:	2000      	movcs	r0, #0
 800fb0c:	2010      	movcc	r0, #16
 800fb0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fb12:	bf3c      	itt	cc
 800fb14:	021b      	lslcc	r3, r3, #8
 800fb16:	3008      	addcc	r0, #8
 800fb18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb1c:	bf3c      	itt	cc
 800fb1e:	011b      	lslcc	r3, r3, #4
 800fb20:	3004      	addcc	r0, #4
 800fb22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb26:	bf3c      	itt	cc
 800fb28:	009b      	lslcc	r3, r3, #2
 800fb2a:	3002      	addcc	r0, #2
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	db05      	blt.n	800fb3c <__hi0bits+0x3c>
 800fb30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fb34:	f100 0001 	add.w	r0, r0, #1
 800fb38:	bf08      	it	eq
 800fb3a:	2020      	moveq	r0, #32
 800fb3c:	4770      	bx	lr

0800fb3e <__lo0bits>:
 800fb3e:	6803      	ldr	r3, [r0, #0]
 800fb40:	4602      	mov	r2, r0
 800fb42:	f013 0007 	ands.w	r0, r3, #7
 800fb46:	d00b      	beq.n	800fb60 <__lo0bits+0x22>
 800fb48:	07d9      	lsls	r1, r3, #31
 800fb4a:	d421      	bmi.n	800fb90 <__lo0bits+0x52>
 800fb4c:	0798      	lsls	r0, r3, #30
 800fb4e:	bf49      	itett	mi
 800fb50:	085b      	lsrmi	r3, r3, #1
 800fb52:	089b      	lsrpl	r3, r3, #2
 800fb54:	2001      	movmi	r0, #1
 800fb56:	6013      	strmi	r3, [r2, #0]
 800fb58:	bf5c      	itt	pl
 800fb5a:	6013      	strpl	r3, [r2, #0]
 800fb5c:	2002      	movpl	r0, #2
 800fb5e:	4770      	bx	lr
 800fb60:	b299      	uxth	r1, r3
 800fb62:	b909      	cbnz	r1, 800fb68 <__lo0bits+0x2a>
 800fb64:	0c1b      	lsrs	r3, r3, #16
 800fb66:	2010      	movs	r0, #16
 800fb68:	b2d9      	uxtb	r1, r3
 800fb6a:	b909      	cbnz	r1, 800fb70 <__lo0bits+0x32>
 800fb6c:	3008      	adds	r0, #8
 800fb6e:	0a1b      	lsrs	r3, r3, #8
 800fb70:	0719      	lsls	r1, r3, #28
 800fb72:	bf04      	itt	eq
 800fb74:	091b      	lsreq	r3, r3, #4
 800fb76:	3004      	addeq	r0, #4
 800fb78:	0799      	lsls	r1, r3, #30
 800fb7a:	bf04      	itt	eq
 800fb7c:	089b      	lsreq	r3, r3, #2
 800fb7e:	3002      	addeq	r0, #2
 800fb80:	07d9      	lsls	r1, r3, #31
 800fb82:	d403      	bmi.n	800fb8c <__lo0bits+0x4e>
 800fb84:	085b      	lsrs	r3, r3, #1
 800fb86:	f100 0001 	add.w	r0, r0, #1
 800fb8a:	d003      	beq.n	800fb94 <__lo0bits+0x56>
 800fb8c:	6013      	str	r3, [r2, #0]
 800fb8e:	4770      	bx	lr
 800fb90:	2000      	movs	r0, #0
 800fb92:	4770      	bx	lr
 800fb94:	2020      	movs	r0, #32
 800fb96:	4770      	bx	lr

0800fb98 <__i2b>:
 800fb98:	b510      	push	{r4, lr}
 800fb9a:	460c      	mov	r4, r1
 800fb9c:	2101      	movs	r1, #1
 800fb9e:	f7ff febd 	bl	800f91c <_Balloc>
 800fba2:	4602      	mov	r2, r0
 800fba4:	b928      	cbnz	r0, 800fbb2 <__i2b+0x1a>
 800fba6:	4b05      	ldr	r3, [pc, #20]	@ (800fbbc <__i2b+0x24>)
 800fba8:	4805      	ldr	r0, [pc, #20]	@ (800fbc0 <__i2b+0x28>)
 800fbaa:	f240 1145 	movw	r1, #325	@ 0x145
 800fbae:	f001 fb77 	bl	80112a0 <__assert_func>
 800fbb2:	2301      	movs	r3, #1
 800fbb4:	6144      	str	r4, [r0, #20]
 800fbb6:	6103      	str	r3, [r0, #16]
 800fbb8:	bd10      	pop	{r4, pc}
 800fbba:	bf00      	nop
 800fbbc:	0803ce9a 	.word	0x0803ce9a
 800fbc0:	0803ceab 	.word	0x0803ceab

0800fbc4 <__multiply>:
 800fbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbc8:	4617      	mov	r7, r2
 800fbca:	690a      	ldr	r2, [r1, #16]
 800fbcc:	693b      	ldr	r3, [r7, #16]
 800fbce:	429a      	cmp	r2, r3
 800fbd0:	bfa8      	it	ge
 800fbd2:	463b      	movge	r3, r7
 800fbd4:	4689      	mov	r9, r1
 800fbd6:	bfa4      	itt	ge
 800fbd8:	460f      	movge	r7, r1
 800fbda:	4699      	movge	r9, r3
 800fbdc:	693d      	ldr	r5, [r7, #16]
 800fbde:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fbe2:	68bb      	ldr	r3, [r7, #8]
 800fbe4:	6879      	ldr	r1, [r7, #4]
 800fbe6:	eb05 060a 	add.w	r6, r5, sl
 800fbea:	42b3      	cmp	r3, r6
 800fbec:	b085      	sub	sp, #20
 800fbee:	bfb8      	it	lt
 800fbf0:	3101      	addlt	r1, #1
 800fbf2:	f7ff fe93 	bl	800f91c <_Balloc>
 800fbf6:	b930      	cbnz	r0, 800fc06 <__multiply+0x42>
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	4b41      	ldr	r3, [pc, #260]	@ (800fd00 <__multiply+0x13c>)
 800fbfc:	4841      	ldr	r0, [pc, #260]	@ (800fd04 <__multiply+0x140>)
 800fbfe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fc02:	f001 fb4d 	bl	80112a0 <__assert_func>
 800fc06:	f100 0414 	add.w	r4, r0, #20
 800fc0a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fc0e:	4623      	mov	r3, r4
 800fc10:	2200      	movs	r2, #0
 800fc12:	4573      	cmp	r3, lr
 800fc14:	d320      	bcc.n	800fc58 <__multiply+0x94>
 800fc16:	f107 0814 	add.w	r8, r7, #20
 800fc1a:	f109 0114 	add.w	r1, r9, #20
 800fc1e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fc22:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fc26:	9302      	str	r3, [sp, #8]
 800fc28:	1beb      	subs	r3, r5, r7
 800fc2a:	3b15      	subs	r3, #21
 800fc2c:	f023 0303 	bic.w	r3, r3, #3
 800fc30:	3304      	adds	r3, #4
 800fc32:	3715      	adds	r7, #21
 800fc34:	42bd      	cmp	r5, r7
 800fc36:	bf38      	it	cc
 800fc38:	2304      	movcc	r3, #4
 800fc3a:	9301      	str	r3, [sp, #4]
 800fc3c:	9b02      	ldr	r3, [sp, #8]
 800fc3e:	9103      	str	r1, [sp, #12]
 800fc40:	428b      	cmp	r3, r1
 800fc42:	d80c      	bhi.n	800fc5e <__multiply+0x9a>
 800fc44:	2e00      	cmp	r6, #0
 800fc46:	dd03      	ble.n	800fc50 <__multiply+0x8c>
 800fc48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d055      	beq.n	800fcfc <__multiply+0x138>
 800fc50:	6106      	str	r6, [r0, #16]
 800fc52:	b005      	add	sp, #20
 800fc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc58:	f843 2b04 	str.w	r2, [r3], #4
 800fc5c:	e7d9      	b.n	800fc12 <__multiply+0x4e>
 800fc5e:	f8b1 a000 	ldrh.w	sl, [r1]
 800fc62:	f1ba 0f00 	cmp.w	sl, #0
 800fc66:	d01f      	beq.n	800fca8 <__multiply+0xe4>
 800fc68:	46c4      	mov	ip, r8
 800fc6a:	46a1      	mov	r9, r4
 800fc6c:	2700      	movs	r7, #0
 800fc6e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fc72:	f8d9 3000 	ldr.w	r3, [r9]
 800fc76:	fa1f fb82 	uxth.w	fp, r2
 800fc7a:	b29b      	uxth	r3, r3
 800fc7c:	fb0a 330b 	mla	r3, sl, fp, r3
 800fc80:	443b      	add	r3, r7
 800fc82:	f8d9 7000 	ldr.w	r7, [r9]
 800fc86:	0c12      	lsrs	r2, r2, #16
 800fc88:	0c3f      	lsrs	r7, r7, #16
 800fc8a:	fb0a 7202 	mla	r2, sl, r2, r7
 800fc8e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fc92:	b29b      	uxth	r3, r3
 800fc94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc98:	4565      	cmp	r5, ip
 800fc9a:	f849 3b04 	str.w	r3, [r9], #4
 800fc9e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fca2:	d8e4      	bhi.n	800fc6e <__multiply+0xaa>
 800fca4:	9b01      	ldr	r3, [sp, #4]
 800fca6:	50e7      	str	r7, [r4, r3]
 800fca8:	9b03      	ldr	r3, [sp, #12]
 800fcaa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fcae:	3104      	adds	r1, #4
 800fcb0:	f1b9 0f00 	cmp.w	r9, #0
 800fcb4:	d020      	beq.n	800fcf8 <__multiply+0x134>
 800fcb6:	6823      	ldr	r3, [r4, #0]
 800fcb8:	4647      	mov	r7, r8
 800fcba:	46a4      	mov	ip, r4
 800fcbc:	f04f 0a00 	mov.w	sl, #0
 800fcc0:	f8b7 b000 	ldrh.w	fp, [r7]
 800fcc4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fcc8:	fb09 220b 	mla	r2, r9, fp, r2
 800fccc:	4452      	add	r2, sl
 800fcce:	b29b      	uxth	r3, r3
 800fcd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fcd4:	f84c 3b04 	str.w	r3, [ip], #4
 800fcd8:	f857 3b04 	ldr.w	r3, [r7], #4
 800fcdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fce0:	f8bc 3000 	ldrh.w	r3, [ip]
 800fce4:	fb09 330a 	mla	r3, r9, sl, r3
 800fce8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fcec:	42bd      	cmp	r5, r7
 800fcee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fcf2:	d8e5      	bhi.n	800fcc0 <__multiply+0xfc>
 800fcf4:	9a01      	ldr	r2, [sp, #4]
 800fcf6:	50a3      	str	r3, [r4, r2]
 800fcf8:	3404      	adds	r4, #4
 800fcfa:	e79f      	b.n	800fc3c <__multiply+0x78>
 800fcfc:	3e01      	subs	r6, #1
 800fcfe:	e7a1      	b.n	800fc44 <__multiply+0x80>
 800fd00:	0803ce9a 	.word	0x0803ce9a
 800fd04:	0803ceab 	.word	0x0803ceab

0800fd08 <__pow5mult>:
 800fd08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd0c:	4615      	mov	r5, r2
 800fd0e:	f012 0203 	ands.w	r2, r2, #3
 800fd12:	4607      	mov	r7, r0
 800fd14:	460e      	mov	r6, r1
 800fd16:	d007      	beq.n	800fd28 <__pow5mult+0x20>
 800fd18:	4c25      	ldr	r4, [pc, #148]	@ (800fdb0 <__pow5mult+0xa8>)
 800fd1a:	3a01      	subs	r2, #1
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fd22:	f7ff fe5d 	bl	800f9e0 <__multadd>
 800fd26:	4606      	mov	r6, r0
 800fd28:	10ad      	asrs	r5, r5, #2
 800fd2a:	d03d      	beq.n	800fda8 <__pow5mult+0xa0>
 800fd2c:	69fc      	ldr	r4, [r7, #28]
 800fd2e:	b97c      	cbnz	r4, 800fd50 <__pow5mult+0x48>
 800fd30:	2010      	movs	r0, #16
 800fd32:	f7fd fd63 	bl	800d7fc <malloc>
 800fd36:	4602      	mov	r2, r0
 800fd38:	61f8      	str	r0, [r7, #28]
 800fd3a:	b928      	cbnz	r0, 800fd48 <__pow5mult+0x40>
 800fd3c:	4b1d      	ldr	r3, [pc, #116]	@ (800fdb4 <__pow5mult+0xac>)
 800fd3e:	481e      	ldr	r0, [pc, #120]	@ (800fdb8 <__pow5mult+0xb0>)
 800fd40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fd44:	f001 faac 	bl	80112a0 <__assert_func>
 800fd48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fd4c:	6004      	str	r4, [r0, #0]
 800fd4e:	60c4      	str	r4, [r0, #12]
 800fd50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fd54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fd58:	b94c      	cbnz	r4, 800fd6e <__pow5mult+0x66>
 800fd5a:	f240 2171 	movw	r1, #625	@ 0x271
 800fd5e:	4638      	mov	r0, r7
 800fd60:	f7ff ff1a 	bl	800fb98 <__i2b>
 800fd64:	2300      	movs	r3, #0
 800fd66:	f8c8 0008 	str.w	r0, [r8, #8]
 800fd6a:	4604      	mov	r4, r0
 800fd6c:	6003      	str	r3, [r0, #0]
 800fd6e:	f04f 0900 	mov.w	r9, #0
 800fd72:	07eb      	lsls	r3, r5, #31
 800fd74:	d50a      	bpl.n	800fd8c <__pow5mult+0x84>
 800fd76:	4631      	mov	r1, r6
 800fd78:	4622      	mov	r2, r4
 800fd7a:	4638      	mov	r0, r7
 800fd7c:	f7ff ff22 	bl	800fbc4 <__multiply>
 800fd80:	4631      	mov	r1, r6
 800fd82:	4680      	mov	r8, r0
 800fd84:	4638      	mov	r0, r7
 800fd86:	f7ff fe09 	bl	800f99c <_Bfree>
 800fd8a:	4646      	mov	r6, r8
 800fd8c:	106d      	asrs	r5, r5, #1
 800fd8e:	d00b      	beq.n	800fda8 <__pow5mult+0xa0>
 800fd90:	6820      	ldr	r0, [r4, #0]
 800fd92:	b938      	cbnz	r0, 800fda4 <__pow5mult+0x9c>
 800fd94:	4622      	mov	r2, r4
 800fd96:	4621      	mov	r1, r4
 800fd98:	4638      	mov	r0, r7
 800fd9a:	f7ff ff13 	bl	800fbc4 <__multiply>
 800fd9e:	6020      	str	r0, [r4, #0]
 800fda0:	f8c0 9000 	str.w	r9, [r0]
 800fda4:	4604      	mov	r4, r0
 800fda6:	e7e4      	b.n	800fd72 <__pow5mult+0x6a>
 800fda8:	4630      	mov	r0, r6
 800fdaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdae:	bf00      	nop
 800fdb0:	0803cfbc 	.word	0x0803cfbc
 800fdb4:	0803ce2b 	.word	0x0803ce2b
 800fdb8:	0803ceab 	.word	0x0803ceab

0800fdbc <__lshift>:
 800fdbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdc0:	460c      	mov	r4, r1
 800fdc2:	6849      	ldr	r1, [r1, #4]
 800fdc4:	6923      	ldr	r3, [r4, #16]
 800fdc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fdca:	68a3      	ldr	r3, [r4, #8]
 800fdcc:	4607      	mov	r7, r0
 800fdce:	4691      	mov	r9, r2
 800fdd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fdd4:	f108 0601 	add.w	r6, r8, #1
 800fdd8:	42b3      	cmp	r3, r6
 800fdda:	db0b      	blt.n	800fdf4 <__lshift+0x38>
 800fddc:	4638      	mov	r0, r7
 800fdde:	f7ff fd9d 	bl	800f91c <_Balloc>
 800fde2:	4605      	mov	r5, r0
 800fde4:	b948      	cbnz	r0, 800fdfa <__lshift+0x3e>
 800fde6:	4602      	mov	r2, r0
 800fde8:	4b28      	ldr	r3, [pc, #160]	@ (800fe8c <__lshift+0xd0>)
 800fdea:	4829      	ldr	r0, [pc, #164]	@ (800fe90 <__lshift+0xd4>)
 800fdec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fdf0:	f001 fa56 	bl	80112a0 <__assert_func>
 800fdf4:	3101      	adds	r1, #1
 800fdf6:	005b      	lsls	r3, r3, #1
 800fdf8:	e7ee      	b.n	800fdd8 <__lshift+0x1c>
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	f100 0114 	add.w	r1, r0, #20
 800fe00:	f100 0210 	add.w	r2, r0, #16
 800fe04:	4618      	mov	r0, r3
 800fe06:	4553      	cmp	r3, sl
 800fe08:	db33      	blt.n	800fe72 <__lshift+0xb6>
 800fe0a:	6920      	ldr	r0, [r4, #16]
 800fe0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fe10:	f104 0314 	add.w	r3, r4, #20
 800fe14:	f019 091f 	ands.w	r9, r9, #31
 800fe18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fe1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fe20:	d02b      	beq.n	800fe7a <__lshift+0xbe>
 800fe22:	f1c9 0e20 	rsb	lr, r9, #32
 800fe26:	468a      	mov	sl, r1
 800fe28:	2200      	movs	r2, #0
 800fe2a:	6818      	ldr	r0, [r3, #0]
 800fe2c:	fa00 f009 	lsl.w	r0, r0, r9
 800fe30:	4310      	orrs	r0, r2
 800fe32:	f84a 0b04 	str.w	r0, [sl], #4
 800fe36:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe3a:	459c      	cmp	ip, r3
 800fe3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800fe40:	d8f3      	bhi.n	800fe2a <__lshift+0x6e>
 800fe42:	ebac 0304 	sub.w	r3, ip, r4
 800fe46:	3b15      	subs	r3, #21
 800fe48:	f023 0303 	bic.w	r3, r3, #3
 800fe4c:	3304      	adds	r3, #4
 800fe4e:	f104 0015 	add.w	r0, r4, #21
 800fe52:	4560      	cmp	r0, ip
 800fe54:	bf88      	it	hi
 800fe56:	2304      	movhi	r3, #4
 800fe58:	50ca      	str	r2, [r1, r3]
 800fe5a:	b10a      	cbz	r2, 800fe60 <__lshift+0xa4>
 800fe5c:	f108 0602 	add.w	r6, r8, #2
 800fe60:	3e01      	subs	r6, #1
 800fe62:	4638      	mov	r0, r7
 800fe64:	612e      	str	r6, [r5, #16]
 800fe66:	4621      	mov	r1, r4
 800fe68:	f7ff fd98 	bl	800f99c <_Bfree>
 800fe6c:	4628      	mov	r0, r5
 800fe6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe72:	f842 0f04 	str.w	r0, [r2, #4]!
 800fe76:	3301      	adds	r3, #1
 800fe78:	e7c5      	b.n	800fe06 <__lshift+0x4a>
 800fe7a:	3904      	subs	r1, #4
 800fe7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe80:	f841 2f04 	str.w	r2, [r1, #4]!
 800fe84:	459c      	cmp	ip, r3
 800fe86:	d8f9      	bhi.n	800fe7c <__lshift+0xc0>
 800fe88:	e7ea      	b.n	800fe60 <__lshift+0xa4>
 800fe8a:	bf00      	nop
 800fe8c:	0803ce9a 	.word	0x0803ce9a
 800fe90:	0803ceab 	.word	0x0803ceab

0800fe94 <__mcmp>:
 800fe94:	690a      	ldr	r2, [r1, #16]
 800fe96:	4603      	mov	r3, r0
 800fe98:	6900      	ldr	r0, [r0, #16]
 800fe9a:	1a80      	subs	r0, r0, r2
 800fe9c:	b530      	push	{r4, r5, lr}
 800fe9e:	d10e      	bne.n	800febe <__mcmp+0x2a>
 800fea0:	3314      	adds	r3, #20
 800fea2:	3114      	adds	r1, #20
 800fea4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fea8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800feac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800feb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800feb4:	4295      	cmp	r5, r2
 800feb6:	d003      	beq.n	800fec0 <__mcmp+0x2c>
 800feb8:	d205      	bcs.n	800fec6 <__mcmp+0x32>
 800feba:	f04f 30ff 	mov.w	r0, #4294967295
 800febe:	bd30      	pop	{r4, r5, pc}
 800fec0:	42a3      	cmp	r3, r4
 800fec2:	d3f3      	bcc.n	800feac <__mcmp+0x18>
 800fec4:	e7fb      	b.n	800febe <__mcmp+0x2a>
 800fec6:	2001      	movs	r0, #1
 800fec8:	e7f9      	b.n	800febe <__mcmp+0x2a>
	...

0800fecc <__mdiff>:
 800fecc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed0:	4689      	mov	r9, r1
 800fed2:	4606      	mov	r6, r0
 800fed4:	4611      	mov	r1, r2
 800fed6:	4648      	mov	r0, r9
 800fed8:	4614      	mov	r4, r2
 800feda:	f7ff ffdb 	bl	800fe94 <__mcmp>
 800fede:	1e05      	subs	r5, r0, #0
 800fee0:	d112      	bne.n	800ff08 <__mdiff+0x3c>
 800fee2:	4629      	mov	r1, r5
 800fee4:	4630      	mov	r0, r6
 800fee6:	f7ff fd19 	bl	800f91c <_Balloc>
 800feea:	4602      	mov	r2, r0
 800feec:	b928      	cbnz	r0, 800fefa <__mdiff+0x2e>
 800feee:	4b3f      	ldr	r3, [pc, #252]	@ (800ffec <__mdiff+0x120>)
 800fef0:	f240 2137 	movw	r1, #567	@ 0x237
 800fef4:	483e      	ldr	r0, [pc, #248]	@ (800fff0 <__mdiff+0x124>)
 800fef6:	f001 f9d3 	bl	80112a0 <__assert_func>
 800fefa:	2301      	movs	r3, #1
 800fefc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ff00:	4610      	mov	r0, r2
 800ff02:	b003      	add	sp, #12
 800ff04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff08:	bfbc      	itt	lt
 800ff0a:	464b      	movlt	r3, r9
 800ff0c:	46a1      	movlt	r9, r4
 800ff0e:	4630      	mov	r0, r6
 800ff10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ff14:	bfba      	itte	lt
 800ff16:	461c      	movlt	r4, r3
 800ff18:	2501      	movlt	r5, #1
 800ff1a:	2500      	movge	r5, #0
 800ff1c:	f7ff fcfe 	bl	800f91c <_Balloc>
 800ff20:	4602      	mov	r2, r0
 800ff22:	b918      	cbnz	r0, 800ff2c <__mdiff+0x60>
 800ff24:	4b31      	ldr	r3, [pc, #196]	@ (800ffec <__mdiff+0x120>)
 800ff26:	f240 2145 	movw	r1, #581	@ 0x245
 800ff2a:	e7e3      	b.n	800fef4 <__mdiff+0x28>
 800ff2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ff30:	6926      	ldr	r6, [r4, #16]
 800ff32:	60c5      	str	r5, [r0, #12]
 800ff34:	f109 0310 	add.w	r3, r9, #16
 800ff38:	f109 0514 	add.w	r5, r9, #20
 800ff3c:	f104 0e14 	add.w	lr, r4, #20
 800ff40:	f100 0b14 	add.w	fp, r0, #20
 800ff44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ff48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ff4c:	9301      	str	r3, [sp, #4]
 800ff4e:	46d9      	mov	r9, fp
 800ff50:	f04f 0c00 	mov.w	ip, #0
 800ff54:	9b01      	ldr	r3, [sp, #4]
 800ff56:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ff5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ff5e:	9301      	str	r3, [sp, #4]
 800ff60:	fa1f f38a 	uxth.w	r3, sl
 800ff64:	4619      	mov	r1, r3
 800ff66:	b283      	uxth	r3, r0
 800ff68:	1acb      	subs	r3, r1, r3
 800ff6a:	0c00      	lsrs	r0, r0, #16
 800ff6c:	4463      	add	r3, ip
 800ff6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ff72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ff76:	b29b      	uxth	r3, r3
 800ff78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ff7c:	4576      	cmp	r6, lr
 800ff7e:	f849 3b04 	str.w	r3, [r9], #4
 800ff82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff86:	d8e5      	bhi.n	800ff54 <__mdiff+0x88>
 800ff88:	1b33      	subs	r3, r6, r4
 800ff8a:	3b15      	subs	r3, #21
 800ff8c:	f023 0303 	bic.w	r3, r3, #3
 800ff90:	3415      	adds	r4, #21
 800ff92:	3304      	adds	r3, #4
 800ff94:	42a6      	cmp	r6, r4
 800ff96:	bf38      	it	cc
 800ff98:	2304      	movcc	r3, #4
 800ff9a:	441d      	add	r5, r3
 800ff9c:	445b      	add	r3, fp
 800ff9e:	461e      	mov	r6, r3
 800ffa0:	462c      	mov	r4, r5
 800ffa2:	4544      	cmp	r4, r8
 800ffa4:	d30e      	bcc.n	800ffc4 <__mdiff+0xf8>
 800ffa6:	f108 0103 	add.w	r1, r8, #3
 800ffaa:	1b49      	subs	r1, r1, r5
 800ffac:	f021 0103 	bic.w	r1, r1, #3
 800ffb0:	3d03      	subs	r5, #3
 800ffb2:	45a8      	cmp	r8, r5
 800ffb4:	bf38      	it	cc
 800ffb6:	2100      	movcc	r1, #0
 800ffb8:	440b      	add	r3, r1
 800ffba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ffbe:	b191      	cbz	r1, 800ffe6 <__mdiff+0x11a>
 800ffc0:	6117      	str	r7, [r2, #16]
 800ffc2:	e79d      	b.n	800ff00 <__mdiff+0x34>
 800ffc4:	f854 1b04 	ldr.w	r1, [r4], #4
 800ffc8:	46e6      	mov	lr, ip
 800ffca:	0c08      	lsrs	r0, r1, #16
 800ffcc:	fa1c fc81 	uxtah	ip, ip, r1
 800ffd0:	4471      	add	r1, lr
 800ffd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ffd6:	b289      	uxth	r1, r1
 800ffd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ffdc:	f846 1b04 	str.w	r1, [r6], #4
 800ffe0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ffe4:	e7dd      	b.n	800ffa2 <__mdiff+0xd6>
 800ffe6:	3f01      	subs	r7, #1
 800ffe8:	e7e7      	b.n	800ffba <__mdiff+0xee>
 800ffea:	bf00      	nop
 800ffec:	0803ce9a 	.word	0x0803ce9a
 800fff0:	0803ceab 	.word	0x0803ceab

0800fff4 <__ulp>:
 800fff4:	b082      	sub	sp, #8
 800fff6:	ed8d 0b00 	vstr	d0, [sp]
 800fffa:	9a01      	ldr	r2, [sp, #4]
 800fffc:	4b0f      	ldr	r3, [pc, #60]	@ (801003c <__ulp+0x48>)
 800fffe:	4013      	ands	r3, r2
 8010000:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010004:	2b00      	cmp	r3, #0
 8010006:	dc08      	bgt.n	801001a <__ulp+0x26>
 8010008:	425b      	negs	r3, r3
 801000a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801000e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010012:	da04      	bge.n	801001e <__ulp+0x2a>
 8010014:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010018:	4113      	asrs	r3, r2
 801001a:	2200      	movs	r2, #0
 801001c:	e008      	b.n	8010030 <__ulp+0x3c>
 801001e:	f1a2 0314 	sub.w	r3, r2, #20
 8010022:	2b1e      	cmp	r3, #30
 8010024:	bfda      	itte	le
 8010026:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801002a:	40da      	lsrle	r2, r3
 801002c:	2201      	movgt	r2, #1
 801002e:	2300      	movs	r3, #0
 8010030:	4619      	mov	r1, r3
 8010032:	4610      	mov	r0, r2
 8010034:	ec41 0b10 	vmov	d0, r0, r1
 8010038:	b002      	add	sp, #8
 801003a:	4770      	bx	lr
 801003c:	7ff00000 	.word	0x7ff00000

08010040 <__b2d>:
 8010040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010044:	6906      	ldr	r6, [r0, #16]
 8010046:	f100 0814 	add.w	r8, r0, #20
 801004a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801004e:	1f37      	subs	r7, r6, #4
 8010050:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010054:	4610      	mov	r0, r2
 8010056:	f7ff fd53 	bl	800fb00 <__hi0bits>
 801005a:	f1c0 0320 	rsb	r3, r0, #32
 801005e:	280a      	cmp	r0, #10
 8010060:	600b      	str	r3, [r1, #0]
 8010062:	491b      	ldr	r1, [pc, #108]	@ (80100d0 <__b2d+0x90>)
 8010064:	dc15      	bgt.n	8010092 <__b2d+0x52>
 8010066:	f1c0 0c0b 	rsb	ip, r0, #11
 801006a:	fa22 f30c 	lsr.w	r3, r2, ip
 801006e:	45b8      	cmp	r8, r7
 8010070:	ea43 0501 	orr.w	r5, r3, r1
 8010074:	bf34      	ite	cc
 8010076:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801007a:	2300      	movcs	r3, #0
 801007c:	3015      	adds	r0, #21
 801007e:	fa02 f000 	lsl.w	r0, r2, r0
 8010082:	fa23 f30c 	lsr.w	r3, r3, ip
 8010086:	4303      	orrs	r3, r0
 8010088:	461c      	mov	r4, r3
 801008a:	ec45 4b10 	vmov	d0, r4, r5
 801008e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010092:	45b8      	cmp	r8, r7
 8010094:	bf3a      	itte	cc
 8010096:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801009a:	f1a6 0708 	subcc.w	r7, r6, #8
 801009e:	2300      	movcs	r3, #0
 80100a0:	380b      	subs	r0, #11
 80100a2:	d012      	beq.n	80100ca <__b2d+0x8a>
 80100a4:	f1c0 0120 	rsb	r1, r0, #32
 80100a8:	fa23 f401 	lsr.w	r4, r3, r1
 80100ac:	4082      	lsls	r2, r0
 80100ae:	4322      	orrs	r2, r4
 80100b0:	4547      	cmp	r7, r8
 80100b2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80100b6:	bf8c      	ite	hi
 80100b8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80100bc:	2200      	movls	r2, #0
 80100be:	4083      	lsls	r3, r0
 80100c0:	40ca      	lsrs	r2, r1
 80100c2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80100c6:	4313      	orrs	r3, r2
 80100c8:	e7de      	b.n	8010088 <__b2d+0x48>
 80100ca:	ea42 0501 	orr.w	r5, r2, r1
 80100ce:	e7db      	b.n	8010088 <__b2d+0x48>
 80100d0:	3ff00000 	.word	0x3ff00000

080100d4 <__d2b>:
 80100d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80100d8:	460f      	mov	r7, r1
 80100da:	2101      	movs	r1, #1
 80100dc:	ec59 8b10 	vmov	r8, r9, d0
 80100e0:	4616      	mov	r6, r2
 80100e2:	f7ff fc1b 	bl	800f91c <_Balloc>
 80100e6:	4604      	mov	r4, r0
 80100e8:	b930      	cbnz	r0, 80100f8 <__d2b+0x24>
 80100ea:	4602      	mov	r2, r0
 80100ec:	4b23      	ldr	r3, [pc, #140]	@ (801017c <__d2b+0xa8>)
 80100ee:	4824      	ldr	r0, [pc, #144]	@ (8010180 <__d2b+0xac>)
 80100f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80100f4:	f001 f8d4 	bl	80112a0 <__assert_func>
 80100f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80100fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010100:	b10d      	cbz	r5, 8010106 <__d2b+0x32>
 8010102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010106:	9301      	str	r3, [sp, #4]
 8010108:	f1b8 0300 	subs.w	r3, r8, #0
 801010c:	d023      	beq.n	8010156 <__d2b+0x82>
 801010e:	4668      	mov	r0, sp
 8010110:	9300      	str	r3, [sp, #0]
 8010112:	f7ff fd14 	bl	800fb3e <__lo0bits>
 8010116:	e9dd 1200 	ldrd	r1, r2, [sp]
 801011a:	b1d0      	cbz	r0, 8010152 <__d2b+0x7e>
 801011c:	f1c0 0320 	rsb	r3, r0, #32
 8010120:	fa02 f303 	lsl.w	r3, r2, r3
 8010124:	430b      	orrs	r3, r1
 8010126:	40c2      	lsrs	r2, r0
 8010128:	6163      	str	r3, [r4, #20]
 801012a:	9201      	str	r2, [sp, #4]
 801012c:	9b01      	ldr	r3, [sp, #4]
 801012e:	61a3      	str	r3, [r4, #24]
 8010130:	2b00      	cmp	r3, #0
 8010132:	bf0c      	ite	eq
 8010134:	2201      	moveq	r2, #1
 8010136:	2202      	movne	r2, #2
 8010138:	6122      	str	r2, [r4, #16]
 801013a:	b1a5      	cbz	r5, 8010166 <__d2b+0x92>
 801013c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010140:	4405      	add	r5, r0
 8010142:	603d      	str	r5, [r7, #0]
 8010144:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010148:	6030      	str	r0, [r6, #0]
 801014a:	4620      	mov	r0, r4
 801014c:	b003      	add	sp, #12
 801014e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010152:	6161      	str	r1, [r4, #20]
 8010154:	e7ea      	b.n	801012c <__d2b+0x58>
 8010156:	a801      	add	r0, sp, #4
 8010158:	f7ff fcf1 	bl	800fb3e <__lo0bits>
 801015c:	9b01      	ldr	r3, [sp, #4]
 801015e:	6163      	str	r3, [r4, #20]
 8010160:	3020      	adds	r0, #32
 8010162:	2201      	movs	r2, #1
 8010164:	e7e8      	b.n	8010138 <__d2b+0x64>
 8010166:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801016a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801016e:	6038      	str	r0, [r7, #0]
 8010170:	6918      	ldr	r0, [r3, #16]
 8010172:	f7ff fcc5 	bl	800fb00 <__hi0bits>
 8010176:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801017a:	e7e5      	b.n	8010148 <__d2b+0x74>
 801017c:	0803ce9a 	.word	0x0803ce9a
 8010180:	0803ceab 	.word	0x0803ceab

08010184 <__ratio>:
 8010184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010188:	b085      	sub	sp, #20
 801018a:	e9cd 1000 	strd	r1, r0, [sp]
 801018e:	a902      	add	r1, sp, #8
 8010190:	f7ff ff56 	bl	8010040 <__b2d>
 8010194:	9800      	ldr	r0, [sp, #0]
 8010196:	a903      	add	r1, sp, #12
 8010198:	ec55 4b10 	vmov	r4, r5, d0
 801019c:	f7ff ff50 	bl	8010040 <__b2d>
 80101a0:	9b01      	ldr	r3, [sp, #4]
 80101a2:	6919      	ldr	r1, [r3, #16]
 80101a4:	9b00      	ldr	r3, [sp, #0]
 80101a6:	691b      	ldr	r3, [r3, #16]
 80101a8:	1ac9      	subs	r1, r1, r3
 80101aa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80101ae:	1a9b      	subs	r3, r3, r2
 80101b0:	ec5b ab10 	vmov	sl, fp, d0
 80101b4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	bfce      	itee	gt
 80101bc:	462a      	movgt	r2, r5
 80101be:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80101c2:	465a      	movle	r2, fp
 80101c4:	462f      	mov	r7, r5
 80101c6:	46d9      	mov	r9, fp
 80101c8:	bfcc      	ite	gt
 80101ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80101ce:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80101d2:	464b      	mov	r3, r9
 80101d4:	4652      	mov	r2, sl
 80101d6:	4620      	mov	r0, r4
 80101d8:	4639      	mov	r1, r7
 80101da:	f7f0 fb47 	bl	800086c <__aeabi_ddiv>
 80101de:	ec41 0b10 	vmov	d0, r0, r1
 80101e2:	b005      	add	sp, #20
 80101e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080101e8 <__copybits>:
 80101e8:	3901      	subs	r1, #1
 80101ea:	b570      	push	{r4, r5, r6, lr}
 80101ec:	1149      	asrs	r1, r1, #5
 80101ee:	6914      	ldr	r4, [r2, #16]
 80101f0:	3101      	adds	r1, #1
 80101f2:	f102 0314 	add.w	r3, r2, #20
 80101f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80101fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80101fe:	1f05      	subs	r5, r0, #4
 8010200:	42a3      	cmp	r3, r4
 8010202:	d30c      	bcc.n	801021e <__copybits+0x36>
 8010204:	1aa3      	subs	r3, r4, r2
 8010206:	3b11      	subs	r3, #17
 8010208:	f023 0303 	bic.w	r3, r3, #3
 801020c:	3211      	adds	r2, #17
 801020e:	42a2      	cmp	r2, r4
 8010210:	bf88      	it	hi
 8010212:	2300      	movhi	r3, #0
 8010214:	4418      	add	r0, r3
 8010216:	2300      	movs	r3, #0
 8010218:	4288      	cmp	r0, r1
 801021a:	d305      	bcc.n	8010228 <__copybits+0x40>
 801021c:	bd70      	pop	{r4, r5, r6, pc}
 801021e:	f853 6b04 	ldr.w	r6, [r3], #4
 8010222:	f845 6f04 	str.w	r6, [r5, #4]!
 8010226:	e7eb      	b.n	8010200 <__copybits+0x18>
 8010228:	f840 3b04 	str.w	r3, [r0], #4
 801022c:	e7f4      	b.n	8010218 <__copybits+0x30>

0801022e <__any_on>:
 801022e:	f100 0214 	add.w	r2, r0, #20
 8010232:	6900      	ldr	r0, [r0, #16]
 8010234:	114b      	asrs	r3, r1, #5
 8010236:	4298      	cmp	r0, r3
 8010238:	b510      	push	{r4, lr}
 801023a:	db11      	blt.n	8010260 <__any_on+0x32>
 801023c:	dd0a      	ble.n	8010254 <__any_on+0x26>
 801023e:	f011 011f 	ands.w	r1, r1, #31
 8010242:	d007      	beq.n	8010254 <__any_on+0x26>
 8010244:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010248:	fa24 f001 	lsr.w	r0, r4, r1
 801024c:	fa00 f101 	lsl.w	r1, r0, r1
 8010250:	428c      	cmp	r4, r1
 8010252:	d10b      	bne.n	801026c <__any_on+0x3e>
 8010254:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010258:	4293      	cmp	r3, r2
 801025a:	d803      	bhi.n	8010264 <__any_on+0x36>
 801025c:	2000      	movs	r0, #0
 801025e:	bd10      	pop	{r4, pc}
 8010260:	4603      	mov	r3, r0
 8010262:	e7f7      	b.n	8010254 <__any_on+0x26>
 8010264:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010268:	2900      	cmp	r1, #0
 801026a:	d0f5      	beq.n	8010258 <__any_on+0x2a>
 801026c:	2001      	movs	r0, #1
 801026e:	e7f6      	b.n	801025e <__any_on+0x30>

08010270 <sulp>:
 8010270:	b570      	push	{r4, r5, r6, lr}
 8010272:	4604      	mov	r4, r0
 8010274:	460d      	mov	r5, r1
 8010276:	ec45 4b10 	vmov	d0, r4, r5
 801027a:	4616      	mov	r6, r2
 801027c:	f7ff feba 	bl	800fff4 <__ulp>
 8010280:	ec51 0b10 	vmov	r0, r1, d0
 8010284:	b17e      	cbz	r6, 80102a6 <sulp+0x36>
 8010286:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801028a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801028e:	2b00      	cmp	r3, #0
 8010290:	dd09      	ble.n	80102a6 <sulp+0x36>
 8010292:	051b      	lsls	r3, r3, #20
 8010294:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010298:	2400      	movs	r4, #0
 801029a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801029e:	4622      	mov	r2, r4
 80102a0:	462b      	mov	r3, r5
 80102a2:	f7f0 f9b9 	bl	8000618 <__aeabi_dmul>
 80102a6:	ec41 0b10 	vmov	d0, r0, r1
 80102aa:	bd70      	pop	{r4, r5, r6, pc}
 80102ac:	0000      	movs	r0, r0
	...

080102b0 <_strtod_l>:
 80102b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102b4:	b09f      	sub	sp, #124	@ 0x7c
 80102b6:	460c      	mov	r4, r1
 80102b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80102ba:	2200      	movs	r2, #0
 80102bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80102be:	9005      	str	r0, [sp, #20]
 80102c0:	f04f 0a00 	mov.w	sl, #0
 80102c4:	f04f 0b00 	mov.w	fp, #0
 80102c8:	460a      	mov	r2, r1
 80102ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80102cc:	7811      	ldrb	r1, [r2, #0]
 80102ce:	292b      	cmp	r1, #43	@ 0x2b
 80102d0:	d04a      	beq.n	8010368 <_strtod_l+0xb8>
 80102d2:	d838      	bhi.n	8010346 <_strtod_l+0x96>
 80102d4:	290d      	cmp	r1, #13
 80102d6:	d832      	bhi.n	801033e <_strtod_l+0x8e>
 80102d8:	2908      	cmp	r1, #8
 80102da:	d832      	bhi.n	8010342 <_strtod_l+0x92>
 80102dc:	2900      	cmp	r1, #0
 80102de:	d03b      	beq.n	8010358 <_strtod_l+0xa8>
 80102e0:	2200      	movs	r2, #0
 80102e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80102e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80102e6:	782a      	ldrb	r2, [r5, #0]
 80102e8:	2a30      	cmp	r2, #48	@ 0x30
 80102ea:	f040 80b2 	bne.w	8010452 <_strtod_l+0x1a2>
 80102ee:	786a      	ldrb	r2, [r5, #1]
 80102f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80102f4:	2a58      	cmp	r2, #88	@ 0x58
 80102f6:	d16e      	bne.n	80103d6 <_strtod_l+0x126>
 80102f8:	9302      	str	r3, [sp, #8]
 80102fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80102fc:	9301      	str	r3, [sp, #4]
 80102fe:	ab1a      	add	r3, sp, #104	@ 0x68
 8010300:	9300      	str	r3, [sp, #0]
 8010302:	4a8f      	ldr	r2, [pc, #572]	@ (8010540 <_strtod_l+0x290>)
 8010304:	9805      	ldr	r0, [sp, #20]
 8010306:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010308:	a919      	add	r1, sp, #100	@ 0x64
 801030a:	f001 f863 	bl	80113d4 <__gethex>
 801030e:	f010 060f 	ands.w	r6, r0, #15
 8010312:	4604      	mov	r4, r0
 8010314:	d005      	beq.n	8010322 <_strtod_l+0x72>
 8010316:	2e06      	cmp	r6, #6
 8010318:	d128      	bne.n	801036c <_strtod_l+0xbc>
 801031a:	3501      	adds	r5, #1
 801031c:	2300      	movs	r3, #0
 801031e:	9519      	str	r5, [sp, #100]	@ 0x64
 8010320:	930e      	str	r3, [sp, #56]	@ 0x38
 8010322:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010324:	2b00      	cmp	r3, #0
 8010326:	f040 858e 	bne.w	8010e46 <_strtod_l+0xb96>
 801032a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801032c:	b1cb      	cbz	r3, 8010362 <_strtod_l+0xb2>
 801032e:	4652      	mov	r2, sl
 8010330:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010334:	ec43 2b10 	vmov	d0, r2, r3
 8010338:	b01f      	add	sp, #124	@ 0x7c
 801033a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801033e:	2920      	cmp	r1, #32
 8010340:	d1ce      	bne.n	80102e0 <_strtod_l+0x30>
 8010342:	3201      	adds	r2, #1
 8010344:	e7c1      	b.n	80102ca <_strtod_l+0x1a>
 8010346:	292d      	cmp	r1, #45	@ 0x2d
 8010348:	d1ca      	bne.n	80102e0 <_strtod_l+0x30>
 801034a:	2101      	movs	r1, #1
 801034c:	910e      	str	r1, [sp, #56]	@ 0x38
 801034e:	1c51      	adds	r1, r2, #1
 8010350:	9119      	str	r1, [sp, #100]	@ 0x64
 8010352:	7852      	ldrb	r2, [r2, #1]
 8010354:	2a00      	cmp	r2, #0
 8010356:	d1c5      	bne.n	80102e4 <_strtod_l+0x34>
 8010358:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801035a:	9419      	str	r4, [sp, #100]	@ 0x64
 801035c:	2b00      	cmp	r3, #0
 801035e:	f040 8570 	bne.w	8010e42 <_strtod_l+0xb92>
 8010362:	4652      	mov	r2, sl
 8010364:	465b      	mov	r3, fp
 8010366:	e7e5      	b.n	8010334 <_strtod_l+0x84>
 8010368:	2100      	movs	r1, #0
 801036a:	e7ef      	b.n	801034c <_strtod_l+0x9c>
 801036c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801036e:	b13a      	cbz	r2, 8010380 <_strtod_l+0xd0>
 8010370:	2135      	movs	r1, #53	@ 0x35
 8010372:	a81c      	add	r0, sp, #112	@ 0x70
 8010374:	f7ff ff38 	bl	80101e8 <__copybits>
 8010378:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801037a:	9805      	ldr	r0, [sp, #20]
 801037c:	f7ff fb0e 	bl	800f99c <_Bfree>
 8010380:	3e01      	subs	r6, #1
 8010382:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010384:	2e04      	cmp	r6, #4
 8010386:	d806      	bhi.n	8010396 <_strtod_l+0xe6>
 8010388:	e8df f006 	tbb	[pc, r6]
 801038c:	201d0314 	.word	0x201d0314
 8010390:	14          	.byte	0x14
 8010391:	00          	.byte	0x00
 8010392:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010396:	05e1      	lsls	r1, r4, #23
 8010398:	bf48      	it	mi
 801039a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801039e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80103a2:	0d1b      	lsrs	r3, r3, #20
 80103a4:	051b      	lsls	r3, r3, #20
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d1bb      	bne.n	8010322 <_strtod_l+0x72>
 80103aa:	f7fe fbd1 	bl	800eb50 <__errno>
 80103ae:	2322      	movs	r3, #34	@ 0x22
 80103b0:	6003      	str	r3, [r0, #0]
 80103b2:	e7b6      	b.n	8010322 <_strtod_l+0x72>
 80103b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80103b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80103bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80103c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80103c4:	e7e7      	b.n	8010396 <_strtod_l+0xe6>
 80103c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010548 <_strtod_l+0x298>
 80103ca:	e7e4      	b.n	8010396 <_strtod_l+0xe6>
 80103cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80103d0:	f04f 3aff 	mov.w	sl, #4294967295
 80103d4:	e7df      	b.n	8010396 <_strtod_l+0xe6>
 80103d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80103d8:	1c5a      	adds	r2, r3, #1
 80103da:	9219      	str	r2, [sp, #100]	@ 0x64
 80103dc:	785b      	ldrb	r3, [r3, #1]
 80103de:	2b30      	cmp	r3, #48	@ 0x30
 80103e0:	d0f9      	beq.n	80103d6 <_strtod_l+0x126>
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d09d      	beq.n	8010322 <_strtod_l+0x72>
 80103e6:	2301      	movs	r3, #1
 80103e8:	2700      	movs	r7, #0
 80103ea:	9308      	str	r3, [sp, #32]
 80103ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80103ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80103f0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80103f2:	46b9      	mov	r9, r7
 80103f4:	220a      	movs	r2, #10
 80103f6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80103f8:	7805      	ldrb	r5, [r0, #0]
 80103fa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80103fe:	b2d9      	uxtb	r1, r3
 8010400:	2909      	cmp	r1, #9
 8010402:	d928      	bls.n	8010456 <_strtod_l+0x1a6>
 8010404:	494f      	ldr	r1, [pc, #316]	@ (8010544 <_strtod_l+0x294>)
 8010406:	2201      	movs	r2, #1
 8010408:	f7fe fb1f 	bl	800ea4a <strncmp>
 801040c:	2800      	cmp	r0, #0
 801040e:	d032      	beq.n	8010476 <_strtod_l+0x1c6>
 8010410:	2000      	movs	r0, #0
 8010412:	462a      	mov	r2, r5
 8010414:	900a      	str	r0, [sp, #40]	@ 0x28
 8010416:	464d      	mov	r5, r9
 8010418:	4603      	mov	r3, r0
 801041a:	2a65      	cmp	r2, #101	@ 0x65
 801041c:	d001      	beq.n	8010422 <_strtod_l+0x172>
 801041e:	2a45      	cmp	r2, #69	@ 0x45
 8010420:	d114      	bne.n	801044c <_strtod_l+0x19c>
 8010422:	b91d      	cbnz	r5, 801042c <_strtod_l+0x17c>
 8010424:	9a08      	ldr	r2, [sp, #32]
 8010426:	4302      	orrs	r2, r0
 8010428:	d096      	beq.n	8010358 <_strtod_l+0xa8>
 801042a:	2500      	movs	r5, #0
 801042c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801042e:	1c62      	adds	r2, r4, #1
 8010430:	9219      	str	r2, [sp, #100]	@ 0x64
 8010432:	7862      	ldrb	r2, [r4, #1]
 8010434:	2a2b      	cmp	r2, #43	@ 0x2b
 8010436:	d07a      	beq.n	801052e <_strtod_l+0x27e>
 8010438:	2a2d      	cmp	r2, #45	@ 0x2d
 801043a:	d07e      	beq.n	801053a <_strtod_l+0x28a>
 801043c:	f04f 0c00 	mov.w	ip, #0
 8010440:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010444:	2909      	cmp	r1, #9
 8010446:	f240 8085 	bls.w	8010554 <_strtod_l+0x2a4>
 801044a:	9419      	str	r4, [sp, #100]	@ 0x64
 801044c:	f04f 0800 	mov.w	r8, #0
 8010450:	e0a5      	b.n	801059e <_strtod_l+0x2ee>
 8010452:	2300      	movs	r3, #0
 8010454:	e7c8      	b.n	80103e8 <_strtod_l+0x138>
 8010456:	f1b9 0f08 	cmp.w	r9, #8
 801045a:	bfd8      	it	le
 801045c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801045e:	f100 0001 	add.w	r0, r0, #1
 8010462:	bfda      	itte	le
 8010464:	fb02 3301 	mlale	r3, r2, r1, r3
 8010468:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801046a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801046e:	f109 0901 	add.w	r9, r9, #1
 8010472:	9019      	str	r0, [sp, #100]	@ 0x64
 8010474:	e7bf      	b.n	80103f6 <_strtod_l+0x146>
 8010476:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010478:	1c5a      	adds	r2, r3, #1
 801047a:	9219      	str	r2, [sp, #100]	@ 0x64
 801047c:	785a      	ldrb	r2, [r3, #1]
 801047e:	f1b9 0f00 	cmp.w	r9, #0
 8010482:	d03b      	beq.n	80104fc <_strtod_l+0x24c>
 8010484:	900a      	str	r0, [sp, #40]	@ 0x28
 8010486:	464d      	mov	r5, r9
 8010488:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801048c:	2b09      	cmp	r3, #9
 801048e:	d912      	bls.n	80104b6 <_strtod_l+0x206>
 8010490:	2301      	movs	r3, #1
 8010492:	e7c2      	b.n	801041a <_strtod_l+0x16a>
 8010494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010496:	1c5a      	adds	r2, r3, #1
 8010498:	9219      	str	r2, [sp, #100]	@ 0x64
 801049a:	785a      	ldrb	r2, [r3, #1]
 801049c:	3001      	adds	r0, #1
 801049e:	2a30      	cmp	r2, #48	@ 0x30
 80104a0:	d0f8      	beq.n	8010494 <_strtod_l+0x1e4>
 80104a2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80104a6:	2b08      	cmp	r3, #8
 80104a8:	f200 84d2 	bhi.w	8010e50 <_strtod_l+0xba0>
 80104ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104ae:	900a      	str	r0, [sp, #40]	@ 0x28
 80104b0:	2000      	movs	r0, #0
 80104b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80104b4:	4605      	mov	r5, r0
 80104b6:	3a30      	subs	r2, #48	@ 0x30
 80104b8:	f100 0301 	add.w	r3, r0, #1
 80104bc:	d018      	beq.n	80104f0 <_strtod_l+0x240>
 80104be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80104c0:	4419      	add	r1, r3
 80104c2:	910a      	str	r1, [sp, #40]	@ 0x28
 80104c4:	462e      	mov	r6, r5
 80104c6:	f04f 0e0a 	mov.w	lr, #10
 80104ca:	1c71      	adds	r1, r6, #1
 80104cc:	eba1 0c05 	sub.w	ip, r1, r5
 80104d0:	4563      	cmp	r3, ip
 80104d2:	dc15      	bgt.n	8010500 <_strtod_l+0x250>
 80104d4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80104d8:	182b      	adds	r3, r5, r0
 80104da:	2b08      	cmp	r3, #8
 80104dc:	f105 0501 	add.w	r5, r5, #1
 80104e0:	4405      	add	r5, r0
 80104e2:	dc1a      	bgt.n	801051a <_strtod_l+0x26a>
 80104e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80104e6:	230a      	movs	r3, #10
 80104e8:	fb03 2301 	mla	r3, r3, r1, r2
 80104ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104ee:	2300      	movs	r3, #0
 80104f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80104f2:	1c51      	adds	r1, r2, #1
 80104f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80104f6:	7852      	ldrb	r2, [r2, #1]
 80104f8:	4618      	mov	r0, r3
 80104fa:	e7c5      	b.n	8010488 <_strtod_l+0x1d8>
 80104fc:	4648      	mov	r0, r9
 80104fe:	e7ce      	b.n	801049e <_strtod_l+0x1ee>
 8010500:	2e08      	cmp	r6, #8
 8010502:	dc05      	bgt.n	8010510 <_strtod_l+0x260>
 8010504:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010506:	fb0e f606 	mul.w	r6, lr, r6
 801050a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801050c:	460e      	mov	r6, r1
 801050e:	e7dc      	b.n	80104ca <_strtod_l+0x21a>
 8010510:	2910      	cmp	r1, #16
 8010512:	bfd8      	it	le
 8010514:	fb0e f707 	mulle.w	r7, lr, r7
 8010518:	e7f8      	b.n	801050c <_strtod_l+0x25c>
 801051a:	2b0f      	cmp	r3, #15
 801051c:	bfdc      	itt	le
 801051e:	230a      	movle	r3, #10
 8010520:	fb03 2707 	mlale	r7, r3, r7, r2
 8010524:	e7e3      	b.n	80104ee <_strtod_l+0x23e>
 8010526:	2300      	movs	r3, #0
 8010528:	930a      	str	r3, [sp, #40]	@ 0x28
 801052a:	2301      	movs	r3, #1
 801052c:	e77a      	b.n	8010424 <_strtod_l+0x174>
 801052e:	f04f 0c00 	mov.w	ip, #0
 8010532:	1ca2      	adds	r2, r4, #2
 8010534:	9219      	str	r2, [sp, #100]	@ 0x64
 8010536:	78a2      	ldrb	r2, [r4, #2]
 8010538:	e782      	b.n	8010440 <_strtod_l+0x190>
 801053a:	f04f 0c01 	mov.w	ip, #1
 801053e:	e7f8      	b.n	8010532 <_strtod_l+0x282>
 8010540:	0803d0cc 	.word	0x0803d0cc
 8010544:	0803cf04 	.word	0x0803cf04
 8010548:	7ff00000 	.word	0x7ff00000
 801054c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801054e:	1c51      	adds	r1, r2, #1
 8010550:	9119      	str	r1, [sp, #100]	@ 0x64
 8010552:	7852      	ldrb	r2, [r2, #1]
 8010554:	2a30      	cmp	r2, #48	@ 0x30
 8010556:	d0f9      	beq.n	801054c <_strtod_l+0x29c>
 8010558:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801055c:	2908      	cmp	r1, #8
 801055e:	f63f af75 	bhi.w	801044c <_strtod_l+0x19c>
 8010562:	3a30      	subs	r2, #48	@ 0x30
 8010564:	9209      	str	r2, [sp, #36]	@ 0x24
 8010566:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010568:	920f      	str	r2, [sp, #60]	@ 0x3c
 801056a:	f04f 080a 	mov.w	r8, #10
 801056e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010570:	1c56      	adds	r6, r2, #1
 8010572:	9619      	str	r6, [sp, #100]	@ 0x64
 8010574:	7852      	ldrb	r2, [r2, #1]
 8010576:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801057a:	f1be 0f09 	cmp.w	lr, #9
 801057e:	d939      	bls.n	80105f4 <_strtod_l+0x344>
 8010580:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010582:	1a76      	subs	r6, r6, r1
 8010584:	2e08      	cmp	r6, #8
 8010586:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801058a:	dc03      	bgt.n	8010594 <_strtod_l+0x2e4>
 801058c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801058e:	4588      	cmp	r8, r1
 8010590:	bfa8      	it	ge
 8010592:	4688      	movge	r8, r1
 8010594:	f1bc 0f00 	cmp.w	ip, #0
 8010598:	d001      	beq.n	801059e <_strtod_l+0x2ee>
 801059a:	f1c8 0800 	rsb	r8, r8, #0
 801059e:	2d00      	cmp	r5, #0
 80105a0:	d14e      	bne.n	8010640 <_strtod_l+0x390>
 80105a2:	9908      	ldr	r1, [sp, #32]
 80105a4:	4308      	orrs	r0, r1
 80105a6:	f47f aebc 	bne.w	8010322 <_strtod_l+0x72>
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f47f aed4 	bne.w	8010358 <_strtod_l+0xa8>
 80105b0:	2a69      	cmp	r2, #105	@ 0x69
 80105b2:	d028      	beq.n	8010606 <_strtod_l+0x356>
 80105b4:	dc25      	bgt.n	8010602 <_strtod_l+0x352>
 80105b6:	2a49      	cmp	r2, #73	@ 0x49
 80105b8:	d025      	beq.n	8010606 <_strtod_l+0x356>
 80105ba:	2a4e      	cmp	r2, #78	@ 0x4e
 80105bc:	f47f aecc 	bne.w	8010358 <_strtod_l+0xa8>
 80105c0:	499a      	ldr	r1, [pc, #616]	@ (801082c <_strtod_l+0x57c>)
 80105c2:	a819      	add	r0, sp, #100	@ 0x64
 80105c4:	f001 f928 	bl	8011818 <__match>
 80105c8:	2800      	cmp	r0, #0
 80105ca:	f43f aec5 	beq.w	8010358 <_strtod_l+0xa8>
 80105ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	2b28      	cmp	r3, #40	@ 0x28
 80105d4:	d12e      	bne.n	8010634 <_strtod_l+0x384>
 80105d6:	4996      	ldr	r1, [pc, #600]	@ (8010830 <_strtod_l+0x580>)
 80105d8:	aa1c      	add	r2, sp, #112	@ 0x70
 80105da:	a819      	add	r0, sp, #100	@ 0x64
 80105dc:	f001 f930 	bl	8011840 <__hexnan>
 80105e0:	2805      	cmp	r0, #5
 80105e2:	d127      	bne.n	8010634 <_strtod_l+0x384>
 80105e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80105e6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80105ea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80105ee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80105f2:	e696      	b.n	8010322 <_strtod_l+0x72>
 80105f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80105f6:	fb08 2101 	mla	r1, r8, r1, r2
 80105fa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80105fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8010600:	e7b5      	b.n	801056e <_strtod_l+0x2be>
 8010602:	2a6e      	cmp	r2, #110	@ 0x6e
 8010604:	e7da      	b.n	80105bc <_strtod_l+0x30c>
 8010606:	498b      	ldr	r1, [pc, #556]	@ (8010834 <_strtod_l+0x584>)
 8010608:	a819      	add	r0, sp, #100	@ 0x64
 801060a:	f001 f905 	bl	8011818 <__match>
 801060e:	2800      	cmp	r0, #0
 8010610:	f43f aea2 	beq.w	8010358 <_strtod_l+0xa8>
 8010614:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010616:	4988      	ldr	r1, [pc, #544]	@ (8010838 <_strtod_l+0x588>)
 8010618:	3b01      	subs	r3, #1
 801061a:	a819      	add	r0, sp, #100	@ 0x64
 801061c:	9319      	str	r3, [sp, #100]	@ 0x64
 801061e:	f001 f8fb 	bl	8011818 <__match>
 8010622:	b910      	cbnz	r0, 801062a <_strtod_l+0x37a>
 8010624:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010626:	3301      	adds	r3, #1
 8010628:	9319      	str	r3, [sp, #100]	@ 0x64
 801062a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010848 <_strtod_l+0x598>
 801062e:	f04f 0a00 	mov.w	sl, #0
 8010632:	e676      	b.n	8010322 <_strtod_l+0x72>
 8010634:	4881      	ldr	r0, [pc, #516]	@ (801083c <_strtod_l+0x58c>)
 8010636:	f000 fe2b 	bl	8011290 <nan>
 801063a:	ec5b ab10 	vmov	sl, fp, d0
 801063e:	e670      	b.n	8010322 <_strtod_l+0x72>
 8010640:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010642:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010644:	eba8 0303 	sub.w	r3, r8, r3
 8010648:	f1b9 0f00 	cmp.w	r9, #0
 801064c:	bf08      	it	eq
 801064e:	46a9      	moveq	r9, r5
 8010650:	2d10      	cmp	r5, #16
 8010652:	9309      	str	r3, [sp, #36]	@ 0x24
 8010654:	462c      	mov	r4, r5
 8010656:	bfa8      	it	ge
 8010658:	2410      	movge	r4, #16
 801065a:	f7ef ff63 	bl	8000524 <__aeabi_ui2d>
 801065e:	2d09      	cmp	r5, #9
 8010660:	4682      	mov	sl, r0
 8010662:	468b      	mov	fp, r1
 8010664:	dc13      	bgt.n	801068e <_strtod_l+0x3de>
 8010666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010668:	2b00      	cmp	r3, #0
 801066a:	f43f ae5a 	beq.w	8010322 <_strtod_l+0x72>
 801066e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010670:	dd78      	ble.n	8010764 <_strtod_l+0x4b4>
 8010672:	2b16      	cmp	r3, #22
 8010674:	dc5f      	bgt.n	8010736 <_strtod_l+0x486>
 8010676:	4972      	ldr	r1, [pc, #456]	@ (8010840 <_strtod_l+0x590>)
 8010678:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801067c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010680:	4652      	mov	r2, sl
 8010682:	465b      	mov	r3, fp
 8010684:	f7ef ffc8 	bl	8000618 <__aeabi_dmul>
 8010688:	4682      	mov	sl, r0
 801068a:	468b      	mov	fp, r1
 801068c:	e649      	b.n	8010322 <_strtod_l+0x72>
 801068e:	4b6c      	ldr	r3, [pc, #432]	@ (8010840 <_strtod_l+0x590>)
 8010690:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010694:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010698:	f7ef ffbe 	bl	8000618 <__aeabi_dmul>
 801069c:	4682      	mov	sl, r0
 801069e:	4638      	mov	r0, r7
 80106a0:	468b      	mov	fp, r1
 80106a2:	f7ef ff3f 	bl	8000524 <__aeabi_ui2d>
 80106a6:	4602      	mov	r2, r0
 80106a8:	460b      	mov	r3, r1
 80106aa:	4650      	mov	r0, sl
 80106ac:	4659      	mov	r1, fp
 80106ae:	f7ef fdfd 	bl	80002ac <__adddf3>
 80106b2:	2d0f      	cmp	r5, #15
 80106b4:	4682      	mov	sl, r0
 80106b6:	468b      	mov	fp, r1
 80106b8:	ddd5      	ble.n	8010666 <_strtod_l+0x3b6>
 80106ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106bc:	1b2c      	subs	r4, r5, r4
 80106be:	441c      	add	r4, r3
 80106c0:	2c00      	cmp	r4, #0
 80106c2:	f340 8093 	ble.w	80107ec <_strtod_l+0x53c>
 80106c6:	f014 030f 	ands.w	r3, r4, #15
 80106ca:	d00a      	beq.n	80106e2 <_strtod_l+0x432>
 80106cc:	495c      	ldr	r1, [pc, #368]	@ (8010840 <_strtod_l+0x590>)
 80106ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80106d2:	4652      	mov	r2, sl
 80106d4:	465b      	mov	r3, fp
 80106d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106da:	f7ef ff9d 	bl	8000618 <__aeabi_dmul>
 80106de:	4682      	mov	sl, r0
 80106e0:	468b      	mov	fp, r1
 80106e2:	f034 040f 	bics.w	r4, r4, #15
 80106e6:	d073      	beq.n	80107d0 <_strtod_l+0x520>
 80106e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80106ec:	dd49      	ble.n	8010782 <_strtod_l+0x4d2>
 80106ee:	2400      	movs	r4, #0
 80106f0:	46a0      	mov	r8, r4
 80106f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80106f4:	46a1      	mov	r9, r4
 80106f6:	9a05      	ldr	r2, [sp, #20]
 80106f8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010848 <_strtod_l+0x598>
 80106fc:	2322      	movs	r3, #34	@ 0x22
 80106fe:	6013      	str	r3, [r2, #0]
 8010700:	f04f 0a00 	mov.w	sl, #0
 8010704:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010706:	2b00      	cmp	r3, #0
 8010708:	f43f ae0b 	beq.w	8010322 <_strtod_l+0x72>
 801070c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801070e:	9805      	ldr	r0, [sp, #20]
 8010710:	f7ff f944 	bl	800f99c <_Bfree>
 8010714:	9805      	ldr	r0, [sp, #20]
 8010716:	4649      	mov	r1, r9
 8010718:	f7ff f940 	bl	800f99c <_Bfree>
 801071c:	9805      	ldr	r0, [sp, #20]
 801071e:	4641      	mov	r1, r8
 8010720:	f7ff f93c 	bl	800f99c <_Bfree>
 8010724:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010726:	9805      	ldr	r0, [sp, #20]
 8010728:	f7ff f938 	bl	800f99c <_Bfree>
 801072c:	9805      	ldr	r0, [sp, #20]
 801072e:	4621      	mov	r1, r4
 8010730:	f7ff f934 	bl	800f99c <_Bfree>
 8010734:	e5f5      	b.n	8010322 <_strtod_l+0x72>
 8010736:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010738:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801073c:	4293      	cmp	r3, r2
 801073e:	dbbc      	blt.n	80106ba <_strtod_l+0x40a>
 8010740:	4c3f      	ldr	r4, [pc, #252]	@ (8010840 <_strtod_l+0x590>)
 8010742:	f1c5 050f 	rsb	r5, r5, #15
 8010746:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801074a:	4652      	mov	r2, sl
 801074c:	465b      	mov	r3, fp
 801074e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010752:	f7ef ff61 	bl	8000618 <__aeabi_dmul>
 8010756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010758:	1b5d      	subs	r5, r3, r5
 801075a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801075e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010762:	e78f      	b.n	8010684 <_strtod_l+0x3d4>
 8010764:	3316      	adds	r3, #22
 8010766:	dba8      	blt.n	80106ba <_strtod_l+0x40a>
 8010768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801076a:	eba3 0808 	sub.w	r8, r3, r8
 801076e:	4b34      	ldr	r3, [pc, #208]	@ (8010840 <_strtod_l+0x590>)
 8010770:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8010774:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010778:	4650      	mov	r0, sl
 801077a:	4659      	mov	r1, fp
 801077c:	f7f0 f876 	bl	800086c <__aeabi_ddiv>
 8010780:	e782      	b.n	8010688 <_strtod_l+0x3d8>
 8010782:	2300      	movs	r3, #0
 8010784:	4f2f      	ldr	r7, [pc, #188]	@ (8010844 <_strtod_l+0x594>)
 8010786:	1124      	asrs	r4, r4, #4
 8010788:	4650      	mov	r0, sl
 801078a:	4659      	mov	r1, fp
 801078c:	461e      	mov	r6, r3
 801078e:	2c01      	cmp	r4, #1
 8010790:	dc21      	bgt.n	80107d6 <_strtod_l+0x526>
 8010792:	b10b      	cbz	r3, 8010798 <_strtod_l+0x4e8>
 8010794:	4682      	mov	sl, r0
 8010796:	468b      	mov	fp, r1
 8010798:	492a      	ldr	r1, [pc, #168]	@ (8010844 <_strtod_l+0x594>)
 801079a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801079e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80107a2:	4652      	mov	r2, sl
 80107a4:	465b      	mov	r3, fp
 80107a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80107aa:	f7ef ff35 	bl	8000618 <__aeabi_dmul>
 80107ae:	4b26      	ldr	r3, [pc, #152]	@ (8010848 <_strtod_l+0x598>)
 80107b0:	460a      	mov	r2, r1
 80107b2:	400b      	ands	r3, r1
 80107b4:	4925      	ldr	r1, [pc, #148]	@ (801084c <_strtod_l+0x59c>)
 80107b6:	428b      	cmp	r3, r1
 80107b8:	4682      	mov	sl, r0
 80107ba:	d898      	bhi.n	80106ee <_strtod_l+0x43e>
 80107bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80107c0:	428b      	cmp	r3, r1
 80107c2:	bf86      	itte	hi
 80107c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010850 <_strtod_l+0x5a0>
 80107c8:	f04f 3aff 	movhi.w	sl, #4294967295
 80107cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80107d0:	2300      	movs	r3, #0
 80107d2:	9308      	str	r3, [sp, #32]
 80107d4:	e076      	b.n	80108c4 <_strtod_l+0x614>
 80107d6:	07e2      	lsls	r2, r4, #31
 80107d8:	d504      	bpl.n	80107e4 <_strtod_l+0x534>
 80107da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80107de:	f7ef ff1b 	bl	8000618 <__aeabi_dmul>
 80107e2:	2301      	movs	r3, #1
 80107e4:	3601      	adds	r6, #1
 80107e6:	1064      	asrs	r4, r4, #1
 80107e8:	3708      	adds	r7, #8
 80107ea:	e7d0      	b.n	801078e <_strtod_l+0x4de>
 80107ec:	d0f0      	beq.n	80107d0 <_strtod_l+0x520>
 80107ee:	4264      	negs	r4, r4
 80107f0:	f014 020f 	ands.w	r2, r4, #15
 80107f4:	d00a      	beq.n	801080c <_strtod_l+0x55c>
 80107f6:	4b12      	ldr	r3, [pc, #72]	@ (8010840 <_strtod_l+0x590>)
 80107f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80107fc:	4650      	mov	r0, sl
 80107fe:	4659      	mov	r1, fp
 8010800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010804:	f7f0 f832 	bl	800086c <__aeabi_ddiv>
 8010808:	4682      	mov	sl, r0
 801080a:	468b      	mov	fp, r1
 801080c:	1124      	asrs	r4, r4, #4
 801080e:	d0df      	beq.n	80107d0 <_strtod_l+0x520>
 8010810:	2c1f      	cmp	r4, #31
 8010812:	dd1f      	ble.n	8010854 <_strtod_l+0x5a4>
 8010814:	2400      	movs	r4, #0
 8010816:	46a0      	mov	r8, r4
 8010818:	940b      	str	r4, [sp, #44]	@ 0x2c
 801081a:	46a1      	mov	r9, r4
 801081c:	9a05      	ldr	r2, [sp, #20]
 801081e:	2322      	movs	r3, #34	@ 0x22
 8010820:	f04f 0a00 	mov.w	sl, #0
 8010824:	f04f 0b00 	mov.w	fp, #0
 8010828:	6013      	str	r3, [r2, #0]
 801082a:	e76b      	b.n	8010704 <_strtod_l+0x454>
 801082c:	0803cdf2 	.word	0x0803cdf2
 8010830:	0803d0b8 	.word	0x0803d0b8
 8010834:	0803cdea 	.word	0x0803cdea
 8010838:	0803ce21 	.word	0x0803ce21
 801083c:	0803cf5a 	.word	0x0803cf5a
 8010840:	0803cff0 	.word	0x0803cff0
 8010844:	0803cfc8 	.word	0x0803cfc8
 8010848:	7ff00000 	.word	0x7ff00000
 801084c:	7ca00000 	.word	0x7ca00000
 8010850:	7fefffff 	.word	0x7fefffff
 8010854:	f014 0310 	ands.w	r3, r4, #16
 8010858:	bf18      	it	ne
 801085a:	236a      	movne	r3, #106	@ 0x6a
 801085c:	4ea9      	ldr	r6, [pc, #676]	@ (8010b04 <_strtod_l+0x854>)
 801085e:	9308      	str	r3, [sp, #32]
 8010860:	4650      	mov	r0, sl
 8010862:	4659      	mov	r1, fp
 8010864:	2300      	movs	r3, #0
 8010866:	07e7      	lsls	r7, r4, #31
 8010868:	d504      	bpl.n	8010874 <_strtod_l+0x5c4>
 801086a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801086e:	f7ef fed3 	bl	8000618 <__aeabi_dmul>
 8010872:	2301      	movs	r3, #1
 8010874:	1064      	asrs	r4, r4, #1
 8010876:	f106 0608 	add.w	r6, r6, #8
 801087a:	d1f4      	bne.n	8010866 <_strtod_l+0x5b6>
 801087c:	b10b      	cbz	r3, 8010882 <_strtod_l+0x5d2>
 801087e:	4682      	mov	sl, r0
 8010880:	468b      	mov	fp, r1
 8010882:	9b08      	ldr	r3, [sp, #32]
 8010884:	b1b3      	cbz	r3, 80108b4 <_strtod_l+0x604>
 8010886:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801088a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801088e:	2b00      	cmp	r3, #0
 8010890:	4659      	mov	r1, fp
 8010892:	dd0f      	ble.n	80108b4 <_strtod_l+0x604>
 8010894:	2b1f      	cmp	r3, #31
 8010896:	dd56      	ble.n	8010946 <_strtod_l+0x696>
 8010898:	2b34      	cmp	r3, #52	@ 0x34
 801089a:	bfde      	ittt	le
 801089c:	f04f 33ff 	movle.w	r3, #4294967295
 80108a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80108a4:	4093      	lslle	r3, r2
 80108a6:	f04f 0a00 	mov.w	sl, #0
 80108aa:	bfcc      	ite	gt
 80108ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80108b0:	ea03 0b01 	andle.w	fp, r3, r1
 80108b4:	2200      	movs	r2, #0
 80108b6:	2300      	movs	r3, #0
 80108b8:	4650      	mov	r0, sl
 80108ba:	4659      	mov	r1, fp
 80108bc:	f7f0 f914 	bl	8000ae8 <__aeabi_dcmpeq>
 80108c0:	2800      	cmp	r0, #0
 80108c2:	d1a7      	bne.n	8010814 <_strtod_l+0x564>
 80108c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80108c6:	9300      	str	r3, [sp, #0]
 80108c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80108ca:	9805      	ldr	r0, [sp, #20]
 80108cc:	462b      	mov	r3, r5
 80108ce:	464a      	mov	r2, r9
 80108d0:	f7ff f8cc 	bl	800fa6c <__s2b>
 80108d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80108d6:	2800      	cmp	r0, #0
 80108d8:	f43f af09 	beq.w	80106ee <_strtod_l+0x43e>
 80108dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80108de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108e0:	2a00      	cmp	r2, #0
 80108e2:	eba3 0308 	sub.w	r3, r3, r8
 80108e6:	bfa8      	it	ge
 80108e8:	2300      	movge	r3, #0
 80108ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80108ec:	2400      	movs	r4, #0
 80108ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80108f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80108f4:	46a0      	mov	r8, r4
 80108f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80108f8:	9805      	ldr	r0, [sp, #20]
 80108fa:	6859      	ldr	r1, [r3, #4]
 80108fc:	f7ff f80e 	bl	800f91c <_Balloc>
 8010900:	4681      	mov	r9, r0
 8010902:	2800      	cmp	r0, #0
 8010904:	f43f aef7 	beq.w	80106f6 <_strtod_l+0x446>
 8010908:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801090a:	691a      	ldr	r2, [r3, #16]
 801090c:	3202      	adds	r2, #2
 801090e:	f103 010c 	add.w	r1, r3, #12
 8010912:	0092      	lsls	r2, r2, #2
 8010914:	300c      	adds	r0, #12
 8010916:	f7fe f948 	bl	800ebaa <memcpy>
 801091a:	ec4b ab10 	vmov	d0, sl, fp
 801091e:	9805      	ldr	r0, [sp, #20]
 8010920:	aa1c      	add	r2, sp, #112	@ 0x70
 8010922:	a91b      	add	r1, sp, #108	@ 0x6c
 8010924:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010928:	f7ff fbd4 	bl	80100d4 <__d2b>
 801092c:	901a      	str	r0, [sp, #104]	@ 0x68
 801092e:	2800      	cmp	r0, #0
 8010930:	f43f aee1 	beq.w	80106f6 <_strtod_l+0x446>
 8010934:	9805      	ldr	r0, [sp, #20]
 8010936:	2101      	movs	r1, #1
 8010938:	f7ff f92e 	bl	800fb98 <__i2b>
 801093c:	4680      	mov	r8, r0
 801093e:	b948      	cbnz	r0, 8010954 <_strtod_l+0x6a4>
 8010940:	f04f 0800 	mov.w	r8, #0
 8010944:	e6d7      	b.n	80106f6 <_strtod_l+0x446>
 8010946:	f04f 32ff 	mov.w	r2, #4294967295
 801094a:	fa02 f303 	lsl.w	r3, r2, r3
 801094e:	ea03 0a0a 	and.w	sl, r3, sl
 8010952:	e7af      	b.n	80108b4 <_strtod_l+0x604>
 8010954:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8010956:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010958:	2d00      	cmp	r5, #0
 801095a:	bfab      	itete	ge
 801095c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801095e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010960:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8010962:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8010964:	bfac      	ite	ge
 8010966:	18ef      	addge	r7, r5, r3
 8010968:	1b5e      	sublt	r6, r3, r5
 801096a:	9b08      	ldr	r3, [sp, #32]
 801096c:	1aed      	subs	r5, r5, r3
 801096e:	4415      	add	r5, r2
 8010970:	4b65      	ldr	r3, [pc, #404]	@ (8010b08 <_strtod_l+0x858>)
 8010972:	3d01      	subs	r5, #1
 8010974:	429d      	cmp	r5, r3
 8010976:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801097a:	da50      	bge.n	8010a1e <_strtod_l+0x76e>
 801097c:	1b5b      	subs	r3, r3, r5
 801097e:	2b1f      	cmp	r3, #31
 8010980:	eba2 0203 	sub.w	r2, r2, r3
 8010984:	f04f 0101 	mov.w	r1, #1
 8010988:	dc3d      	bgt.n	8010a06 <_strtod_l+0x756>
 801098a:	fa01 f303 	lsl.w	r3, r1, r3
 801098e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010990:	2300      	movs	r3, #0
 8010992:	9310      	str	r3, [sp, #64]	@ 0x40
 8010994:	18bd      	adds	r5, r7, r2
 8010996:	9b08      	ldr	r3, [sp, #32]
 8010998:	42af      	cmp	r7, r5
 801099a:	4416      	add	r6, r2
 801099c:	441e      	add	r6, r3
 801099e:	463b      	mov	r3, r7
 80109a0:	bfa8      	it	ge
 80109a2:	462b      	movge	r3, r5
 80109a4:	42b3      	cmp	r3, r6
 80109a6:	bfa8      	it	ge
 80109a8:	4633      	movge	r3, r6
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	bfc2      	ittt	gt
 80109ae:	1aed      	subgt	r5, r5, r3
 80109b0:	1af6      	subgt	r6, r6, r3
 80109b2:	1aff      	subgt	r7, r7, r3
 80109b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	dd16      	ble.n	80109e8 <_strtod_l+0x738>
 80109ba:	4641      	mov	r1, r8
 80109bc:	9805      	ldr	r0, [sp, #20]
 80109be:	461a      	mov	r2, r3
 80109c0:	f7ff f9a2 	bl	800fd08 <__pow5mult>
 80109c4:	4680      	mov	r8, r0
 80109c6:	2800      	cmp	r0, #0
 80109c8:	d0ba      	beq.n	8010940 <_strtod_l+0x690>
 80109ca:	4601      	mov	r1, r0
 80109cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80109ce:	9805      	ldr	r0, [sp, #20]
 80109d0:	f7ff f8f8 	bl	800fbc4 <__multiply>
 80109d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80109d6:	2800      	cmp	r0, #0
 80109d8:	f43f ae8d 	beq.w	80106f6 <_strtod_l+0x446>
 80109dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80109de:	9805      	ldr	r0, [sp, #20]
 80109e0:	f7fe ffdc 	bl	800f99c <_Bfree>
 80109e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80109e8:	2d00      	cmp	r5, #0
 80109ea:	dc1d      	bgt.n	8010a28 <_strtod_l+0x778>
 80109ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	dd23      	ble.n	8010a3a <_strtod_l+0x78a>
 80109f2:	4649      	mov	r1, r9
 80109f4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80109f6:	9805      	ldr	r0, [sp, #20]
 80109f8:	f7ff f986 	bl	800fd08 <__pow5mult>
 80109fc:	4681      	mov	r9, r0
 80109fe:	b9e0      	cbnz	r0, 8010a3a <_strtod_l+0x78a>
 8010a00:	f04f 0900 	mov.w	r9, #0
 8010a04:	e677      	b.n	80106f6 <_strtod_l+0x446>
 8010a06:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010a0a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010a0e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010a12:	35e2      	adds	r5, #226	@ 0xe2
 8010a14:	fa01 f305 	lsl.w	r3, r1, r5
 8010a18:	9310      	str	r3, [sp, #64]	@ 0x40
 8010a1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010a1c:	e7ba      	b.n	8010994 <_strtod_l+0x6e4>
 8010a1e:	2300      	movs	r3, #0
 8010a20:	9310      	str	r3, [sp, #64]	@ 0x40
 8010a22:	2301      	movs	r3, #1
 8010a24:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010a26:	e7b5      	b.n	8010994 <_strtod_l+0x6e4>
 8010a28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010a2a:	9805      	ldr	r0, [sp, #20]
 8010a2c:	462a      	mov	r2, r5
 8010a2e:	f7ff f9c5 	bl	800fdbc <__lshift>
 8010a32:	901a      	str	r0, [sp, #104]	@ 0x68
 8010a34:	2800      	cmp	r0, #0
 8010a36:	d1d9      	bne.n	80109ec <_strtod_l+0x73c>
 8010a38:	e65d      	b.n	80106f6 <_strtod_l+0x446>
 8010a3a:	2e00      	cmp	r6, #0
 8010a3c:	dd07      	ble.n	8010a4e <_strtod_l+0x79e>
 8010a3e:	4649      	mov	r1, r9
 8010a40:	9805      	ldr	r0, [sp, #20]
 8010a42:	4632      	mov	r2, r6
 8010a44:	f7ff f9ba 	bl	800fdbc <__lshift>
 8010a48:	4681      	mov	r9, r0
 8010a4a:	2800      	cmp	r0, #0
 8010a4c:	d0d8      	beq.n	8010a00 <_strtod_l+0x750>
 8010a4e:	2f00      	cmp	r7, #0
 8010a50:	dd08      	ble.n	8010a64 <_strtod_l+0x7b4>
 8010a52:	4641      	mov	r1, r8
 8010a54:	9805      	ldr	r0, [sp, #20]
 8010a56:	463a      	mov	r2, r7
 8010a58:	f7ff f9b0 	bl	800fdbc <__lshift>
 8010a5c:	4680      	mov	r8, r0
 8010a5e:	2800      	cmp	r0, #0
 8010a60:	f43f ae49 	beq.w	80106f6 <_strtod_l+0x446>
 8010a64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010a66:	9805      	ldr	r0, [sp, #20]
 8010a68:	464a      	mov	r2, r9
 8010a6a:	f7ff fa2f 	bl	800fecc <__mdiff>
 8010a6e:	4604      	mov	r4, r0
 8010a70:	2800      	cmp	r0, #0
 8010a72:	f43f ae40 	beq.w	80106f6 <_strtod_l+0x446>
 8010a76:	68c3      	ldr	r3, [r0, #12]
 8010a78:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	60c3      	str	r3, [r0, #12]
 8010a7e:	4641      	mov	r1, r8
 8010a80:	f7ff fa08 	bl	800fe94 <__mcmp>
 8010a84:	2800      	cmp	r0, #0
 8010a86:	da45      	bge.n	8010b14 <_strtod_l+0x864>
 8010a88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a8a:	ea53 030a 	orrs.w	r3, r3, sl
 8010a8e:	d16b      	bne.n	8010b68 <_strtod_l+0x8b8>
 8010a90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d167      	bne.n	8010b68 <_strtod_l+0x8b8>
 8010a98:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010a9c:	0d1b      	lsrs	r3, r3, #20
 8010a9e:	051b      	lsls	r3, r3, #20
 8010aa0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010aa4:	d960      	bls.n	8010b68 <_strtod_l+0x8b8>
 8010aa6:	6963      	ldr	r3, [r4, #20]
 8010aa8:	b913      	cbnz	r3, 8010ab0 <_strtod_l+0x800>
 8010aaa:	6923      	ldr	r3, [r4, #16]
 8010aac:	2b01      	cmp	r3, #1
 8010aae:	dd5b      	ble.n	8010b68 <_strtod_l+0x8b8>
 8010ab0:	4621      	mov	r1, r4
 8010ab2:	2201      	movs	r2, #1
 8010ab4:	9805      	ldr	r0, [sp, #20]
 8010ab6:	f7ff f981 	bl	800fdbc <__lshift>
 8010aba:	4641      	mov	r1, r8
 8010abc:	4604      	mov	r4, r0
 8010abe:	f7ff f9e9 	bl	800fe94 <__mcmp>
 8010ac2:	2800      	cmp	r0, #0
 8010ac4:	dd50      	ble.n	8010b68 <_strtod_l+0x8b8>
 8010ac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010aca:	9a08      	ldr	r2, [sp, #32]
 8010acc:	0d1b      	lsrs	r3, r3, #20
 8010ace:	051b      	lsls	r3, r3, #20
 8010ad0:	2a00      	cmp	r2, #0
 8010ad2:	d06a      	beq.n	8010baa <_strtod_l+0x8fa>
 8010ad4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010ad8:	d867      	bhi.n	8010baa <_strtod_l+0x8fa>
 8010ada:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010ade:	f67f ae9d 	bls.w	801081c <_strtod_l+0x56c>
 8010ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8010b0c <_strtod_l+0x85c>)
 8010ae4:	4650      	mov	r0, sl
 8010ae6:	4659      	mov	r1, fp
 8010ae8:	2200      	movs	r2, #0
 8010aea:	f7ef fd95 	bl	8000618 <__aeabi_dmul>
 8010aee:	4b08      	ldr	r3, [pc, #32]	@ (8010b10 <_strtod_l+0x860>)
 8010af0:	400b      	ands	r3, r1
 8010af2:	4682      	mov	sl, r0
 8010af4:	468b      	mov	fp, r1
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	f47f ae08 	bne.w	801070c <_strtod_l+0x45c>
 8010afc:	9a05      	ldr	r2, [sp, #20]
 8010afe:	2322      	movs	r3, #34	@ 0x22
 8010b00:	6013      	str	r3, [r2, #0]
 8010b02:	e603      	b.n	801070c <_strtod_l+0x45c>
 8010b04:	0803d0e0 	.word	0x0803d0e0
 8010b08:	fffffc02 	.word	0xfffffc02
 8010b0c:	39500000 	.word	0x39500000
 8010b10:	7ff00000 	.word	0x7ff00000
 8010b14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010b18:	d165      	bne.n	8010be6 <_strtod_l+0x936>
 8010b1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010b1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b20:	b35a      	cbz	r2, 8010b7a <_strtod_l+0x8ca>
 8010b22:	4a9f      	ldr	r2, [pc, #636]	@ (8010da0 <_strtod_l+0xaf0>)
 8010b24:	4293      	cmp	r3, r2
 8010b26:	d12b      	bne.n	8010b80 <_strtod_l+0x8d0>
 8010b28:	9b08      	ldr	r3, [sp, #32]
 8010b2a:	4651      	mov	r1, sl
 8010b2c:	b303      	cbz	r3, 8010b70 <_strtod_l+0x8c0>
 8010b2e:	4b9d      	ldr	r3, [pc, #628]	@ (8010da4 <_strtod_l+0xaf4>)
 8010b30:	465a      	mov	r2, fp
 8010b32:	4013      	ands	r3, r2
 8010b34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010b38:	f04f 32ff 	mov.w	r2, #4294967295
 8010b3c:	d81b      	bhi.n	8010b76 <_strtod_l+0x8c6>
 8010b3e:	0d1b      	lsrs	r3, r3, #20
 8010b40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010b44:	fa02 f303 	lsl.w	r3, r2, r3
 8010b48:	4299      	cmp	r1, r3
 8010b4a:	d119      	bne.n	8010b80 <_strtod_l+0x8d0>
 8010b4c:	4b96      	ldr	r3, [pc, #600]	@ (8010da8 <_strtod_l+0xaf8>)
 8010b4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b50:	429a      	cmp	r2, r3
 8010b52:	d102      	bne.n	8010b5a <_strtod_l+0x8aa>
 8010b54:	3101      	adds	r1, #1
 8010b56:	f43f adce 	beq.w	80106f6 <_strtod_l+0x446>
 8010b5a:	4b92      	ldr	r3, [pc, #584]	@ (8010da4 <_strtod_l+0xaf4>)
 8010b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b5e:	401a      	ands	r2, r3
 8010b60:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8010b64:	f04f 0a00 	mov.w	sl, #0
 8010b68:	9b08      	ldr	r3, [sp, #32]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d1b9      	bne.n	8010ae2 <_strtod_l+0x832>
 8010b6e:	e5cd      	b.n	801070c <_strtod_l+0x45c>
 8010b70:	f04f 33ff 	mov.w	r3, #4294967295
 8010b74:	e7e8      	b.n	8010b48 <_strtod_l+0x898>
 8010b76:	4613      	mov	r3, r2
 8010b78:	e7e6      	b.n	8010b48 <_strtod_l+0x898>
 8010b7a:	ea53 030a 	orrs.w	r3, r3, sl
 8010b7e:	d0a2      	beq.n	8010ac6 <_strtod_l+0x816>
 8010b80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010b82:	b1db      	cbz	r3, 8010bbc <_strtod_l+0x90c>
 8010b84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b86:	4213      	tst	r3, r2
 8010b88:	d0ee      	beq.n	8010b68 <_strtod_l+0x8b8>
 8010b8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b8c:	9a08      	ldr	r2, [sp, #32]
 8010b8e:	4650      	mov	r0, sl
 8010b90:	4659      	mov	r1, fp
 8010b92:	b1bb      	cbz	r3, 8010bc4 <_strtod_l+0x914>
 8010b94:	f7ff fb6c 	bl	8010270 <sulp>
 8010b98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010b9c:	ec53 2b10 	vmov	r2, r3, d0
 8010ba0:	f7ef fb84 	bl	80002ac <__adddf3>
 8010ba4:	4682      	mov	sl, r0
 8010ba6:	468b      	mov	fp, r1
 8010ba8:	e7de      	b.n	8010b68 <_strtod_l+0x8b8>
 8010baa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010bae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010bb2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010bb6:	f04f 3aff 	mov.w	sl, #4294967295
 8010bba:	e7d5      	b.n	8010b68 <_strtod_l+0x8b8>
 8010bbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010bbe:	ea13 0f0a 	tst.w	r3, sl
 8010bc2:	e7e1      	b.n	8010b88 <_strtod_l+0x8d8>
 8010bc4:	f7ff fb54 	bl	8010270 <sulp>
 8010bc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010bcc:	ec53 2b10 	vmov	r2, r3, d0
 8010bd0:	f7ef fb6a 	bl	80002a8 <__aeabi_dsub>
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	4682      	mov	sl, r0
 8010bda:	468b      	mov	fp, r1
 8010bdc:	f7ef ff84 	bl	8000ae8 <__aeabi_dcmpeq>
 8010be0:	2800      	cmp	r0, #0
 8010be2:	d0c1      	beq.n	8010b68 <_strtod_l+0x8b8>
 8010be4:	e61a      	b.n	801081c <_strtod_l+0x56c>
 8010be6:	4641      	mov	r1, r8
 8010be8:	4620      	mov	r0, r4
 8010bea:	f7ff facb 	bl	8010184 <__ratio>
 8010bee:	ec57 6b10 	vmov	r6, r7, d0
 8010bf2:	2200      	movs	r2, #0
 8010bf4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010bf8:	4630      	mov	r0, r6
 8010bfa:	4639      	mov	r1, r7
 8010bfc:	f7ef ff88 	bl	8000b10 <__aeabi_dcmple>
 8010c00:	2800      	cmp	r0, #0
 8010c02:	d06f      	beq.n	8010ce4 <_strtod_l+0xa34>
 8010c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d17a      	bne.n	8010d00 <_strtod_l+0xa50>
 8010c0a:	f1ba 0f00 	cmp.w	sl, #0
 8010c0e:	d158      	bne.n	8010cc2 <_strtod_l+0xa12>
 8010c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d15a      	bne.n	8010cd0 <_strtod_l+0xa20>
 8010c1a:	4b64      	ldr	r3, [pc, #400]	@ (8010dac <_strtod_l+0xafc>)
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	4630      	mov	r0, r6
 8010c20:	4639      	mov	r1, r7
 8010c22:	f7ef ff6b 	bl	8000afc <__aeabi_dcmplt>
 8010c26:	2800      	cmp	r0, #0
 8010c28:	d159      	bne.n	8010cde <_strtod_l+0xa2e>
 8010c2a:	4630      	mov	r0, r6
 8010c2c:	4639      	mov	r1, r7
 8010c2e:	4b60      	ldr	r3, [pc, #384]	@ (8010db0 <_strtod_l+0xb00>)
 8010c30:	2200      	movs	r2, #0
 8010c32:	f7ef fcf1 	bl	8000618 <__aeabi_dmul>
 8010c36:	4606      	mov	r6, r0
 8010c38:	460f      	mov	r7, r1
 8010c3a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010c3e:	9606      	str	r6, [sp, #24]
 8010c40:	9307      	str	r3, [sp, #28]
 8010c42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c46:	4d57      	ldr	r5, [pc, #348]	@ (8010da4 <_strtod_l+0xaf4>)
 8010c48:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c4e:	401d      	ands	r5, r3
 8010c50:	4b58      	ldr	r3, [pc, #352]	@ (8010db4 <_strtod_l+0xb04>)
 8010c52:	429d      	cmp	r5, r3
 8010c54:	f040 80b2 	bne.w	8010dbc <_strtod_l+0xb0c>
 8010c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c5a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010c5e:	ec4b ab10 	vmov	d0, sl, fp
 8010c62:	f7ff f9c7 	bl	800fff4 <__ulp>
 8010c66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c6a:	ec51 0b10 	vmov	r0, r1, d0
 8010c6e:	f7ef fcd3 	bl	8000618 <__aeabi_dmul>
 8010c72:	4652      	mov	r2, sl
 8010c74:	465b      	mov	r3, fp
 8010c76:	f7ef fb19 	bl	80002ac <__adddf3>
 8010c7a:	460b      	mov	r3, r1
 8010c7c:	4949      	ldr	r1, [pc, #292]	@ (8010da4 <_strtod_l+0xaf4>)
 8010c7e:	4a4e      	ldr	r2, [pc, #312]	@ (8010db8 <_strtod_l+0xb08>)
 8010c80:	4019      	ands	r1, r3
 8010c82:	4291      	cmp	r1, r2
 8010c84:	4682      	mov	sl, r0
 8010c86:	d942      	bls.n	8010d0e <_strtod_l+0xa5e>
 8010c88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010c8a:	4b47      	ldr	r3, [pc, #284]	@ (8010da8 <_strtod_l+0xaf8>)
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d103      	bne.n	8010c98 <_strtod_l+0x9e8>
 8010c90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c92:	3301      	adds	r3, #1
 8010c94:	f43f ad2f 	beq.w	80106f6 <_strtod_l+0x446>
 8010c98:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010da8 <_strtod_l+0xaf8>
 8010c9c:	f04f 3aff 	mov.w	sl, #4294967295
 8010ca0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010ca2:	9805      	ldr	r0, [sp, #20]
 8010ca4:	f7fe fe7a 	bl	800f99c <_Bfree>
 8010ca8:	9805      	ldr	r0, [sp, #20]
 8010caa:	4649      	mov	r1, r9
 8010cac:	f7fe fe76 	bl	800f99c <_Bfree>
 8010cb0:	9805      	ldr	r0, [sp, #20]
 8010cb2:	4641      	mov	r1, r8
 8010cb4:	f7fe fe72 	bl	800f99c <_Bfree>
 8010cb8:	9805      	ldr	r0, [sp, #20]
 8010cba:	4621      	mov	r1, r4
 8010cbc:	f7fe fe6e 	bl	800f99c <_Bfree>
 8010cc0:	e619      	b.n	80108f6 <_strtod_l+0x646>
 8010cc2:	f1ba 0f01 	cmp.w	sl, #1
 8010cc6:	d103      	bne.n	8010cd0 <_strtod_l+0xa20>
 8010cc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	f43f ada6 	beq.w	801081c <_strtod_l+0x56c>
 8010cd0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010d80 <_strtod_l+0xad0>
 8010cd4:	4f35      	ldr	r7, [pc, #212]	@ (8010dac <_strtod_l+0xafc>)
 8010cd6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010cda:	2600      	movs	r6, #0
 8010cdc:	e7b1      	b.n	8010c42 <_strtod_l+0x992>
 8010cde:	4f34      	ldr	r7, [pc, #208]	@ (8010db0 <_strtod_l+0xb00>)
 8010ce0:	2600      	movs	r6, #0
 8010ce2:	e7aa      	b.n	8010c3a <_strtod_l+0x98a>
 8010ce4:	4b32      	ldr	r3, [pc, #200]	@ (8010db0 <_strtod_l+0xb00>)
 8010ce6:	4630      	mov	r0, r6
 8010ce8:	4639      	mov	r1, r7
 8010cea:	2200      	movs	r2, #0
 8010cec:	f7ef fc94 	bl	8000618 <__aeabi_dmul>
 8010cf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010cf2:	4606      	mov	r6, r0
 8010cf4:	460f      	mov	r7, r1
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d09f      	beq.n	8010c3a <_strtod_l+0x98a>
 8010cfa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010cfe:	e7a0      	b.n	8010c42 <_strtod_l+0x992>
 8010d00:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010d88 <_strtod_l+0xad8>
 8010d04:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010d08:	ec57 6b17 	vmov	r6, r7, d7
 8010d0c:	e799      	b.n	8010c42 <_strtod_l+0x992>
 8010d0e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010d12:	9b08      	ldr	r3, [sp, #32]
 8010d14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d1c1      	bne.n	8010ca0 <_strtod_l+0x9f0>
 8010d1c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010d20:	0d1b      	lsrs	r3, r3, #20
 8010d22:	051b      	lsls	r3, r3, #20
 8010d24:	429d      	cmp	r5, r3
 8010d26:	d1bb      	bne.n	8010ca0 <_strtod_l+0x9f0>
 8010d28:	4630      	mov	r0, r6
 8010d2a:	4639      	mov	r1, r7
 8010d2c:	f7ef ffd4 	bl	8000cd8 <__aeabi_d2lz>
 8010d30:	f7ef fc44 	bl	80005bc <__aeabi_l2d>
 8010d34:	4602      	mov	r2, r0
 8010d36:	460b      	mov	r3, r1
 8010d38:	4630      	mov	r0, r6
 8010d3a:	4639      	mov	r1, r7
 8010d3c:	f7ef fab4 	bl	80002a8 <__aeabi_dsub>
 8010d40:	460b      	mov	r3, r1
 8010d42:	4602      	mov	r2, r0
 8010d44:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010d48:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010d4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d4e:	ea46 060a 	orr.w	r6, r6, sl
 8010d52:	431e      	orrs	r6, r3
 8010d54:	d06f      	beq.n	8010e36 <_strtod_l+0xb86>
 8010d56:	a30e      	add	r3, pc, #56	@ (adr r3, 8010d90 <_strtod_l+0xae0>)
 8010d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d5c:	f7ef fece 	bl	8000afc <__aeabi_dcmplt>
 8010d60:	2800      	cmp	r0, #0
 8010d62:	f47f acd3 	bne.w	801070c <_strtod_l+0x45c>
 8010d66:	a30c      	add	r3, pc, #48	@ (adr r3, 8010d98 <_strtod_l+0xae8>)
 8010d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010d70:	f7ef fee2 	bl	8000b38 <__aeabi_dcmpgt>
 8010d74:	2800      	cmp	r0, #0
 8010d76:	d093      	beq.n	8010ca0 <_strtod_l+0x9f0>
 8010d78:	e4c8      	b.n	801070c <_strtod_l+0x45c>
 8010d7a:	bf00      	nop
 8010d7c:	f3af 8000 	nop.w
 8010d80:	00000000 	.word	0x00000000
 8010d84:	bff00000 	.word	0xbff00000
 8010d88:	00000000 	.word	0x00000000
 8010d8c:	3ff00000 	.word	0x3ff00000
 8010d90:	94a03595 	.word	0x94a03595
 8010d94:	3fdfffff 	.word	0x3fdfffff
 8010d98:	35afe535 	.word	0x35afe535
 8010d9c:	3fe00000 	.word	0x3fe00000
 8010da0:	000fffff 	.word	0x000fffff
 8010da4:	7ff00000 	.word	0x7ff00000
 8010da8:	7fefffff 	.word	0x7fefffff
 8010dac:	3ff00000 	.word	0x3ff00000
 8010db0:	3fe00000 	.word	0x3fe00000
 8010db4:	7fe00000 	.word	0x7fe00000
 8010db8:	7c9fffff 	.word	0x7c9fffff
 8010dbc:	9b08      	ldr	r3, [sp, #32]
 8010dbe:	b323      	cbz	r3, 8010e0a <_strtod_l+0xb5a>
 8010dc0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010dc4:	d821      	bhi.n	8010e0a <_strtod_l+0xb5a>
 8010dc6:	a328      	add	r3, pc, #160	@ (adr r3, 8010e68 <_strtod_l+0xbb8>)
 8010dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dcc:	4630      	mov	r0, r6
 8010dce:	4639      	mov	r1, r7
 8010dd0:	f7ef fe9e 	bl	8000b10 <__aeabi_dcmple>
 8010dd4:	b1a0      	cbz	r0, 8010e00 <_strtod_l+0xb50>
 8010dd6:	4639      	mov	r1, r7
 8010dd8:	4630      	mov	r0, r6
 8010dda:	f7ef fef5 	bl	8000bc8 <__aeabi_d2uiz>
 8010dde:	2801      	cmp	r0, #1
 8010de0:	bf38      	it	cc
 8010de2:	2001      	movcc	r0, #1
 8010de4:	f7ef fb9e 	bl	8000524 <__aeabi_ui2d>
 8010de8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dea:	4606      	mov	r6, r0
 8010dec:	460f      	mov	r7, r1
 8010dee:	b9fb      	cbnz	r3, 8010e30 <_strtod_l+0xb80>
 8010df0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010df4:	9014      	str	r0, [sp, #80]	@ 0x50
 8010df6:	9315      	str	r3, [sp, #84]	@ 0x54
 8010df8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010dfc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010e00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010e02:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010e06:	1b5b      	subs	r3, r3, r5
 8010e08:	9311      	str	r3, [sp, #68]	@ 0x44
 8010e0a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010e0e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010e12:	f7ff f8ef 	bl	800fff4 <__ulp>
 8010e16:	4650      	mov	r0, sl
 8010e18:	ec53 2b10 	vmov	r2, r3, d0
 8010e1c:	4659      	mov	r1, fp
 8010e1e:	f7ef fbfb 	bl	8000618 <__aeabi_dmul>
 8010e22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010e26:	f7ef fa41 	bl	80002ac <__adddf3>
 8010e2a:	4682      	mov	sl, r0
 8010e2c:	468b      	mov	fp, r1
 8010e2e:	e770      	b.n	8010d12 <_strtod_l+0xa62>
 8010e30:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010e34:	e7e0      	b.n	8010df8 <_strtod_l+0xb48>
 8010e36:	a30e      	add	r3, pc, #56	@ (adr r3, 8010e70 <_strtod_l+0xbc0>)
 8010e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e3c:	f7ef fe5e 	bl	8000afc <__aeabi_dcmplt>
 8010e40:	e798      	b.n	8010d74 <_strtod_l+0xac4>
 8010e42:	2300      	movs	r3, #0
 8010e44:	930e      	str	r3, [sp, #56]	@ 0x38
 8010e46:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010e48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010e4a:	6013      	str	r3, [r2, #0]
 8010e4c:	f7ff ba6d 	b.w	801032a <_strtod_l+0x7a>
 8010e50:	2a65      	cmp	r2, #101	@ 0x65
 8010e52:	f43f ab68 	beq.w	8010526 <_strtod_l+0x276>
 8010e56:	2a45      	cmp	r2, #69	@ 0x45
 8010e58:	f43f ab65 	beq.w	8010526 <_strtod_l+0x276>
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	f7ff bba0 	b.w	80105a2 <_strtod_l+0x2f2>
 8010e62:	bf00      	nop
 8010e64:	f3af 8000 	nop.w
 8010e68:	ffc00000 	.word	0xffc00000
 8010e6c:	41dfffff 	.word	0x41dfffff
 8010e70:	94a03595 	.word	0x94a03595
 8010e74:	3fcfffff 	.word	0x3fcfffff

08010e78 <_strtod_r>:
 8010e78:	4b01      	ldr	r3, [pc, #4]	@ (8010e80 <_strtod_r+0x8>)
 8010e7a:	f7ff ba19 	b.w	80102b0 <_strtod_l>
 8010e7e:	bf00      	nop
 8010e80:	200000b0 	.word	0x200000b0

08010e84 <__ssputs_r>:
 8010e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e88:	688e      	ldr	r6, [r1, #8]
 8010e8a:	461f      	mov	r7, r3
 8010e8c:	42be      	cmp	r6, r7
 8010e8e:	680b      	ldr	r3, [r1, #0]
 8010e90:	4682      	mov	sl, r0
 8010e92:	460c      	mov	r4, r1
 8010e94:	4690      	mov	r8, r2
 8010e96:	d82d      	bhi.n	8010ef4 <__ssputs_r+0x70>
 8010e98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010e9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010ea0:	d026      	beq.n	8010ef0 <__ssputs_r+0x6c>
 8010ea2:	6965      	ldr	r5, [r4, #20]
 8010ea4:	6909      	ldr	r1, [r1, #16]
 8010ea6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010eaa:	eba3 0901 	sub.w	r9, r3, r1
 8010eae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010eb2:	1c7b      	adds	r3, r7, #1
 8010eb4:	444b      	add	r3, r9
 8010eb6:	106d      	asrs	r5, r5, #1
 8010eb8:	429d      	cmp	r5, r3
 8010eba:	bf38      	it	cc
 8010ebc:	461d      	movcc	r5, r3
 8010ebe:	0553      	lsls	r3, r2, #21
 8010ec0:	d527      	bpl.n	8010f12 <__ssputs_r+0x8e>
 8010ec2:	4629      	mov	r1, r5
 8010ec4:	f7fc fccc 	bl	800d860 <_malloc_r>
 8010ec8:	4606      	mov	r6, r0
 8010eca:	b360      	cbz	r0, 8010f26 <__ssputs_r+0xa2>
 8010ecc:	6921      	ldr	r1, [r4, #16]
 8010ece:	464a      	mov	r2, r9
 8010ed0:	f7fd fe6b 	bl	800ebaa <memcpy>
 8010ed4:	89a3      	ldrh	r3, [r4, #12]
 8010ed6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010eda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ede:	81a3      	strh	r3, [r4, #12]
 8010ee0:	6126      	str	r6, [r4, #16]
 8010ee2:	6165      	str	r5, [r4, #20]
 8010ee4:	444e      	add	r6, r9
 8010ee6:	eba5 0509 	sub.w	r5, r5, r9
 8010eea:	6026      	str	r6, [r4, #0]
 8010eec:	60a5      	str	r5, [r4, #8]
 8010eee:	463e      	mov	r6, r7
 8010ef0:	42be      	cmp	r6, r7
 8010ef2:	d900      	bls.n	8010ef6 <__ssputs_r+0x72>
 8010ef4:	463e      	mov	r6, r7
 8010ef6:	6820      	ldr	r0, [r4, #0]
 8010ef8:	4632      	mov	r2, r6
 8010efa:	4641      	mov	r1, r8
 8010efc:	f7fd fd83 	bl	800ea06 <memmove>
 8010f00:	68a3      	ldr	r3, [r4, #8]
 8010f02:	1b9b      	subs	r3, r3, r6
 8010f04:	60a3      	str	r3, [r4, #8]
 8010f06:	6823      	ldr	r3, [r4, #0]
 8010f08:	4433      	add	r3, r6
 8010f0a:	6023      	str	r3, [r4, #0]
 8010f0c:	2000      	movs	r0, #0
 8010f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f12:	462a      	mov	r2, r5
 8010f14:	f000 fd41 	bl	801199a <_realloc_r>
 8010f18:	4606      	mov	r6, r0
 8010f1a:	2800      	cmp	r0, #0
 8010f1c:	d1e0      	bne.n	8010ee0 <__ssputs_r+0x5c>
 8010f1e:	6921      	ldr	r1, [r4, #16]
 8010f20:	4650      	mov	r0, sl
 8010f22:	f7fe fcb1 	bl	800f888 <_free_r>
 8010f26:	230c      	movs	r3, #12
 8010f28:	f8ca 3000 	str.w	r3, [sl]
 8010f2c:	89a3      	ldrh	r3, [r4, #12]
 8010f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f32:	81a3      	strh	r3, [r4, #12]
 8010f34:	f04f 30ff 	mov.w	r0, #4294967295
 8010f38:	e7e9      	b.n	8010f0e <__ssputs_r+0x8a>
	...

08010f3c <_svfiprintf_r>:
 8010f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f40:	4698      	mov	r8, r3
 8010f42:	898b      	ldrh	r3, [r1, #12]
 8010f44:	061b      	lsls	r3, r3, #24
 8010f46:	b09d      	sub	sp, #116	@ 0x74
 8010f48:	4607      	mov	r7, r0
 8010f4a:	460d      	mov	r5, r1
 8010f4c:	4614      	mov	r4, r2
 8010f4e:	d510      	bpl.n	8010f72 <_svfiprintf_r+0x36>
 8010f50:	690b      	ldr	r3, [r1, #16]
 8010f52:	b973      	cbnz	r3, 8010f72 <_svfiprintf_r+0x36>
 8010f54:	2140      	movs	r1, #64	@ 0x40
 8010f56:	f7fc fc83 	bl	800d860 <_malloc_r>
 8010f5a:	6028      	str	r0, [r5, #0]
 8010f5c:	6128      	str	r0, [r5, #16]
 8010f5e:	b930      	cbnz	r0, 8010f6e <_svfiprintf_r+0x32>
 8010f60:	230c      	movs	r3, #12
 8010f62:	603b      	str	r3, [r7, #0]
 8010f64:	f04f 30ff 	mov.w	r0, #4294967295
 8010f68:	b01d      	add	sp, #116	@ 0x74
 8010f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f6e:	2340      	movs	r3, #64	@ 0x40
 8010f70:	616b      	str	r3, [r5, #20]
 8010f72:	2300      	movs	r3, #0
 8010f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f76:	2320      	movs	r3, #32
 8010f78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010f7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f80:	2330      	movs	r3, #48	@ 0x30
 8010f82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011120 <_svfiprintf_r+0x1e4>
 8010f86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010f8a:	f04f 0901 	mov.w	r9, #1
 8010f8e:	4623      	mov	r3, r4
 8010f90:	469a      	mov	sl, r3
 8010f92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f96:	b10a      	cbz	r2, 8010f9c <_svfiprintf_r+0x60>
 8010f98:	2a25      	cmp	r2, #37	@ 0x25
 8010f9a:	d1f9      	bne.n	8010f90 <_svfiprintf_r+0x54>
 8010f9c:	ebba 0b04 	subs.w	fp, sl, r4
 8010fa0:	d00b      	beq.n	8010fba <_svfiprintf_r+0x7e>
 8010fa2:	465b      	mov	r3, fp
 8010fa4:	4622      	mov	r2, r4
 8010fa6:	4629      	mov	r1, r5
 8010fa8:	4638      	mov	r0, r7
 8010faa:	f7ff ff6b 	bl	8010e84 <__ssputs_r>
 8010fae:	3001      	adds	r0, #1
 8010fb0:	f000 80a7 	beq.w	8011102 <_svfiprintf_r+0x1c6>
 8010fb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fb6:	445a      	add	r2, fp
 8010fb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8010fba:	f89a 3000 	ldrb.w	r3, [sl]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	f000 809f 	beq.w	8011102 <_svfiprintf_r+0x1c6>
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8010fca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010fce:	f10a 0a01 	add.w	sl, sl, #1
 8010fd2:	9304      	str	r3, [sp, #16]
 8010fd4:	9307      	str	r3, [sp, #28]
 8010fd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010fda:	931a      	str	r3, [sp, #104]	@ 0x68
 8010fdc:	4654      	mov	r4, sl
 8010fde:	2205      	movs	r2, #5
 8010fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fe4:	484e      	ldr	r0, [pc, #312]	@ (8011120 <_svfiprintf_r+0x1e4>)
 8010fe6:	f7ef f903 	bl	80001f0 <memchr>
 8010fea:	9a04      	ldr	r2, [sp, #16]
 8010fec:	b9d8      	cbnz	r0, 8011026 <_svfiprintf_r+0xea>
 8010fee:	06d0      	lsls	r0, r2, #27
 8010ff0:	bf44      	itt	mi
 8010ff2:	2320      	movmi	r3, #32
 8010ff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ff8:	0711      	lsls	r1, r2, #28
 8010ffa:	bf44      	itt	mi
 8010ffc:	232b      	movmi	r3, #43	@ 0x2b
 8010ffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011002:	f89a 3000 	ldrb.w	r3, [sl]
 8011006:	2b2a      	cmp	r3, #42	@ 0x2a
 8011008:	d015      	beq.n	8011036 <_svfiprintf_r+0xfa>
 801100a:	9a07      	ldr	r2, [sp, #28]
 801100c:	4654      	mov	r4, sl
 801100e:	2000      	movs	r0, #0
 8011010:	f04f 0c0a 	mov.w	ip, #10
 8011014:	4621      	mov	r1, r4
 8011016:	f811 3b01 	ldrb.w	r3, [r1], #1
 801101a:	3b30      	subs	r3, #48	@ 0x30
 801101c:	2b09      	cmp	r3, #9
 801101e:	d94b      	bls.n	80110b8 <_svfiprintf_r+0x17c>
 8011020:	b1b0      	cbz	r0, 8011050 <_svfiprintf_r+0x114>
 8011022:	9207      	str	r2, [sp, #28]
 8011024:	e014      	b.n	8011050 <_svfiprintf_r+0x114>
 8011026:	eba0 0308 	sub.w	r3, r0, r8
 801102a:	fa09 f303 	lsl.w	r3, r9, r3
 801102e:	4313      	orrs	r3, r2
 8011030:	9304      	str	r3, [sp, #16]
 8011032:	46a2      	mov	sl, r4
 8011034:	e7d2      	b.n	8010fdc <_svfiprintf_r+0xa0>
 8011036:	9b03      	ldr	r3, [sp, #12]
 8011038:	1d19      	adds	r1, r3, #4
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	9103      	str	r1, [sp, #12]
 801103e:	2b00      	cmp	r3, #0
 8011040:	bfbb      	ittet	lt
 8011042:	425b      	neglt	r3, r3
 8011044:	f042 0202 	orrlt.w	r2, r2, #2
 8011048:	9307      	strge	r3, [sp, #28]
 801104a:	9307      	strlt	r3, [sp, #28]
 801104c:	bfb8      	it	lt
 801104e:	9204      	strlt	r2, [sp, #16]
 8011050:	7823      	ldrb	r3, [r4, #0]
 8011052:	2b2e      	cmp	r3, #46	@ 0x2e
 8011054:	d10a      	bne.n	801106c <_svfiprintf_r+0x130>
 8011056:	7863      	ldrb	r3, [r4, #1]
 8011058:	2b2a      	cmp	r3, #42	@ 0x2a
 801105a:	d132      	bne.n	80110c2 <_svfiprintf_r+0x186>
 801105c:	9b03      	ldr	r3, [sp, #12]
 801105e:	1d1a      	adds	r2, r3, #4
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	9203      	str	r2, [sp, #12]
 8011064:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011068:	3402      	adds	r4, #2
 801106a:	9305      	str	r3, [sp, #20]
 801106c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011130 <_svfiprintf_r+0x1f4>
 8011070:	7821      	ldrb	r1, [r4, #0]
 8011072:	2203      	movs	r2, #3
 8011074:	4650      	mov	r0, sl
 8011076:	f7ef f8bb 	bl	80001f0 <memchr>
 801107a:	b138      	cbz	r0, 801108c <_svfiprintf_r+0x150>
 801107c:	9b04      	ldr	r3, [sp, #16]
 801107e:	eba0 000a 	sub.w	r0, r0, sl
 8011082:	2240      	movs	r2, #64	@ 0x40
 8011084:	4082      	lsls	r2, r0
 8011086:	4313      	orrs	r3, r2
 8011088:	3401      	adds	r4, #1
 801108a:	9304      	str	r3, [sp, #16]
 801108c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011090:	4824      	ldr	r0, [pc, #144]	@ (8011124 <_svfiprintf_r+0x1e8>)
 8011092:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011096:	2206      	movs	r2, #6
 8011098:	f7ef f8aa 	bl	80001f0 <memchr>
 801109c:	2800      	cmp	r0, #0
 801109e:	d036      	beq.n	801110e <_svfiprintf_r+0x1d2>
 80110a0:	4b21      	ldr	r3, [pc, #132]	@ (8011128 <_svfiprintf_r+0x1ec>)
 80110a2:	bb1b      	cbnz	r3, 80110ec <_svfiprintf_r+0x1b0>
 80110a4:	9b03      	ldr	r3, [sp, #12]
 80110a6:	3307      	adds	r3, #7
 80110a8:	f023 0307 	bic.w	r3, r3, #7
 80110ac:	3308      	adds	r3, #8
 80110ae:	9303      	str	r3, [sp, #12]
 80110b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110b2:	4433      	add	r3, r6
 80110b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80110b6:	e76a      	b.n	8010f8e <_svfiprintf_r+0x52>
 80110b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80110bc:	460c      	mov	r4, r1
 80110be:	2001      	movs	r0, #1
 80110c0:	e7a8      	b.n	8011014 <_svfiprintf_r+0xd8>
 80110c2:	2300      	movs	r3, #0
 80110c4:	3401      	adds	r4, #1
 80110c6:	9305      	str	r3, [sp, #20]
 80110c8:	4619      	mov	r1, r3
 80110ca:	f04f 0c0a 	mov.w	ip, #10
 80110ce:	4620      	mov	r0, r4
 80110d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80110d4:	3a30      	subs	r2, #48	@ 0x30
 80110d6:	2a09      	cmp	r2, #9
 80110d8:	d903      	bls.n	80110e2 <_svfiprintf_r+0x1a6>
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d0c6      	beq.n	801106c <_svfiprintf_r+0x130>
 80110de:	9105      	str	r1, [sp, #20]
 80110e0:	e7c4      	b.n	801106c <_svfiprintf_r+0x130>
 80110e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80110e6:	4604      	mov	r4, r0
 80110e8:	2301      	movs	r3, #1
 80110ea:	e7f0      	b.n	80110ce <_svfiprintf_r+0x192>
 80110ec:	ab03      	add	r3, sp, #12
 80110ee:	9300      	str	r3, [sp, #0]
 80110f0:	462a      	mov	r2, r5
 80110f2:	4b0e      	ldr	r3, [pc, #56]	@ (801112c <_svfiprintf_r+0x1f0>)
 80110f4:	a904      	add	r1, sp, #16
 80110f6:	4638      	mov	r0, r7
 80110f8:	f7fc fd64 	bl	800dbc4 <_printf_float>
 80110fc:	1c42      	adds	r2, r0, #1
 80110fe:	4606      	mov	r6, r0
 8011100:	d1d6      	bne.n	80110b0 <_svfiprintf_r+0x174>
 8011102:	89ab      	ldrh	r3, [r5, #12]
 8011104:	065b      	lsls	r3, r3, #25
 8011106:	f53f af2d 	bmi.w	8010f64 <_svfiprintf_r+0x28>
 801110a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801110c:	e72c      	b.n	8010f68 <_svfiprintf_r+0x2c>
 801110e:	ab03      	add	r3, sp, #12
 8011110:	9300      	str	r3, [sp, #0]
 8011112:	462a      	mov	r2, r5
 8011114:	4b05      	ldr	r3, [pc, #20]	@ (801112c <_svfiprintf_r+0x1f0>)
 8011116:	a904      	add	r1, sp, #16
 8011118:	4638      	mov	r0, r7
 801111a:	f7fc ffeb 	bl	800e0f4 <_printf_i>
 801111e:	e7ed      	b.n	80110fc <_svfiprintf_r+0x1c0>
 8011120:	0803cf06 	.word	0x0803cf06
 8011124:	0803cf10 	.word	0x0803cf10
 8011128:	0800dbc5 	.word	0x0800dbc5
 801112c:	08010e85 	.word	0x08010e85
 8011130:	0803cf0c 	.word	0x0803cf0c

08011134 <__sflush_r>:
 8011134:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801113c:	0716      	lsls	r6, r2, #28
 801113e:	4605      	mov	r5, r0
 8011140:	460c      	mov	r4, r1
 8011142:	d454      	bmi.n	80111ee <__sflush_r+0xba>
 8011144:	684b      	ldr	r3, [r1, #4]
 8011146:	2b00      	cmp	r3, #0
 8011148:	dc02      	bgt.n	8011150 <__sflush_r+0x1c>
 801114a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801114c:	2b00      	cmp	r3, #0
 801114e:	dd48      	ble.n	80111e2 <__sflush_r+0xae>
 8011150:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011152:	2e00      	cmp	r6, #0
 8011154:	d045      	beq.n	80111e2 <__sflush_r+0xae>
 8011156:	2300      	movs	r3, #0
 8011158:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801115c:	682f      	ldr	r7, [r5, #0]
 801115e:	6a21      	ldr	r1, [r4, #32]
 8011160:	602b      	str	r3, [r5, #0]
 8011162:	d030      	beq.n	80111c6 <__sflush_r+0x92>
 8011164:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011166:	89a3      	ldrh	r3, [r4, #12]
 8011168:	0759      	lsls	r1, r3, #29
 801116a:	d505      	bpl.n	8011178 <__sflush_r+0x44>
 801116c:	6863      	ldr	r3, [r4, #4]
 801116e:	1ad2      	subs	r2, r2, r3
 8011170:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011172:	b10b      	cbz	r3, 8011178 <__sflush_r+0x44>
 8011174:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011176:	1ad2      	subs	r2, r2, r3
 8011178:	2300      	movs	r3, #0
 801117a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801117c:	6a21      	ldr	r1, [r4, #32]
 801117e:	4628      	mov	r0, r5
 8011180:	47b0      	blx	r6
 8011182:	1c43      	adds	r3, r0, #1
 8011184:	89a3      	ldrh	r3, [r4, #12]
 8011186:	d106      	bne.n	8011196 <__sflush_r+0x62>
 8011188:	6829      	ldr	r1, [r5, #0]
 801118a:	291d      	cmp	r1, #29
 801118c:	d82b      	bhi.n	80111e6 <__sflush_r+0xb2>
 801118e:	4a2a      	ldr	r2, [pc, #168]	@ (8011238 <__sflush_r+0x104>)
 8011190:	40ca      	lsrs	r2, r1
 8011192:	07d6      	lsls	r6, r2, #31
 8011194:	d527      	bpl.n	80111e6 <__sflush_r+0xb2>
 8011196:	2200      	movs	r2, #0
 8011198:	6062      	str	r2, [r4, #4]
 801119a:	04d9      	lsls	r1, r3, #19
 801119c:	6922      	ldr	r2, [r4, #16]
 801119e:	6022      	str	r2, [r4, #0]
 80111a0:	d504      	bpl.n	80111ac <__sflush_r+0x78>
 80111a2:	1c42      	adds	r2, r0, #1
 80111a4:	d101      	bne.n	80111aa <__sflush_r+0x76>
 80111a6:	682b      	ldr	r3, [r5, #0]
 80111a8:	b903      	cbnz	r3, 80111ac <__sflush_r+0x78>
 80111aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80111ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111ae:	602f      	str	r7, [r5, #0]
 80111b0:	b1b9      	cbz	r1, 80111e2 <__sflush_r+0xae>
 80111b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111b6:	4299      	cmp	r1, r3
 80111b8:	d002      	beq.n	80111c0 <__sflush_r+0x8c>
 80111ba:	4628      	mov	r0, r5
 80111bc:	f7fe fb64 	bl	800f888 <_free_r>
 80111c0:	2300      	movs	r3, #0
 80111c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80111c4:	e00d      	b.n	80111e2 <__sflush_r+0xae>
 80111c6:	2301      	movs	r3, #1
 80111c8:	4628      	mov	r0, r5
 80111ca:	47b0      	blx	r6
 80111cc:	4602      	mov	r2, r0
 80111ce:	1c50      	adds	r0, r2, #1
 80111d0:	d1c9      	bne.n	8011166 <__sflush_r+0x32>
 80111d2:	682b      	ldr	r3, [r5, #0]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d0c6      	beq.n	8011166 <__sflush_r+0x32>
 80111d8:	2b1d      	cmp	r3, #29
 80111da:	d001      	beq.n	80111e0 <__sflush_r+0xac>
 80111dc:	2b16      	cmp	r3, #22
 80111de:	d11e      	bne.n	801121e <__sflush_r+0xea>
 80111e0:	602f      	str	r7, [r5, #0]
 80111e2:	2000      	movs	r0, #0
 80111e4:	e022      	b.n	801122c <__sflush_r+0xf8>
 80111e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111ea:	b21b      	sxth	r3, r3
 80111ec:	e01b      	b.n	8011226 <__sflush_r+0xf2>
 80111ee:	690f      	ldr	r7, [r1, #16]
 80111f0:	2f00      	cmp	r7, #0
 80111f2:	d0f6      	beq.n	80111e2 <__sflush_r+0xae>
 80111f4:	0793      	lsls	r3, r2, #30
 80111f6:	680e      	ldr	r6, [r1, #0]
 80111f8:	bf08      	it	eq
 80111fa:	694b      	ldreq	r3, [r1, #20]
 80111fc:	600f      	str	r7, [r1, #0]
 80111fe:	bf18      	it	ne
 8011200:	2300      	movne	r3, #0
 8011202:	eba6 0807 	sub.w	r8, r6, r7
 8011206:	608b      	str	r3, [r1, #8]
 8011208:	f1b8 0f00 	cmp.w	r8, #0
 801120c:	dde9      	ble.n	80111e2 <__sflush_r+0xae>
 801120e:	6a21      	ldr	r1, [r4, #32]
 8011210:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011212:	4643      	mov	r3, r8
 8011214:	463a      	mov	r2, r7
 8011216:	4628      	mov	r0, r5
 8011218:	47b0      	blx	r6
 801121a:	2800      	cmp	r0, #0
 801121c:	dc08      	bgt.n	8011230 <__sflush_r+0xfc>
 801121e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011226:	81a3      	strh	r3, [r4, #12]
 8011228:	f04f 30ff 	mov.w	r0, #4294967295
 801122c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011230:	4407      	add	r7, r0
 8011232:	eba8 0800 	sub.w	r8, r8, r0
 8011236:	e7e7      	b.n	8011208 <__sflush_r+0xd4>
 8011238:	20400001 	.word	0x20400001

0801123c <_fflush_r>:
 801123c:	b538      	push	{r3, r4, r5, lr}
 801123e:	690b      	ldr	r3, [r1, #16]
 8011240:	4605      	mov	r5, r0
 8011242:	460c      	mov	r4, r1
 8011244:	b913      	cbnz	r3, 801124c <_fflush_r+0x10>
 8011246:	2500      	movs	r5, #0
 8011248:	4628      	mov	r0, r5
 801124a:	bd38      	pop	{r3, r4, r5, pc}
 801124c:	b118      	cbz	r0, 8011256 <_fflush_r+0x1a>
 801124e:	6a03      	ldr	r3, [r0, #32]
 8011250:	b90b      	cbnz	r3, 8011256 <_fflush_r+0x1a>
 8011252:	f7fd fb07 	bl	800e864 <__sinit>
 8011256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d0f3      	beq.n	8011246 <_fflush_r+0xa>
 801125e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011260:	07d0      	lsls	r0, r2, #31
 8011262:	d404      	bmi.n	801126e <_fflush_r+0x32>
 8011264:	0599      	lsls	r1, r3, #22
 8011266:	d402      	bmi.n	801126e <_fflush_r+0x32>
 8011268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801126a:	f7fd fc9c 	bl	800eba6 <__retarget_lock_acquire_recursive>
 801126e:	4628      	mov	r0, r5
 8011270:	4621      	mov	r1, r4
 8011272:	f7ff ff5f 	bl	8011134 <__sflush_r>
 8011276:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011278:	07da      	lsls	r2, r3, #31
 801127a:	4605      	mov	r5, r0
 801127c:	d4e4      	bmi.n	8011248 <_fflush_r+0xc>
 801127e:	89a3      	ldrh	r3, [r4, #12]
 8011280:	059b      	lsls	r3, r3, #22
 8011282:	d4e1      	bmi.n	8011248 <_fflush_r+0xc>
 8011284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011286:	f7fd fc8f 	bl	800eba8 <__retarget_lock_release_recursive>
 801128a:	e7dd      	b.n	8011248 <_fflush_r+0xc>
 801128c:	0000      	movs	r0, r0
	...

08011290 <nan>:
 8011290:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011298 <nan+0x8>
 8011294:	4770      	bx	lr
 8011296:	bf00      	nop
 8011298:	00000000 	.word	0x00000000
 801129c:	7ff80000 	.word	0x7ff80000

080112a0 <__assert_func>:
 80112a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80112a2:	4614      	mov	r4, r2
 80112a4:	461a      	mov	r2, r3
 80112a6:	4b09      	ldr	r3, [pc, #36]	@ (80112cc <__assert_func+0x2c>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	4605      	mov	r5, r0
 80112ac:	68d8      	ldr	r0, [r3, #12]
 80112ae:	b14c      	cbz	r4, 80112c4 <__assert_func+0x24>
 80112b0:	4b07      	ldr	r3, [pc, #28]	@ (80112d0 <__assert_func+0x30>)
 80112b2:	9100      	str	r1, [sp, #0]
 80112b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112b8:	4906      	ldr	r1, [pc, #24]	@ (80112d4 <__assert_func+0x34>)
 80112ba:	462b      	mov	r3, r5
 80112bc:	f000 fba8 	bl	8011a10 <fiprintf>
 80112c0:	f000 fbb8 	bl	8011a34 <abort>
 80112c4:	4b04      	ldr	r3, [pc, #16]	@ (80112d8 <__assert_func+0x38>)
 80112c6:	461c      	mov	r4, r3
 80112c8:	e7f3      	b.n	80112b2 <__assert_func+0x12>
 80112ca:	bf00      	nop
 80112cc:	20000060 	.word	0x20000060
 80112d0:	0803cf1f 	.word	0x0803cf1f
 80112d4:	0803cf2c 	.word	0x0803cf2c
 80112d8:	0803cf5a 	.word	0x0803cf5a

080112dc <_calloc_r>:
 80112dc:	b570      	push	{r4, r5, r6, lr}
 80112de:	fba1 5402 	umull	r5, r4, r1, r2
 80112e2:	b934      	cbnz	r4, 80112f2 <_calloc_r+0x16>
 80112e4:	4629      	mov	r1, r5
 80112e6:	f7fc fabb 	bl	800d860 <_malloc_r>
 80112ea:	4606      	mov	r6, r0
 80112ec:	b928      	cbnz	r0, 80112fa <_calloc_r+0x1e>
 80112ee:	4630      	mov	r0, r6
 80112f0:	bd70      	pop	{r4, r5, r6, pc}
 80112f2:	220c      	movs	r2, #12
 80112f4:	6002      	str	r2, [r0, #0]
 80112f6:	2600      	movs	r6, #0
 80112f8:	e7f9      	b.n	80112ee <_calloc_r+0x12>
 80112fa:	462a      	mov	r2, r5
 80112fc:	4621      	mov	r1, r4
 80112fe:	f7fd fb9c 	bl	800ea3a <memset>
 8011302:	e7f4      	b.n	80112ee <_calloc_r+0x12>

08011304 <rshift>:
 8011304:	6903      	ldr	r3, [r0, #16]
 8011306:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801130a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801130e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011312:	f100 0414 	add.w	r4, r0, #20
 8011316:	dd45      	ble.n	80113a4 <rshift+0xa0>
 8011318:	f011 011f 	ands.w	r1, r1, #31
 801131c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011320:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011324:	d10c      	bne.n	8011340 <rshift+0x3c>
 8011326:	f100 0710 	add.w	r7, r0, #16
 801132a:	4629      	mov	r1, r5
 801132c:	42b1      	cmp	r1, r6
 801132e:	d334      	bcc.n	801139a <rshift+0x96>
 8011330:	1a9b      	subs	r3, r3, r2
 8011332:	009b      	lsls	r3, r3, #2
 8011334:	1eea      	subs	r2, r5, #3
 8011336:	4296      	cmp	r6, r2
 8011338:	bf38      	it	cc
 801133a:	2300      	movcc	r3, #0
 801133c:	4423      	add	r3, r4
 801133e:	e015      	b.n	801136c <rshift+0x68>
 8011340:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011344:	f1c1 0820 	rsb	r8, r1, #32
 8011348:	40cf      	lsrs	r7, r1
 801134a:	f105 0e04 	add.w	lr, r5, #4
 801134e:	46a1      	mov	r9, r4
 8011350:	4576      	cmp	r6, lr
 8011352:	46f4      	mov	ip, lr
 8011354:	d815      	bhi.n	8011382 <rshift+0x7e>
 8011356:	1a9a      	subs	r2, r3, r2
 8011358:	0092      	lsls	r2, r2, #2
 801135a:	3a04      	subs	r2, #4
 801135c:	3501      	adds	r5, #1
 801135e:	42ae      	cmp	r6, r5
 8011360:	bf38      	it	cc
 8011362:	2200      	movcc	r2, #0
 8011364:	18a3      	adds	r3, r4, r2
 8011366:	50a7      	str	r7, [r4, r2]
 8011368:	b107      	cbz	r7, 801136c <rshift+0x68>
 801136a:	3304      	adds	r3, #4
 801136c:	1b1a      	subs	r2, r3, r4
 801136e:	42a3      	cmp	r3, r4
 8011370:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011374:	bf08      	it	eq
 8011376:	2300      	moveq	r3, #0
 8011378:	6102      	str	r2, [r0, #16]
 801137a:	bf08      	it	eq
 801137c:	6143      	streq	r3, [r0, #20]
 801137e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011382:	f8dc c000 	ldr.w	ip, [ip]
 8011386:	fa0c fc08 	lsl.w	ip, ip, r8
 801138a:	ea4c 0707 	orr.w	r7, ip, r7
 801138e:	f849 7b04 	str.w	r7, [r9], #4
 8011392:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011396:	40cf      	lsrs	r7, r1
 8011398:	e7da      	b.n	8011350 <rshift+0x4c>
 801139a:	f851 cb04 	ldr.w	ip, [r1], #4
 801139e:	f847 cf04 	str.w	ip, [r7, #4]!
 80113a2:	e7c3      	b.n	801132c <rshift+0x28>
 80113a4:	4623      	mov	r3, r4
 80113a6:	e7e1      	b.n	801136c <rshift+0x68>

080113a8 <__hexdig_fun>:
 80113a8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80113ac:	2b09      	cmp	r3, #9
 80113ae:	d802      	bhi.n	80113b6 <__hexdig_fun+0xe>
 80113b0:	3820      	subs	r0, #32
 80113b2:	b2c0      	uxtb	r0, r0
 80113b4:	4770      	bx	lr
 80113b6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80113ba:	2b05      	cmp	r3, #5
 80113bc:	d801      	bhi.n	80113c2 <__hexdig_fun+0x1a>
 80113be:	3847      	subs	r0, #71	@ 0x47
 80113c0:	e7f7      	b.n	80113b2 <__hexdig_fun+0xa>
 80113c2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80113c6:	2b05      	cmp	r3, #5
 80113c8:	d801      	bhi.n	80113ce <__hexdig_fun+0x26>
 80113ca:	3827      	subs	r0, #39	@ 0x27
 80113cc:	e7f1      	b.n	80113b2 <__hexdig_fun+0xa>
 80113ce:	2000      	movs	r0, #0
 80113d0:	4770      	bx	lr
	...

080113d4 <__gethex>:
 80113d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113d8:	b085      	sub	sp, #20
 80113da:	468a      	mov	sl, r1
 80113dc:	9302      	str	r3, [sp, #8]
 80113de:	680b      	ldr	r3, [r1, #0]
 80113e0:	9001      	str	r0, [sp, #4]
 80113e2:	4690      	mov	r8, r2
 80113e4:	1c9c      	adds	r4, r3, #2
 80113e6:	46a1      	mov	r9, r4
 80113e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80113ec:	2830      	cmp	r0, #48	@ 0x30
 80113ee:	d0fa      	beq.n	80113e6 <__gethex+0x12>
 80113f0:	eba9 0303 	sub.w	r3, r9, r3
 80113f4:	f1a3 0b02 	sub.w	fp, r3, #2
 80113f8:	f7ff ffd6 	bl	80113a8 <__hexdig_fun>
 80113fc:	4605      	mov	r5, r0
 80113fe:	2800      	cmp	r0, #0
 8011400:	d168      	bne.n	80114d4 <__gethex+0x100>
 8011402:	49a0      	ldr	r1, [pc, #640]	@ (8011684 <__gethex+0x2b0>)
 8011404:	2201      	movs	r2, #1
 8011406:	4648      	mov	r0, r9
 8011408:	f7fd fb1f 	bl	800ea4a <strncmp>
 801140c:	4607      	mov	r7, r0
 801140e:	2800      	cmp	r0, #0
 8011410:	d167      	bne.n	80114e2 <__gethex+0x10e>
 8011412:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011416:	4626      	mov	r6, r4
 8011418:	f7ff ffc6 	bl	80113a8 <__hexdig_fun>
 801141c:	2800      	cmp	r0, #0
 801141e:	d062      	beq.n	80114e6 <__gethex+0x112>
 8011420:	4623      	mov	r3, r4
 8011422:	7818      	ldrb	r0, [r3, #0]
 8011424:	2830      	cmp	r0, #48	@ 0x30
 8011426:	4699      	mov	r9, r3
 8011428:	f103 0301 	add.w	r3, r3, #1
 801142c:	d0f9      	beq.n	8011422 <__gethex+0x4e>
 801142e:	f7ff ffbb 	bl	80113a8 <__hexdig_fun>
 8011432:	fab0 f580 	clz	r5, r0
 8011436:	096d      	lsrs	r5, r5, #5
 8011438:	f04f 0b01 	mov.w	fp, #1
 801143c:	464a      	mov	r2, r9
 801143e:	4616      	mov	r6, r2
 8011440:	3201      	adds	r2, #1
 8011442:	7830      	ldrb	r0, [r6, #0]
 8011444:	f7ff ffb0 	bl	80113a8 <__hexdig_fun>
 8011448:	2800      	cmp	r0, #0
 801144a:	d1f8      	bne.n	801143e <__gethex+0x6a>
 801144c:	498d      	ldr	r1, [pc, #564]	@ (8011684 <__gethex+0x2b0>)
 801144e:	2201      	movs	r2, #1
 8011450:	4630      	mov	r0, r6
 8011452:	f7fd fafa 	bl	800ea4a <strncmp>
 8011456:	2800      	cmp	r0, #0
 8011458:	d13f      	bne.n	80114da <__gethex+0x106>
 801145a:	b944      	cbnz	r4, 801146e <__gethex+0x9a>
 801145c:	1c74      	adds	r4, r6, #1
 801145e:	4622      	mov	r2, r4
 8011460:	4616      	mov	r6, r2
 8011462:	3201      	adds	r2, #1
 8011464:	7830      	ldrb	r0, [r6, #0]
 8011466:	f7ff ff9f 	bl	80113a8 <__hexdig_fun>
 801146a:	2800      	cmp	r0, #0
 801146c:	d1f8      	bne.n	8011460 <__gethex+0x8c>
 801146e:	1ba4      	subs	r4, r4, r6
 8011470:	00a7      	lsls	r7, r4, #2
 8011472:	7833      	ldrb	r3, [r6, #0]
 8011474:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011478:	2b50      	cmp	r3, #80	@ 0x50
 801147a:	d13e      	bne.n	80114fa <__gethex+0x126>
 801147c:	7873      	ldrb	r3, [r6, #1]
 801147e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011480:	d033      	beq.n	80114ea <__gethex+0x116>
 8011482:	2b2d      	cmp	r3, #45	@ 0x2d
 8011484:	d034      	beq.n	80114f0 <__gethex+0x11c>
 8011486:	1c71      	adds	r1, r6, #1
 8011488:	2400      	movs	r4, #0
 801148a:	7808      	ldrb	r0, [r1, #0]
 801148c:	f7ff ff8c 	bl	80113a8 <__hexdig_fun>
 8011490:	1e43      	subs	r3, r0, #1
 8011492:	b2db      	uxtb	r3, r3
 8011494:	2b18      	cmp	r3, #24
 8011496:	d830      	bhi.n	80114fa <__gethex+0x126>
 8011498:	f1a0 0210 	sub.w	r2, r0, #16
 801149c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80114a0:	f7ff ff82 	bl	80113a8 <__hexdig_fun>
 80114a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80114a8:	fa5f fc8c 	uxtb.w	ip, ip
 80114ac:	f1bc 0f18 	cmp.w	ip, #24
 80114b0:	f04f 030a 	mov.w	r3, #10
 80114b4:	d91e      	bls.n	80114f4 <__gethex+0x120>
 80114b6:	b104      	cbz	r4, 80114ba <__gethex+0xe6>
 80114b8:	4252      	negs	r2, r2
 80114ba:	4417      	add	r7, r2
 80114bc:	f8ca 1000 	str.w	r1, [sl]
 80114c0:	b1ed      	cbz	r5, 80114fe <__gethex+0x12a>
 80114c2:	f1bb 0f00 	cmp.w	fp, #0
 80114c6:	bf0c      	ite	eq
 80114c8:	2506      	moveq	r5, #6
 80114ca:	2500      	movne	r5, #0
 80114cc:	4628      	mov	r0, r5
 80114ce:	b005      	add	sp, #20
 80114d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114d4:	2500      	movs	r5, #0
 80114d6:	462c      	mov	r4, r5
 80114d8:	e7b0      	b.n	801143c <__gethex+0x68>
 80114da:	2c00      	cmp	r4, #0
 80114dc:	d1c7      	bne.n	801146e <__gethex+0x9a>
 80114de:	4627      	mov	r7, r4
 80114e0:	e7c7      	b.n	8011472 <__gethex+0x9e>
 80114e2:	464e      	mov	r6, r9
 80114e4:	462f      	mov	r7, r5
 80114e6:	2501      	movs	r5, #1
 80114e8:	e7c3      	b.n	8011472 <__gethex+0x9e>
 80114ea:	2400      	movs	r4, #0
 80114ec:	1cb1      	adds	r1, r6, #2
 80114ee:	e7cc      	b.n	801148a <__gethex+0xb6>
 80114f0:	2401      	movs	r4, #1
 80114f2:	e7fb      	b.n	80114ec <__gethex+0x118>
 80114f4:	fb03 0002 	mla	r0, r3, r2, r0
 80114f8:	e7ce      	b.n	8011498 <__gethex+0xc4>
 80114fa:	4631      	mov	r1, r6
 80114fc:	e7de      	b.n	80114bc <__gethex+0xe8>
 80114fe:	eba6 0309 	sub.w	r3, r6, r9
 8011502:	3b01      	subs	r3, #1
 8011504:	4629      	mov	r1, r5
 8011506:	2b07      	cmp	r3, #7
 8011508:	dc0a      	bgt.n	8011520 <__gethex+0x14c>
 801150a:	9801      	ldr	r0, [sp, #4]
 801150c:	f7fe fa06 	bl	800f91c <_Balloc>
 8011510:	4604      	mov	r4, r0
 8011512:	b940      	cbnz	r0, 8011526 <__gethex+0x152>
 8011514:	4b5c      	ldr	r3, [pc, #368]	@ (8011688 <__gethex+0x2b4>)
 8011516:	4602      	mov	r2, r0
 8011518:	21e4      	movs	r1, #228	@ 0xe4
 801151a:	485c      	ldr	r0, [pc, #368]	@ (801168c <__gethex+0x2b8>)
 801151c:	f7ff fec0 	bl	80112a0 <__assert_func>
 8011520:	3101      	adds	r1, #1
 8011522:	105b      	asrs	r3, r3, #1
 8011524:	e7ef      	b.n	8011506 <__gethex+0x132>
 8011526:	f100 0a14 	add.w	sl, r0, #20
 801152a:	2300      	movs	r3, #0
 801152c:	4655      	mov	r5, sl
 801152e:	469b      	mov	fp, r3
 8011530:	45b1      	cmp	r9, r6
 8011532:	d337      	bcc.n	80115a4 <__gethex+0x1d0>
 8011534:	f845 bb04 	str.w	fp, [r5], #4
 8011538:	eba5 050a 	sub.w	r5, r5, sl
 801153c:	10ad      	asrs	r5, r5, #2
 801153e:	6125      	str	r5, [r4, #16]
 8011540:	4658      	mov	r0, fp
 8011542:	f7fe fadd 	bl	800fb00 <__hi0bits>
 8011546:	016d      	lsls	r5, r5, #5
 8011548:	f8d8 6000 	ldr.w	r6, [r8]
 801154c:	1a2d      	subs	r5, r5, r0
 801154e:	42b5      	cmp	r5, r6
 8011550:	dd54      	ble.n	80115fc <__gethex+0x228>
 8011552:	1bad      	subs	r5, r5, r6
 8011554:	4629      	mov	r1, r5
 8011556:	4620      	mov	r0, r4
 8011558:	f7fe fe69 	bl	801022e <__any_on>
 801155c:	4681      	mov	r9, r0
 801155e:	b178      	cbz	r0, 8011580 <__gethex+0x1ac>
 8011560:	1e6b      	subs	r3, r5, #1
 8011562:	1159      	asrs	r1, r3, #5
 8011564:	f003 021f 	and.w	r2, r3, #31
 8011568:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801156c:	f04f 0901 	mov.w	r9, #1
 8011570:	fa09 f202 	lsl.w	r2, r9, r2
 8011574:	420a      	tst	r2, r1
 8011576:	d003      	beq.n	8011580 <__gethex+0x1ac>
 8011578:	454b      	cmp	r3, r9
 801157a:	dc36      	bgt.n	80115ea <__gethex+0x216>
 801157c:	f04f 0902 	mov.w	r9, #2
 8011580:	4629      	mov	r1, r5
 8011582:	4620      	mov	r0, r4
 8011584:	f7ff febe 	bl	8011304 <rshift>
 8011588:	442f      	add	r7, r5
 801158a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801158e:	42bb      	cmp	r3, r7
 8011590:	da42      	bge.n	8011618 <__gethex+0x244>
 8011592:	9801      	ldr	r0, [sp, #4]
 8011594:	4621      	mov	r1, r4
 8011596:	f7fe fa01 	bl	800f99c <_Bfree>
 801159a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801159c:	2300      	movs	r3, #0
 801159e:	6013      	str	r3, [r2, #0]
 80115a0:	25a3      	movs	r5, #163	@ 0xa3
 80115a2:	e793      	b.n	80114cc <__gethex+0xf8>
 80115a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80115a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80115aa:	d012      	beq.n	80115d2 <__gethex+0x1fe>
 80115ac:	2b20      	cmp	r3, #32
 80115ae:	d104      	bne.n	80115ba <__gethex+0x1e6>
 80115b0:	f845 bb04 	str.w	fp, [r5], #4
 80115b4:	f04f 0b00 	mov.w	fp, #0
 80115b8:	465b      	mov	r3, fp
 80115ba:	7830      	ldrb	r0, [r6, #0]
 80115bc:	9303      	str	r3, [sp, #12]
 80115be:	f7ff fef3 	bl	80113a8 <__hexdig_fun>
 80115c2:	9b03      	ldr	r3, [sp, #12]
 80115c4:	f000 000f 	and.w	r0, r0, #15
 80115c8:	4098      	lsls	r0, r3
 80115ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80115ce:	3304      	adds	r3, #4
 80115d0:	e7ae      	b.n	8011530 <__gethex+0x15c>
 80115d2:	45b1      	cmp	r9, r6
 80115d4:	d8ea      	bhi.n	80115ac <__gethex+0x1d8>
 80115d6:	492b      	ldr	r1, [pc, #172]	@ (8011684 <__gethex+0x2b0>)
 80115d8:	9303      	str	r3, [sp, #12]
 80115da:	2201      	movs	r2, #1
 80115dc:	4630      	mov	r0, r6
 80115de:	f7fd fa34 	bl	800ea4a <strncmp>
 80115e2:	9b03      	ldr	r3, [sp, #12]
 80115e4:	2800      	cmp	r0, #0
 80115e6:	d1e1      	bne.n	80115ac <__gethex+0x1d8>
 80115e8:	e7a2      	b.n	8011530 <__gethex+0x15c>
 80115ea:	1ea9      	subs	r1, r5, #2
 80115ec:	4620      	mov	r0, r4
 80115ee:	f7fe fe1e 	bl	801022e <__any_on>
 80115f2:	2800      	cmp	r0, #0
 80115f4:	d0c2      	beq.n	801157c <__gethex+0x1a8>
 80115f6:	f04f 0903 	mov.w	r9, #3
 80115fa:	e7c1      	b.n	8011580 <__gethex+0x1ac>
 80115fc:	da09      	bge.n	8011612 <__gethex+0x23e>
 80115fe:	1b75      	subs	r5, r6, r5
 8011600:	4621      	mov	r1, r4
 8011602:	9801      	ldr	r0, [sp, #4]
 8011604:	462a      	mov	r2, r5
 8011606:	f7fe fbd9 	bl	800fdbc <__lshift>
 801160a:	1b7f      	subs	r7, r7, r5
 801160c:	4604      	mov	r4, r0
 801160e:	f100 0a14 	add.w	sl, r0, #20
 8011612:	f04f 0900 	mov.w	r9, #0
 8011616:	e7b8      	b.n	801158a <__gethex+0x1b6>
 8011618:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801161c:	42bd      	cmp	r5, r7
 801161e:	dd6f      	ble.n	8011700 <__gethex+0x32c>
 8011620:	1bed      	subs	r5, r5, r7
 8011622:	42ae      	cmp	r6, r5
 8011624:	dc34      	bgt.n	8011690 <__gethex+0x2bc>
 8011626:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801162a:	2b02      	cmp	r3, #2
 801162c:	d022      	beq.n	8011674 <__gethex+0x2a0>
 801162e:	2b03      	cmp	r3, #3
 8011630:	d024      	beq.n	801167c <__gethex+0x2a8>
 8011632:	2b01      	cmp	r3, #1
 8011634:	d115      	bne.n	8011662 <__gethex+0x28e>
 8011636:	42ae      	cmp	r6, r5
 8011638:	d113      	bne.n	8011662 <__gethex+0x28e>
 801163a:	2e01      	cmp	r6, #1
 801163c:	d10b      	bne.n	8011656 <__gethex+0x282>
 801163e:	9a02      	ldr	r2, [sp, #8]
 8011640:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011644:	6013      	str	r3, [r2, #0]
 8011646:	2301      	movs	r3, #1
 8011648:	6123      	str	r3, [r4, #16]
 801164a:	f8ca 3000 	str.w	r3, [sl]
 801164e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011650:	2562      	movs	r5, #98	@ 0x62
 8011652:	601c      	str	r4, [r3, #0]
 8011654:	e73a      	b.n	80114cc <__gethex+0xf8>
 8011656:	1e71      	subs	r1, r6, #1
 8011658:	4620      	mov	r0, r4
 801165a:	f7fe fde8 	bl	801022e <__any_on>
 801165e:	2800      	cmp	r0, #0
 8011660:	d1ed      	bne.n	801163e <__gethex+0x26a>
 8011662:	9801      	ldr	r0, [sp, #4]
 8011664:	4621      	mov	r1, r4
 8011666:	f7fe f999 	bl	800f99c <_Bfree>
 801166a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801166c:	2300      	movs	r3, #0
 801166e:	6013      	str	r3, [r2, #0]
 8011670:	2550      	movs	r5, #80	@ 0x50
 8011672:	e72b      	b.n	80114cc <__gethex+0xf8>
 8011674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011676:	2b00      	cmp	r3, #0
 8011678:	d1f3      	bne.n	8011662 <__gethex+0x28e>
 801167a:	e7e0      	b.n	801163e <__gethex+0x26a>
 801167c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801167e:	2b00      	cmp	r3, #0
 8011680:	d1dd      	bne.n	801163e <__gethex+0x26a>
 8011682:	e7ee      	b.n	8011662 <__gethex+0x28e>
 8011684:	0803cf04 	.word	0x0803cf04
 8011688:	0803ce9a 	.word	0x0803ce9a
 801168c:	0803cf5b 	.word	0x0803cf5b
 8011690:	1e6f      	subs	r7, r5, #1
 8011692:	f1b9 0f00 	cmp.w	r9, #0
 8011696:	d130      	bne.n	80116fa <__gethex+0x326>
 8011698:	b127      	cbz	r7, 80116a4 <__gethex+0x2d0>
 801169a:	4639      	mov	r1, r7
 801169c:	4620      	mov	r0, r4
 801169e:	f7fe fdc6 	bl	801022e <__any_on>
 80116a2:	4681      	mov	r9, r0
 80116a4:	117a      	asrs	r2, r7, #5
 80116a6:	2301      	movs	r3, #1
 80116a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80116ac:	f007 071f 	and.w	r7, r7, #31
 80116b0:	40bb      	lsls	r3, r7
 80116b2:	4213      	tst	r3, r2
 80116b4:	4629      	mov	r1, r5
 80116b6:	4620      	mov	r0, r4
 80116b8:	bf18      	it	ne
 80116ba:	f049 0902 	orrne.w	r9, r9, #2
 80116be:	f7ff fe21 	bl	8011304 <rshift>
 80116c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80116c6:	1b76      	subs	r6, r6, r5
 80116c8:	2502      	movs	r5, #2
 80116ca:	f1b9 0f00 	cmp.w	r9, #0
 80116ce:	d047      	beq.n	8011760 <__gethex+0x38c>
 80116d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	d015      	beq.n	8011704 <__gethex+0x330>
 80116d8:	2b03      	cmp	r3, #3
 80116da:	d017      	beq.n	801170c <__gethex+0x338>
 80116dc:	2b01      	cmp	r3, #1
 80116de:	d109      	bne.n	80116f4 <__gethex+0x320>
 80116e0:	f019 0f02 	tst.w	r9, #2
 80116e4:	d006      	beq.n	80116f4 <__gethex+0x320>
 80116e6:	f8da 3000 	ldr.w	r3, [sl]
 80116ea:	ea49 0903 	orr.w	r9, r9, r3
 80116ee:	f019 0f01 	tst.w	r9, #1
 80116f2:	d10e      	bne.n	8011712 <__gethex+0x33e>
 80116f4:	f045 0510 	orr.w	r5, r5, #16
 80116f8:	e032      	b.n	8011760 <__gethex+0x38c>
 80116fa:	f04f 0901 	mov.w	r9, #1
 80116fe:	e7d1      	b.n	80116a4 <__gethex+0x2d0>
 8011700:	2501      	movs	r5, #1
 8011702:	e7e2      	b.n	80116ca <__gethex+0x2f6>
 8011704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011706:	f1c3 0301 	rsb	r3, r3, #1
 801170a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801170c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801170e:	2b00      	cmp	r3, #0
 8011710:	d0f0      	beq.n	80116f4 <__gethex+0x320>
 8011712:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011716:	f104 0314 	add.w	r3, r4, #20
 801171a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801171e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011722:	f04f 0c00 	mov.w	ip, #0
 8011726:	4618      	mov	r0, r3
 8011728:	f853 2b04 	ldr.w	r2, [r3], #4
 801172c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011730:	d01b      	beq.n	801176a <__gethex+0x396>
 8011732:	3201      	adds	r2, #1
 8011734:	6002      	str	r2, [r0, #0]
 8011736:	2d02      	cmp	r5, #2
 8011738:	f104 0314 	add.w	r3, r4, #20
 801173c:	d13c      	bne.n	80117b8 <__gethex+0x3e4>
 801173e:	f8d8 2000 	ldr.w	r2, [r8]
 8011742:	3a01      	subs	r2, #1
 8011744:	42b2      	cmp	r2, r6
 8011746:	d109      	bne.n	801175c <__gethex+0x388>
 8011748:	1171      	asrs	r1, r6, #5
 801174a:	2201      	movs	r2, #1
 801174c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011750:	f006 061f 	and.w	r6, r6, #31
 8011754:	fa02 f606 	lsl.w	r6, r2, r6
 8011758:	421e      	tst	r6, r3
 801175a:	d13a      	bne.n	80117d2 <__gethex+0x3fe>
 801175c:	f045 0520 	orr.w	r5, r5, #32
 8011760:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011762:	601c      	str	r4, [r3, #0]
 8011764:	9b02      	ldr	r3, [sp, #8]
 8011766:	601f      	str	r7, [r3, #0]
 8011768:	e6b0      	b.n	80114cc <__gethex+0xf8>
 801176a:	4299      	cmp	r1, r3
 801176c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011770:	d8d9      	bhi.n	8011726 <__gethex+0x352>
 8011772:	68a3      	ldr	r3, [r4, #8]
 8011774:	459b      	cmp	fp, r3
 8011776:	db17      	blt.n	80117a8 <__gethex+0x3d4>
 8011778:	6861      	ldr	r1, [r4, #4]
 801177a:	9801      	ldr	r0, [sp, #4]
 801177c:	3101      	adds	r1, #1
 801177e:	f7fe f8cd 	bl	800f91c <_Balloc>
 8011782:	4681      	mov	r9, r0
 8011784:	b918      	cbnz	r0, 801178e <__gethex+0x3ba>
 8011786:	4b1a      	ldr	r3, [pc, #104]	@ (80117f0 <__gethex+0x41c>)
 8011788:	4602      	mov	r2, r0
 801178a:	2184      	movs	r1, #132	@ 0x84
 801178c:	e6c5      	b.n	801151a <__gethex+0x146>
 801178e:	6922      	ldr	r2, [r4, #16]
 8011790:	3202      	adds	r2, #2
 8011792:	f104 010c 	add.w	r1, r4, #12
 8011796:	0092      	lsls	r2, r2, #2
 8011798:	300c      	adds	r0, #12
 801179a:	f7fd fa06 	bl	800ebaa <memcpy>
 801179e:	4621      	mov	r1, r4
 80117a0:	9801      	ldr	r0, [sp, #4]
 80117a2:	f7fe f8fb 	bl	800f99c <_Bfree>
 80117a6:	464c      	mov	r4, r9
 80117a8:	6923      	ldr	r3, [r4, #16]
 80117aa:	1c5a      	adds	r2, r3, #1
 80117ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117b0:	6122      	str	r2, [r4, #16]
 80117b2:	2201      	movs	r2, #1
 80117b4:	615a      	str	r2, [r3, #20]
 80117b6:	e7be      	b.n	8011736 <__gethex+0x362>
 80117b8:	6922      	ldr	r2, [r4, #16]
 80117ba:	455a      	cmp	r2, fp
 80117bc:	dd0b      	ble.n	80117d6 <__gethex+0x402>
 80117be:	2101      	movs	r1, #1
 80117c0:	4620      	mov	r0, r4
 80117c2:	f7ff fd9f 	bl	8011304 <rshift>
 80117c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117ca:	3701      	adds	r7, #1
 80117cc:	42bb      	cmp	r3, r7
 80117ce:	f6ff aee0 	blt.w	8011592 <__gethex+0x1be>
 80117d2:	2501      	movs	r5, #1
 80117d4:	e7c2      	b.n	801175c <__gethex+0x388>
 80117d6:	f016 061f 	ands.w	r6, r6, #31
 80117da:	d0fa      	beq.n	80117d2 <__gethex+0x3fe>
 80117dc:	4453      	add	r3, sl
 80117de:	f1c6 0620 	rsb	r6, r6, #32
 80117e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80117e6:	f7fe f98b 	bl	800fb00 <__hi0bits>
 80117ea:	42b0      	cmp	r0, r6
 80117ec:	dbe7      	blt.n	80117be <__gethex+0x3ea>
 80117ee:	e7f0      	b.n	80117d2 <__gethex+0x3fe>
 80117f0:	0803ce9a 	.word	0x0803ce9a

080117f4 <L_shift>:
 80117f4:	f1c2 0208 	rsb	r2, r2, #8
 80117f8:	0092      	lsls	r2, r2, #2
 80117fa:	b570      	push	{r4, r5, r6, lr}
 80117fc:	f1c2 0620 	rsb	r6, r2, #32
 8011800:	6843      	ldr	r3, [r0, #4]
 8011802:	6804      	ldr	r4, [r0, #0]
 8011804:	fa03 f506 	lsl.w	r5, r3, r6
 8011808:	432c      	orrs	r4, r5
 801180a:	40d3      	lsrs	r3, r2
 801180c:	6004      	str	r4, [r0, #0]
 801180e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011812:	4288      	cmp	r0, r1
 8011814:	d3f4      	bcc.n	8011800 <L_shift+0xc>
 8011816:	bd70      	pop	{r4, r5, r6, pc}

08011818 <__match>:
 8011818:	b530      	push	{r4, r5, lr}
 801181a:	6803      	ldr	r3, [r0, #0]
 801181c:	3301      	adds	r3, #1
 801181e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011822:	b914      	cbnz	r4, 801182a <__match+0x12>
 8011824:	6003      	str	r3, [r0, #0]
 8011826:	2001      	movs	r0, #1
 8011828:	bd30      	pop	{r4, r5, pc}
 801182a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801182e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011832:	2d19      	cmp	r5, #25
 8011834:	bf98      	it	ls
 8011836:	3220      	addls	r2, #32
 8011838:	42a2      	cmp	r2, r4
 801183a:	d0f0      	beq.n	801181e <__match+0x6>
 801183c:	2000      	movs	r0, #0
 801183e:	e7f3      	b.n	8011828 <__match+0x10>

08011840 <__hexnan>:
 8011840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011844:	680b      	ldr	r3, [r1, #0]
 8011846:	6801      	ldr	r1, [r0, #0]
 8011848:	115e      	asrs	r6, r3, #5
 801184a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801184e:	f013 031f 	ands.w	r3, r3, #31
 8011852:	b087      	sub	sp, #28
 8011854:	bf18      	it	ne
 8011856:	3604      	addne	r6, #4
 8011858:	2500      	movs	r5, #0
 801185a:	1f37      	subs	r7, r6, #4
 801185c:	4682      	mov	sl, r0
 801185e:	4690      	mov	r8, r2
 8011860:	9301      	str	r3, [sp, #4]
 8011862:	f846 5c04 	str.w	r5, [r6, #-4]
 8011866:	46b9      	mov	r9, r7
 8011868:	463c      	mov	r4, r7
 801186a:	9502      	str	r5, [sp, #8]
 801186c:	46ab      	mov	fp, r5
 801186e:	784a      	ldrb	r2, [r1, #1]
 8011870:	1c4b      	adds	r3, r1, #1
 8011872:	9303      	str	r3, [sp, #12]
 8011874:	b342      	cbz	r2, 80118c8 <__hexnan+0x88>
 8011876:	4610      	mov	r0, r2
 8011878:	9105      	str	r1, [sp, #20]
 801187a:	9204      	str	r2, [sp, #16]
 801187c:	f7ff fd94 	bl	80113a8 <__hexdig_fun>
 8011880:	2800      	cmp	r0, #0
 8011882:	d151      	bne.n	8011928 <__hexnan+0xe8>
 8011884:	9a04      	ldr	r2, [sp, #16]
 8011886:	9905      	ldr	r1, [sp, #20]
 8011888:	2a20      	cmp	r2, #32
 801188a:	d818      	bhi.n	80118be <__hexnan+0x7e>
 801188c:	9b02      	ldr	r3, [sp, #8]
 801188e:	459b      	cmp	fp, r3
 8011890:	dd13      	ble.n	80118ba <__hexnan+0x7a>
 8011892:	454c      	cmp	r4, r9
 8011894:	d206      	bcs.n	80118a4 <__hexnan+0x64>
 8011896:	2d07      	cmp	r5, #7
 8011898:	dc04      	bgt.n	80118a4 <__hexnan+0x64>
 801189a:	462a      	mov	r2, r5
 801189c:	4649      	mov	r1, r9
 801189e:	4620      	mov	r0, r4
 80118a0:	f7ff ffa8 	bl	80117f4 <L_shift>
 80118a4:	4544      	cmp	r4, r8
 80118a6:	d952      	bls.n	801194e <__hexnan+0x10e>
 80118a8:	2300      	movs	r3, #0
 80118aa:	f1a4 0904 	sub.w	r9, r4, #4
 80118ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80118b2:	f8cd b008 	str.w	fp, [sp, #8]
 80118b6:	464c      	mov	r4, r9
 80118b8:	461d      	mov	r5, r3
 80118ba:	9903      	ldr	r1, [sp, #12]
 80118bc:	e7d7      	b.n	801186e <__hexnan+0x2e>
 80118be:	2a29      	cmp	r2, #41	@ 0x29
 80118c0:	d157      	bne.n	8011972 <__hexnan+0x132>
 80118c2:	3102      	adds	r1, #2
 80118c4:	f8ca 1000 	str.w	r1, [sl]
 80118c8:	f1bb 0f00 	cmp.w	fp, #0
 80118cc:	d051      	beq.n	8011972 <__hexnan+0x132>
 80118ce:	454c      	cmp	r4, r9
 80118d0:	d206      	bcs.n	80118e0 <__hexnan+0xa0>
 80118d2:	2d07      	cmp	r5, #7
 80118d4:	dc04      	bgt.n	80118e0 <__hexnan+0xa0>
 80118d6:	462a      	mov	r2, r5
 80118d8:	4649      	mov	r1, r9
 80118da:	4620      	mov	r0, r4
 80118dc:	f7ff ff8a 	bl	80117f4 <L_shift>
 80118e0:	4544      	cmp	r4, r8
 80118e2:	d936      	bls.n	8011952 <__hexnan+0x112>
 80118e4:	f1a8 0204 	sub.w	r2, r8, #4
 80118e8:	4623      	mov	r3, r4
 80118ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80118ee:	f842 1f04 	str.w	r1, [r2, #4]!
 80118f2:	429f      	cmp	r7, r3
 80118f4:	d2f9      	bcs.n	80118ea <__hexnan+0xaa>
 80118f6:	1b3b      	subs	r3, r7, r4
 80118f8:	f023 0303 	bic.w	r3, r3, #3
 80118fc:	3304      	adds	r3, #4
 80118fe:	3401      	adds	r4, #1
 8011900:	3e03      	subs	r6, #3
 8011902:	42b4      	cmp	r4, r6
 8011904:	bf88      	it	hi
 8011906:	2304      	movhi	r3, #4
 8011908:	4443      	add	r3, r8
 801190a:	2200      	movs	r2, #0
 801190c:	f843 2b04 	str.w	r2, [r3], #4
 8011910:	429f      	cmp	r7, r3
 8011912:	d2fb      	bcs.n	801190c <__hexnan+0xcc>
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	b91b      	cbnz	r3, 8011920 <__hexnan+0xe0>
 8011918:	4547      	cmp	r7, r8
 801191a:	d128      	bne.n	801196e <__hexnan+0x12e>
 801191c:	2301      	movs	r3, #1
 801191e:	603b      	str	r3, [r7, #0]
 8011920:	2005      	movs	r0, #5
 8011922:	b007      	add	sp, #28
 8011924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011928:	3501      	adds	r5, #1
 801192a:	2d08      	cmp	r5, #8
 801192c:	f10b 0b01 	add.w	fp, fp, #1
 8011930:	dd06      	ble.n	8011940 <__hexnan+0x100>
 8011932:	4544      	cmp	r4, r8
 8011934:	d9c1      	bls.n	80118ba <__hexnan+0x7a>
 8011936:	2300      	movs	r3, #0
 8011938:	f844 3c04 	str.w	r3, [r4, #-4]
 801193c:	2501      	movs	r5, #1
 801193e:	3c04      	subs	r4, #4
 8011940:	6822      	ldr	r2, [r4, #0]
 8011942:	f000 000f 	and.w	r0, r0, #15
 8011946:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801194a:	6020      	str	r0, [r4, #0]
 801194c:	e7b5      	b.n	80118ba <__hexnan+0x7a>
 801194e:	2508      	movs	r5, #8
 8011950:	e7b3      	b.n	80118ba <__hexnan+0x7a>
 8011952:	9b01      	ldr	r3, [sp, #4]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d0dd      	beq.n	8011914 <__hexnan+0xd4>
 8011958:	f1c3 0320 	rsb	r3, r3, #32
 801195c:	f04f 32ff 	mov.w	r2, #4294967295
 8011960:	40da      	lsrs	r2, r3
 8011962:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011966:	4013      	ands	r3, r2
 8011968:	f846 3c04 	str.w	r3, [r6, #-4]
 801196c:	e7d2      	b.n	8011914 <__hexnan+0xd4>
 801196e:	3f04      	subs	r7, #4
 8011970:	e7d0      	b.n	8011914 <__hexnan+0xd4>
 8011972:	2004      	movs	r0, #4
 8011974:	e7d5      	b.n	8011922 <__hexnan+0xe2>

08011976 <__ascii_mbtowc>:
 8011976:	b082      	sub	sp, #8
 8011978:	b901      	cbnz	r1, 801197c <__ascii_mbtowc+0x6>
 801197a:	a901      	add	r1, sp, #4
 801197c:	b142      	cbz	r2, 8011990 <__ascii_mbtowc+0x1a>
 801197e:	b14b      	cbz	r3, 8011994 <__ascii_mbtowc+0x1e>
 8011980:	7813      	ldrb	r3, [r2, #0]
 8011982:	600b      	str	r3, [r1, #0]
 8011984:	7812      	ldrb	r2, [r2, #0]
 8011986:	1e10      	subs	r0, r2, #0
 8011988:	bf18      	it	ne
 801198a:	2001      	movne	r0, #1
 801198c:	b002      	add	sp, #8
 801198e:	4770      	bx	lr
 8011990:	4610      	mov	r0, r2
 8011992:	e7fb      	b.n	801198c <__ascii_mbtowc+0x16>
 8011994:	f06f 0001 	mvn.w	r0, #1
 8011998:	e7f8      	b.n	801198c <__ascii_mbtowc+0x16>

0801199a <_realloc_r>:
 801199a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801199e:	4607      	mov	r7, r0
 80119a0:	4614      	mov	r4, r2
 80119a2:	460d      	mov	r5, r1
 80119a4:	b921      	cbnz	r1, 80119b0 <_realloc_r+0x16>
 80119a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119aa:	4611      	mov	r1, r2
 80119ac:	f7fb bf58 	b.w	800d860 <_malloc_r>
 80119b0:	b92a      	cbnz	r2, 80119be <_realloc_r+0x24>
 80119b2:	f7fd ff69 	bl	800f888 <_free_r>
 80119b6:	4625      	mov	r5, r4
 80119b8:	4628      	mov	r0, r5
 80119ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119be:	f000 f840 	bl	8011a42 <_malloc_usable_size_r>
 80119c2:	4284      	cmp	r4, r0
 80119c4:	4606      	mov	r6, r0
 80119c6:	d802      	bhi.n	80119ce <_realloc_r+0x34>
 80119c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119cc:	d8f4      	bhi.n	80119b8 <_realloc_r+0x1e>
 80119ce:	4621      	mov	r1, r4
 80119d0:	4638      	mov	r0, r7
 80119d2:	f7fb ff45 	bl	800d860 <_malloc_r>
 80119d6:	4680      	mov	r8, r0
 80119d8:	b908      	cbnz	r0, 80119de <_realloc_r+0x44>
 80119da:	4645      	mov	r5, r8
 80119dc:	e7ec      	b.n	80119b8 <_realloc_r+0x1e>
 80119de:	42b4      	cmp	r4, r6
 80119e0:	4622      	mov	r2, r4
 80119e2:	4629      	mov	r1, r5
 80119e4:	bf28      	it	cs
 80119e6:	4632      	movcs	r2, r6
 80119e8:	f7fd f8df 	bl	800ebaa <memcpy>
 80119ec:	4629      	mov	r1, r5
 80119ee:	4638      	mov	r0, r7
 80119f0:	f7fd ff4a 	bl	800f888 <_free_r>
 80119f4:	e7f1      	b.n	80119da <_realloc_r+0x40>

080119f6 <__ascii_wctomb>:
 80119f6:	4603      	mov	r3, r0
 80119f8:	4608      	mov	r0, r1
 80119fa:	b141      	cbz	r1, 8011a0e <__ascii_wctomb+0x18>
 80119fc:	2aff      	cmp	r2, #255	@ 0xff
 80119fe:	d904      	bls.n	8011a0a <__ascii_wctomb+0x14>
 8011a00:	228a      	movs	r2, #138	@ 0x8a
 8011a02:	601a      	str	r2, [r3, #0]
 8011a04:	f04f 30ff 	mov.w	r0, #4294967295
 8011a08:	4770      	bx	lr
 8011a0a:	700a      	strb	r2, [r1, #0]
 8011a0c:	2001      	movs	r0, #1
 8011a0e:	4770      	bx	lr

08011a10 <fiprintf>:
 8011a10:	b40e      	push	{r1, r2, r3}
 8011a12:	b503      	push	{r0, r1, lr}
 8011a14:	4601      	mov	r1, r0
 8011a16:	ab03      	add	r3, sp, #12
 8011a18:	4805      	ldr	r0, [pc, #20]	@ (8011a30 <fiprintf+0x20>)
 8011a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a1e:	6800      	ldr	r0, [r0, #0]
 8011a20:	9301      	str	r3, [sp, #4]
 8011a22:	f000 f83f 	bl	8011aa4 <_vfiprintf_r>
 8011a26:	b002      	add	sp, #8
 8011a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a2c:	b003      	add	sp, #12
 8011a2e:	4770      	bx	lr
 8011a30:	20000060 	.word	0x20000060

08011a34 <abort>:
 8011a34:	b508      	push	{r3, lr}
 8011a36:	2006      	movs	r0, #6
 8011a38:	f000 fa08 	bl	8011e4c <raise>
 8011a3c:	2001      	movs	r0, #1
 8011a3e:	f7f0 fdeb 	bl	8002618 <_exit>

08011a42 <_malloc_usable_size_r>:
 8011a42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a46:	1f18      	subs	r0, r3, #4
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	bfbc      	itt	lt
 8011a4c:	580b      	ldrlt	r3, [r1, r0]
 8011a4e:	18c0      	addlt	r0, r0, r3
 8011a50:	4770      	bx	lr

08011a52 <__sfputc_r>:
 8011a52:	6893      	ldr	r3, [r2, #8]
 8011a54:	3b01      	subs	r3, #1
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	b410      	push	{r4}
 8011a5a:	6093      	str	r3, [r2, #8]
 8011a5c:	da08      	bge.n	8011a70 <__sfputc_r+0x1e>
 8011a5e:	6994      	ldr	r4, [r2, #24]
 8011a60:	42a3      	cmp	r3, r4
 8011a62:	db01      	blt.n	8011a68 <__sfputc_r+0x16>
 8011a64:	290a      	cmp	r1, #10
 8011a66:	d103      	bne.n	8011a70 <__sfputc_r+0x1e>
 8011a68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a6c:	f000 b932 	b.w	8011cd4 <__swbuf_r>
 8011a70:	6813      	ldr	r3, [r2, #0]
 8011a72:	1c58      	adds	r0, r3, #1
 8011a74:	6010      	str	r0, [r2, #0]
 8011a76:	7019      	strb	r1, [r3, #0]
 8011a78:	4608      	mov	r0, r1
 8011a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a7e:	4770      	bx	lr

08011a80 <__sfputs_r>:
 8011a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a82:	4606      	mov	r6, r0
 8011a84:	460f      	mov	r7, r1
 8011a86:	4614      	mov	r4, r2
 8011a88:	18d5      	adds	r5, r2, r3
 8011a8a:	42ac      	cmp	r4, r5
 8011a8c:	d101      	bne.n	8011a92 <__sfputs_r+0x12>
 8011a8e:	2000      	movs	r0, #0
 8011a90:	e007      	b.n	8011aa2 <__sfputs_r+0x22>
 8011a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a96:	463a      	mov	r2, r7
 8011a98:	4630      	mov	r0, r6
 8011a9a:	f7ff ffda 	bl	8011a52 <__sfputc_r>
 8011a9e:	1c43      	adds	r3, r0, #1
 8011aa0:	d1f3      	bne.n	8011a8a <__sfputs_r+0xa>
 8011aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011aa4 <_vfiprintf_r>:
 8011aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aa8:	460d      	mov	r5, r1
 8011aaa:	b09d      	sub	sp, #116	@ 0x74
 8011aac:	4614      	mov	r4, r2
 8011aae:	4698      	mov	r8, r3
 8011ab0:	4606      	mov	r6, r0
 8011ab2:	b118      	cbz	r0, 8011abc <_vfiprintf_r+0x18>
 8011ab4:	6a03      	ldr	r3, [r0, #32]
 8011ab6:	b90b      	cbnz	r3, 8011abc <_vfiprintf_r+0x18>
 8011ab8:	f7fc fed4 	bl	800e864 <__sinit>
 8011abc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011abe:	07d9      	lsls	r1, r3, #31
 8011ac0:	d405      	bmi.n	8011ace <_vfiprintf_r+0x2a>
 8011ac2:	89ab      	ldrh	r3, [r5, #12]
 8011ac4:	059a      	lsls	r2, r3, #22
 8011ac6:	d402      	bmi.n	8011ace <_vfiprintf_r+0x2a>
 8011ac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011aca:	f7fd f86c 	bl	800eba6 <__retarget_lock_acquire_recursive>
 8011ace:	89ab      	ldrh	r3, [r5, #12]
 8011ad0:	071b      	lsls	r3, r3, #28
 8011ad2:	d501      	bpl.n	8011ad8 <_vfiprintf_r+0x34>
 8011ad4:	692b      	ldr	r3, [r5, #16]
 8011ad6:	b99b      	cbnz	r3, 8011b00 <_vfiprintf_r+0x5c>
 8011ad8:	4629      	mov	r1, r5
 8011ada:	4630      	mov	r0, r6
 8011adc:	f000 f938 	bl	8011d50 <__swsetup_r>
 8011ae0:	b170      	cbz	r0, 8011b00 <_vfiprintf_r+0x5c>
 8011ae2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ae4:	07dc      	lsls	r4, r3, #31
 8011ae6:	d504      	bpl.n	8011af2 <_vfiprintf_r+0x4e>
 8011ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8011aec:	b01d      	add	sp, #116	@ 0x74
 8011aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011af2:	89ab      	ldrh	r3, [r5, #12]
 8011af4:	0598      	lsls	r0, r3, #22
 8011af6:	d4f7      	bmi.n	8011ae8 <_vfiprintf_r+0x44>
 8011af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011afa:	f7fd f855 	bl	800eba8 <__retarget_lock_release_recursive>
 8011afe:	e7f3      	b.n	8011ae8 <_vfiprintf_r+0x44>
 8011b00:	2300      	movs	r3, #0
 8011b02:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b04:	2320      	movs	r3, #32
 8011b06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b0e:	2330      	movs	r3, #48	@ 0x30
 8011b10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011cc0 <_vfiprintf_r+0x21c>
 8011b14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011b18:	f04f 0901 	mov.w	r9, #1
 8011b1c:	4623      	mov	r3, r4
 8011b1e:	469a      	mov	sl, r3
 8011b20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b24:	b10a      	cbz	r2, 8011b2a <_vfiprintf_r+0x86>
 8011b26:	2a25      	cmp	r2, #37	@ 0x25
 8011b28:	d1f9      	bne.n	8011b1e <_vfiprintf_r+0x7a>
 8011b2a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b2e:	d00b      	beq.n	8011b48 <_vfiprintf_r+0xa4>
 8011b30:	465b      	mov	r3, fp
 8011b32:	4622      	mov	r2, r4
 8011b34:	4629      	mov	r1, r5
 8011b36:	4630      	mov	r0, r6
 8011b38:	f7ff ffa2 	bl	8011a80 <__sfputs_r>
 8011b3c:	3001      	adds	r0, #1
 8011b3e:	f000 80a7 	beq.w	8011c90 <_vfiprintf_r+0x1ec>
 8011b42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b44:	445a      	add	r2, fp
 8011b46:	9209      	str	r2, [sp, #36]	@ 0x24
 8011b48:	f89a 3000 	ldrb.w	r3, [sl]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	f000 809f 	beq.w	8011c90 <_vfiprintf_r+0x1ec>
 8011b52:	2300      	movs	r3, #0
 8011b54:	f04f 32ff 	mov.w	r2, #4294967295
 8011b58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b5c:	f10a 0a01 	add.w	sl, sl, #1
 8011b60:	9304      	str	r3, [sp, #16]
 8011b62:	9307      	str	r3, [sp, #28]
 8011b64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b68:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b6a:	4654      	mov	r4, sl
 8011b6c:	2205      	movs	r2, #5
 8011b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b72:	4853      	ldr	r0, [pc, #332]	@ (8011cc0 <_vfiprintf_r+0x21c>)
 8011b74:	f7ee fb3c 	bl	80001f0 <memchr>
 8011b78:	9a04      	ldr	r2, [sp, #16]
 8011b7a:	b9d8      	cbnz	r0, 8011bb4 <_vfiprintf_r+0x110>
 8011b7c:	06d1      	lsls	r1, r2, #27
 8011b7e:	bf44      	itt	mi
 8011b80:	2320      	movmi	r3, #32
 8011b82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b86:	0713      	lsls	r3, r2, #28
 8011b88:	bf44      	itt	mi
 8011b8a:	232b      	movmi	r3, #43	@ 0x2b
 8011b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b90:	f89a 3000 	ldrb.w	r3, [sl]
 8011b94:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b96:	d015      	beq.n	8011bc4 <_vfiprintf_r+0x120>
 8011b98:	9a07      	ldr	r2, [sp, #28]
 8011b9a:	4654      	mov	r4, sl
 8011b9c:	2000      	movs	r0, #0
 8011b9e:	f04f 0c0a 	mov.w	ip, #10
 8011ba2:	4621      	mov	r1, r4
 8011ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ba8:	3b30      	subs	r3, #48	@ 0x30
 8011baa:	2b09      	cmp	r3, #9
 8011bac:	d94b      	bls.n	8011c46 <_vfiprintf_r+0x1a2>
 8011bae:	b1b0      	cbz	r0, 8011bde <_vfiprintf_r+0x13a>
 8011bb0:	9207      	str	r2, [sp, #28]
 8011bb2:	e014      	b.n	8011bde <_vfiprintf_r+0x13a>
 8011bb4:	eba0 0308 	sub.w	r3, r0, r8
 8011bb8:	fa09 f303 	lsl.w	r3, r9, r3
 8011bbc:	4313      	orrs	r3, r2
 8011bbe:	9304      	str	r3, [sp, #16]
 8011bc0:	46a2      	mov	sl, r4
 8011bc2:	e7d2      	b.n	8011b6a <_vfiprintf_r+0xc6>
 8011bc4:	9b03      	ldr	r3, [sp, #12]
 8011bc6:	1d19      	adds	r1, r3, #4
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	9103      	str	r1, [sp, #12]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	bfbb      	ittet	lt
 8011bd0:	425b      	neglt	r3, r3
 8011bd2:	f042 0202 	orrlt.w	r2, r2, #2
 8011bd6:	9307      	strge	r3, [sp, #28]
 8011bd8:	9307      	strlt	r3, [sp, #28]
 8011bda:	bfb8      	it	lt
 8011bdc:	9204      	strlt	r2, [sp, #16]
 8011bde:	7823      	ldrb	r3, [r4, #0]
 8011be0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011be2:	d10a      	bne.n	8011bfa <_vfiprintf_r+0x156>
 8011be4:	7863      	ldrb	r3, [r4, #1]
 8011be6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011be8:	d132      	bne.n	8011c50 <_vfiprintf_r+0x1ac>
 8011bea:	9b03      	ldr	r3, [sp, #12]
 8011bec:	1d1a      	adds	r2, r3, #4
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	9203      	str	r2, [sp, #12]
 8011bf2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011bf6:	3402      	adds	r4, #2
 8011bf8:	9305      	str	r3, [sp, #20]
 8011bfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011cd0 <_vfiprintf_r+0x22c>
 8011bfe:	7821      	ldrb	r1, [r4, #0]
 8011c00:	2203      	movs	r2, #3
 8011c02:	4650      	mov	r0, sl
 8011c04:	f7ee faf4 	bl	80001f0 <memchr>
 8011c08:	b138      	cbz	r0, 8011c1a <_vfiprintf_r+0x176>
 8011c0a:	9b04      	ldr	r3, [sp, #16]
 8011c0c:	eba0 000a 	sub.w	r0, r0, sl
 8011c10:	2240      	movs	r2, #64	@ 0x40
 8011c12:	4082      	lsls	r2, r0
 8011c14:	4313      	orrs	r3, r2
 8011c16:	3401      	adds	r4, #1
 8011c18:	9304      	str	r3, [sp, #16]
 8011c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c1e:	4829      	ldr	r0, [pc, #164]	@ (8011cc4 <_vfiprintf_r+0x220>)
 8011c20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011c24:	2206      	movs	r2, #6
 8011c26:	f7ee fae3 	bl	80001f0 <memchr>
 8011c2a:	2800      	cmp	r0, #0
 8011c2c:	d03f      	beq.n	8011cae <_vfiprintf_r+0x20a>
 8011c2e:	4b26      	ldr	r3, [pc, #152]	@ (8011cc8 <_vfiprintf_r+0x224>)
 8011c30:	bb1b      	cbnz	r3, 8011c7a <_vfiprintf_r+0x1d6>
 8011c32:	9b03      	ldr	r3, [sp, #12]
 8011c34:	3307      	adds	r3, #7
 8011c36:	f023 0307 	bic.w	r3, r3, #7
 8011c3a:	3308      	adds	r3, #8
 8011c3c:	9303      	str	r3, [sp, #12]
 8011c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c40:	443b      	add	r3, r7
 8011c42:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c44:	e76a      	b.n	8011b1c <_vfiprintf_r+0x78>
 8011c46:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c4a:	460c      	mov	r4, r1
 8011c4c:	2001      	movs	r0, #1
 8011c4e:	e7a8      	b.n	8011ba2 <_vfiprintf_r+0xfe>
 8011c50:	2300      	movs	r3, #0
 8011c52:	3401      	adds	r4, #1
 8011c54:	9305      	str	r3, [sp, #20]
 8011c56:	4619      	mov	r1, r3
 8011c58:	f04f 0c0a 	mov.w	ip, #10
 8011c5c:	4620      	mov	r0, r4
 8011c5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c62:	3a30      	subs	r2, #48	@ 0x30
 8011c64:	2a09      	cmp	r2, #9
 8011c66:	d903      	bls.n	8011c70 <_vfiprintf_r+0x1cc>
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d0c6      	beq.n	8011bfa <_vfiprintf_r+0x156>
 8011c6c:	9105      	str	r1, [sp, #20]
 8011c6e:	e7c4      	b.n	8011bfa <_vfiprintf_r+0x156>
 8011c70:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c74:	4604      	mov	r4, r0
 8011c76:	2301      	movs	r3, #1
 8011c78:	e7f0      	b.n	8011c5c <_vfiprintf_r+0x1b8>
 8011c7a:	ab03      	add	r3, sp, #12
 8011c7c:	9300      	str	r3, [sp, #0]
 8011c7e:	462a      	mov	r2, r5
 8011c80:	4b12      	ldr	r3, [pc, #72]	@ (8011ccc <_vfiprintf_r+0x228>)
 8011c82:	a904      	add	r1, sp, #16
 8011c84:	4630      	mov	r0, r6
 8011c86:	f7fb ff9d 	bl	800dbc4 <_printf_float>
 8011c8a:	4607      	mov	r7, r0
 8011c8c:	1c78      	adds	r0, r7, #1
 8011c8e:	d1d6      	bne.n	8011c3e <_vfiprintf_r+0x19a>
 8011c90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c92:	07d9      	lsls	r1, r3, #31
 8011c94:	d405      	bmi.n	8011ca2 <_vfiprintf_r+0x1fe>
 8011c96:	89ab      	ldrh	r3, [r5, #12]
 8011c98:	059a      	lsls	r2, r3, #22
 8011c9a:	d402      	bmi.n	8011ca2 <_vfiprintf_r+0x1fe>
 8011c9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c9e:	f7fc ff83 	bl	800eba8 <__retarget_lock_release_recursive>
 8011ca2:	89ab      	ldrh	r3, [r5, #12]
 8011ca4:	065b      	lsls	r3, r3, #25
 8011ca6:	f53f af1f 	bmi.w	8011ae8 <_vfiprintf_r+0x44>
 8011caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011cac:	e71e      	b.n	8011aec <_vfiprintf_r+0x48>
 8011cae:	ab03      	add	r3, sp, #12
 8011cb0:	9300      	str	r3, [sp, #0]
 8011cb2:	462a      	mov	r2, r5
 8011cb4:	4b05      	ldr	r3, [pc, #20]	@ (8011ccc <_vfiprintf_r+0x228>)
 8011cb6:	a904      	add	r1, sp, #16
 8011cb8:	4630      	mov	r0, r6
 8011cba:	f7fc fa1b 	bl	800e0f4 <_printf_i>
 8011cbe:	e7e4      	b.n	8011c8a <_vfiprintf_r+0x1e6>
 8011cc0:	0803cf06 	.word	0x0803cf06
 8011cc4:	0803cf10 	.word	0x0803cf10
 8011cc8:	0800dbc5 	.word	0x0800dbc5
 8011ccc:	08011a81 	.word	0x08011a81
 8011cd0:	0803cf0c 	.word	0x0803cf0c

08011cd4 <__swbuf_r>:
 8011cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd6:	460e      	mov	r6, r1
 8011cd8:	4614      	mov	r4, r2
 8011cda:	4605      	mov	r5, r0
 8011cdc:	b118      	cbz	r0, 8011ce6 <__swbuf_r+0x12>
 8011cde:	6a03      	ldr	r3, [r0, #32]
 8011ce0:	b90b      	cbnz	r3, 8011ce6 <__swbuf_r+0x12>
 8011ce2:	f7fc fdbf 	bl	800e864 <__sinit>
 8011ce6:	69a3      	ldr	r3, [r4, #24]
 8011ce8:	60a3      	str	r3, [r4, #8]
 8011cea:	89a3      	ldrh	r3, [r4, #12]
 8011cec:	071a      	lsls	r2, r3, #28
 8011cee:	d501      	bpl.n	8011cf4 <__swbuf_r+0x20>
 8011cf0:	6923      	ldr	r3, [r4, #16]
 8011cf2:	b943      	cbnz	r3, 8011d06 <__swbuf_r+0x32>
 8011cf4:	4621      	mov	r1, r4
 8011cf6:	4628      	mov	r0, r5
 8011cf8:	f000 f82a 	bl	8011d50 <__swsetup_r>
 8011cfc:	b118      	cbz	r0, 8011d06 <__swbuf_r+0x32>
 8011cfe:	f04f 37ff 	mov.w	r7, #4294967295
 8011d02:	4638      	mov	r0, r7
 8011d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d06:	6823      	ldr	r3, [r4, #0]
 8011d08:	6922      	ldr	r2, [r4, #16]
 8011d0a:	1a98      	subs	r0, r3, r2
 8011d0c:	6963      	ldr	r3, [r4, #20]
 8011d0e:	b2f6      	uxtb	r6, r6
 8011d10:	4283      	cmp	r3, r0
 8011d12:	4637      	mov	r7, r6
 8011d14:	dc05      	bgt.n	8011d22 <__swbuf_r+0x4e>
 8011d16:	4621      	mov	r1, r4
 8011d18:	4628      	mov	r0, r5
 8011d1a:	f7ff fa8f 	bl	801123c <_fflush_r>
 8011d1e:	2800      	cmp	r0, #0
 8011d20:	d1ed      	bne.n	8011cfe <__swbuf_r+0x2a>
 8011d22:	68a3      	ldr	r3, [r4, #8]
 8011d24:	3b01      	subs	r3, #1
 8011d26:	60a3      	str	r3, [r4, #8]
 8011d28:	6823      	ldr	r3, [r4, #0]
 8011d2a:	1c5a      	adds	r2, r3, #1
 8011d2c:	6022      	str	r2, [r4, #0]
 8011d2e:	701e      	strb	r6, [r3, #0]
 8011d30:	6962      	ldr	r2, [r4, #20]
 8011d32:	1c43      	adds	r3, r0, #1
 8011d34:	429a      	cmp	r2, r3
 8011d36:	d004      	beq.n	8011d42 <__swbuf_r+0x6e>
 8011d38:	89a3      	ldrh	r3, [r4, #12]
 8011d3a:	07db      	lsls	r3, r3, #31
 8011d3c:	d5e1      	bpl.n	8011d02 <__swbuf_r+0x2e>
 8011d3e:	2e0a      	cmp	r6, #10
 8011d40:	d1df      	bne.n	8011d02 <__swbuf_r+0x2e>
 8011d42:	4621      	mov	r1, r4
 8011d44:	4628      	mov	r0, r5
 8011d46:	f7ff fa79 	bl	801123c <_fflush_r>
 8011d4a:	2800      	cmp	r0, #0
 8011d4c:	d0d9      	beq.n	8011d02 <__swbuf_r+0x2e>
 8011d4e:	e7d6      	b.n	8011cfe <__swbuf_r+0x2a>

08011d50 <__swsetup_r>:
 8011d50:	b538      	push	{r3, r4, r5, lr}
 8011d52:	4b29      	ldr	r3, [pc, #164]	@ (8011df8 <__swsetup_r+0xa8>)
 8011d54:	4605      	mov	r5, r0
 8011d56:	6818      	ldr	r0, [r3, #0]
 8011d58:	460c      	mov	r4, r1
 8011d5a:	b118      	cbz	r0, 8011d64 <__swsetup_r+0x14>
 8011d5c:	6a03      	ldr	r3, [r0, #32]
 8011d5e:	b90b      	cbnz	r3, 8011d64 <__swsetup_r+0x14>
 8011d60:	f7fc fd80 	bl	800e864 <__sinit>
 8011d64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d68:	0719      	lsls	r1, r3, #28
 8011d6a:	d422      	bmi.n	8011db2 <__swsetup_r+0x62>
 8011d6c:	06da      	lsls	r2, r3, #27
 8011d6e:	d407      	bmi.n	8011d80 <__swsetup_r+0x30>
 8011d70:	2209      	movs	r2, #9
 8011d72:	602a      	str	r2, [r5, #0]
 8011d74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d78:	81a3      	strh	r3, [r4, #12]
 8011d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d7e:	e033      	b.n	8011de8 <__swsetup_r+0x98>
 8011d80:	0758      	lsls	r0, r3, #29
 8011d82:	d512      	bpl.n	8011daa <__swsetup_r+0x5a>
 8011d84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d86:	b141      	cbz	r1, 8011d9a <__swsetup_r+0x4a>
 8011d88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d8c:	4299      	cmp	r1, r3
 8011d8e:	d002      	beq.n	8011d96 <__swsetup_r+0x46>
 8011d90:	4628      	mov	r0, r5
 8011d92:	f7fd fd79 	bl	800f888 <_free_r>
 8011d96:	2300      	movs	r3, #0
 8011d98:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d9a:	89a3      	ldrh	r3, [r4, #12]
 8011d9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011da0:	81a3      	strh	r3, [r4, #12]
 8011da2:	2300      	movs	r3, #0
 8011da4:	6063      	str	r3, [r4, #4]
 8011da6:	6923      	ldr	r3, [r4, #16]
 8011da8:	6023      	str	r3, [r4, #0]
 8011daa:	89a3      	ldrh	r3, [r4, #12]
 8011dac:	f043 0308 	orr.w	r3, r3, #8
 8011db0:	81a3      	strh	r3, [r4, #12]
 8011db2:	6923      	ldr	r3, [r4, #16]
 8011db4:	b94b      	cbnz	r3, 8011dca <__swsetup_r+0x7a>
 8011db6:	89a3      	ldrh	r3, [r4, #12]
 8011db8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011dc0:	d003      	beq.n	8011dca <__swsetup_r+0x7a>
 8011dc2:	4621      	mov	r1, r4
 8011dc4:	4628      	mov	r0, r5
 8011dc6:	f000 f883 	bl	8011ed0 <__smakebuf_r>
 8011dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dce:	f013 0201 	ands.w	r2, r3, #1
 8011dd2:	d00a      	beq.n	8011dea <__swsetup_r+0x9a>
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	60a2      	str	r2, [r4, #8]
 8011dd8:	6962      	ldr	r2, [r4, #20]
 8011dda:	4252      	negs	r2, r2
 8011ddc:	61a2      	str	r2, [r4, #24]
 8011dde:	6922      	ldr	r2, [r4, #16]
 8011de0:	b942      	cbnz	r2, 8011df4 <__swsetup_r+0xa4>
 8011de2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011de6:	d1c5      	bne.n	8011d74 <__swsetup_r+0x24>
 8011de8:	bd38      	pop	{r3, r4, r5, pc}
 8011dea:	0799      	lsls	r1, r3, #30
 8011dec:	bf58      	it	pl
 8011dee:	6962      	ldrpl	r2, [r4, #20]
 8011df0:	60a2      	str	r2, [r4, #8]
 8011df2:	e7f4      	b.n	8011dde <__swsetup_r+0x8e>
 8011df4:	2000      	movs	r0, #0
 8011df6:	e7f7      	b.n	8011de8 <__swsetup_r+0x98>
 8011df8:	20000060 	.word	0x20000060

08011dfc <_raise_r>:
 8011dfc:	291f      	cmp	r1, #31
 8011dfe:	b538      	push	{r3, r4, r5, lr}
 8011e00:	4605      	mov	r5, r0
 8011e02:	460c      	mov	r4, r1
 8011e04:	d904      	bls.n	8011e10 <_raise_r+0x14>
 8011e06:	2316      	movs	r3, #22
 8011e08:	6003      	str	r3, [r0, #0]
 8011e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e0e:	bd38      	pop	{r3, r4, r5, pc}
 8011e10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e12:	b112      	cbz	r2, 8011e1a <_raise_r+0x1e>
 8011e14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e18:	b94b      	cbnz	r3, 8011e2e <_raise_r+0x32>
 8011e1a:	4628      	mov	r0, r5
 8011e1c:	f000 f830 	bl	8011e80 <_getpid_r>
 8011e20:	4622      	mov	r2, r4
 8011e22:	4601      	mov	r1, r0
 8011e24:	4628      	mov	r0, r5
 8011e26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e2a:	f000 b817 	b.w	8011e5c <_kill_r>
 8011e2e:	2b01      	cmp	r3, #1
 8011e30:	d00a      	beq.n	8011e48 <_raise_r+0x4c>
 8011e32:	1c59      	adds	r1, r3, #1
 8011e34:	d103      	bne.n	8011e3e <_raise_r+0x42>
 8011e36:	2316      	movs	r3, #22
 8011e38:	6003      	str	r3, [r0, #0]
 8011e3a:	2001      	movs	r0, #1
 8011e3c:	e7e7      	b.n	8011e0e <_raise_r+0x12>
 8011e3e:	2100      	movs	r1, #0
 8011e40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e44:	4620      	mov	r0, r4
 8011e46:	4798      	blx	r3
 8011e48:	2000      	movs	r0, #0
 8011e4a:	e7e0      	b.n	8011e0e <_raise_r+0x12>

08011e4c <raise>:
 8011e4c:	4b02      	ldr	r3, [pc, #8]	@ (8011e58 <raise+0xc>)
 8011e4e:	4601      	mov	r1, r0
 8011e50:	6818      	ldr	r0, [r3, #0]
 8011e52:	f7ff bfd3 	b.w	8011dfc <_raise_r>
 8011e56:	bf00      	nop
 8011e58:	20000060 	.word	0x20000060

08011e5c <_kill_r>:
 8011e5c:	b538      	push	{r3, r4, r5, lr}
 8011e5e:	4d07      	ldr	r5, [pc, #28]	@ (8011e7c <_kill_r+0x20>)
 8011e60:	2300      	movs	r3, #0
 8011e62:	4604      	mov	r4, r0
 8011e64:	4608      	mov	r0, r1
 8011e66:	4611      	mov	r1, r2
 8011e68:	602b      	str	r3, [r5, #0]
 8011e6a:	f7f0 fbc5 	bl	80025f8 <_kill>
 8011e6e:	1c43      	adds	r3, r0, #1
 8011e70:	d102      	bne.n	8011e78 <_kill_r+0x1c>
 8011e72:	682b      	ldr	r3, [r5, #0]
 8011e74:	b103      	cbz	r3, 8011e78 <_kill_r+0x1c>
 8011e76:	6023      	str	r3, [r4, #0]
 8011e78:	bd38      	pop	{r3, r4, r5, pc}
 8011e7a:	bf00      	nop
 8011e7c:	20002164 	.word	0x20002164

08011e80 <_getpid_r>:
 8011e80:	f7f0 bbb2 	b.w	80025e8 <_getpid>

08011e84 <__swhatbuf_r>:
 8011e84:	b570      	push	{r4, r5, r6, lr}
 8011e86:	460c      	mov	r4, r1
 8011e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e8c:	2900      	cmp	r1, #0
 8011e8e:	b096      	sub	sp, #88	@ 0x58
 8011e90:	4615      	mov	r5, r2
 8011e92:	461e      	mov	r6, r3
 8011e94:	da0d      	bge.n	8011eb2 <__swhatbuf_r+0x2e>
 8011e96:	89a3      	ldrh	r3, [r4, #12]
 8011e98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011e9c:	f04f 0100 	mov.w	r1, #0
 8011ea0:	bf14      	ite	ne
 8011ea2:	2340      	movne	r3, #64	@ 0x40
 8011ea4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011ea8:	2000      	movs	r0, #0
 8011eaa:	6031      	str	r1, [r6, #0]
 8011eac:	602b      	str	r3, [r5, #0]
 8011eae:	b016      	add	sp, #88	@ 0x58
 8011eb0:	bd70      	pop	{r4, r5, r6, pc}
 8011eb2:	466a      	mov	r2, sp
 8011eb4:	f000 f848 	bl	8011f48 <_fstat_r>
 8011eb8:	2800      	cmp	r0, #0
 8011eba:	dbec      	blt.n	8011e96 <__swhatbuf_r+0x12>
 8011ebc:	9901      	ldr	r1, [sp, #4]
 8011ebe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ec2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011ec6:	4259      	negs	r1, r3
 8011ec8:	4159      	adcs	r1, r3
 8011eca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ece:	e7eb      	b.n	8011ea8 <__swhatbuf_r+0x24>

08011ed0 <__smakebuf_r>:
 8011ed0:	898b      	ldrh	r3, [r1, #12]
 8011ed2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ed4:	079d      	lsls	r5, r3, #30
 8011ed6:	4606      	mov	r6, r0
 8011ed8:	460c      	mov	r4, r1
 8011eda:	d507      	bpl.n	8011eec <__smakebuf_r+0x1c>
 8011edc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ee0:	6023      	str	r3, [r4, #0]
 8011ee2:	6123      	str	r3, [r4, #16]
 8011ee4:	2301      	movs	r3, #1
 8011ee6:	6163      	str	r3, [r4, #20]
 8011ee8:	b003      	add	sp, #12
 8011eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011eec:	ab01      	add	r3, sp, #4
 8011eee:	466a      	mov	r2, sp
 8011ef0:	f7ff ffc8 	bl	8011e84 <__swhatbuf_r>
 8011ef4:	9f00      	ldr	r7, [sp, #0]
 8011ef6:	4605      	mov	r5, r0
 8011ef8:	4639      	mov	r1, r7
 8011efa:	4630      	mov	r0, r6
 8011efc:	f7fb fcb0 	bl	800d860 <_malloc_r>
 8011f00:	b948      	cbnz	r0, 8011f16 <__smakebuf_r+0x46>
 8011f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f06:	059a      	lsls	r2, r3, #22
 8011f08:	d4ee      	bmi.n	8011ee8 <__smakebuf_r+0x18>
 8011f0a:	f023 0303 	bic.w	r3, r3, #3
 8011f0e:	f043 0302 	orr.w	r3, r3, #2
 8011f12:	81a3      	strh	r3, [r4, #12]
 8011f14:	e7e2      	b.n	8011edc <__smakebuf_r+0xc>
 8011f16:	89a3      	ldrh	r3, [r4, #12]
 8011f18:	6020      	str	r0, [r4, #0]
 8011f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f1e:	81a3      	strh	r3, [r4, #12]
 8011f20:	9b01      	ldr	r3, [sp, #4]
 8011f22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f26:	b15b      	cbz	r3, 8011f40 <__smakebuf_r+0x70>
 8011f28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f2c:	4630      	mov	r0, r6
 8011f2e:	f000 f81d 	bl	8011f6c <_isatty_r>
 8011f32:	b128      	cbz	r0, 8011f40 <__smakebuf_r+0x70>
 8011f34:	89a3      	ldrh	r3, [r4, #12]
 8011f36:	f023 0303 	bic.w	r3, r3, #3
 8011f3a:	f043 0301 	orr.w	r3, r3, #1
 8011f3e:	81a3      	strh	r3, [r4, #12]
 8011f40:	89a3      	ldrh	r3, [r4, #12]
 8011f42:	431d      	orrs	r5, r3
 8011f44:	81a5      	strh	r5, [r4, #12]
 8011f46:	e7cf      	b.n	8011ee8 <__smakebuf_r+0x18>

08011f48 <_fstat_r>:
 8011f48:	b538      	push	{r3, r4, r5, lr}
 8011f4a:	4d07      	ldr	r5, [pc, #28]	@ (8011f68 <_fstat_r+0x20>)
 8011f4c:	2300      	movs	r3, #0
 8011f4e:	4604      	mov	r4, r0
 8011f50:	4608      	mov	r0, r1
 8011f52:	4611      	mov	r1, r2
 8011f54:	602b      	str	r3, [r5, #0]
 8011f56:	f7f0 fb93 	bl	8002680 <_fstat>
 8011f5a:	1c43      	adds	r3, r0, #1
 8011f5c:	d102      	bne.n	8011f64 <_fstat_r+0x1c>
 8011f5e:	682b      	ldr	r3, [r5, #0]
 8011f60:	b103      	cbz	r3, 8011f64 <_fstat_r+0x1c>
 8011f62:	6023      	str	r3, [r4, #0]
 8011f64:	bd38      	pop	{r3, r4, r5, pc}
 8011f66:	bf00      	nop
 8011f68:	20002164 	.word	0x20002164

08011f6c <_isatty_r>:
 8011f6c:	b538      	push	{r3, r4, r5, lr}
 8011f6e:	4d06      	ldr	r5, [pc, #24]	@ (8011f88 <_isatty_r+0x1c>)
 8011f70:	2300      	movs	r3, #0
 8011f72:	4604      	mov	r4, r0
 8011f74:	4608      	mov	r0, r1
 8011f76:	602b      	str	r3, [r5, #0]
 8011f78:	f7f0 fb92 	bl	80026a0 <_isatty>
 8011f7c:	1c43      	adds	r3, r0, #1
 8011f7e:	d102      	bne.n	8011f86 <_isatty_r+0x1a>
 8011f80:	682b      	ldr	r3, [r5, #0]
 8011f82:	b103      	cbz	r3, 8011f86 <_isatty_r+0x1a>
 8011f84:	6023      	str	r3, [r4, #0]
 8011f86:	bd38      	pop	{r3, r4, r5, pc}
 8011f88:	20002164 	.word	0x20002164

08011f8c <_init>:
 8011f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f8e:	bf00      	nop
 8011f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f92:	bc08      	pop	{r3}
 8011f94:	469e      	mov	lr, r3
 8011f96:	4770      	bx	lr

08011f98 <_fini>:
 8011f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f9a:	bf00      	nop
 8011f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f9e:	bc08      	pop	{r3}
 8011fa0:	469e      	mov	lr, r3
 8011fa2:	4770      	bx	lr
