// Seed: 4280100952
module module_0;
  wire id_2;
  tri id_3, id_4;
  assign id_3 = 1'b0;
  assign id_3 = -1 != (-1);
  wire id_5;
  id_6(
      .id_0(id_1), .id_1(1'b0 ==? -1), .id_2(id_5), .id_3(1), .id_4(id_1)
  );
endmodule
module module_1 (
    id_1#(
        .id_2(id_1),
        .id_3(-1'b0),
        .id_4(1'b0 && id_4),
        .id_5(1),
        .id_6(id_3)
    )
);
  input wire id_1;
  wire id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
