#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  2 09:39:22 2021
# Process ID: 14452
# Current directory: D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.runs/synth_1/top.vds
# Journal file: D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/driver_7seg_4digits.vhd:38]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (4#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/new/driver_7seg_4digits.vhd:38]
INFO: [Synth 8-638] synthesizing module 'keypad_to_num' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:23]
INFO: [Synth 8-226] default block is never used [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:69]
INFO: [Synth 8-226] default block is never used [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:112]
INFO: [Synth 8-226] default block is never used [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:130]
WARNING: [Synth 8-614] signal 's_state' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'keypad_to_num' (5#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd:23]
INFO: [Synth 8-638] synthesizing module 'locker_logic' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:29]
WARNING: [Synth 8-614] signal 's_stateNUM' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:84]
WARNING: [Synth 8-614] signal 'num_i' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:136]
WARNING: [Synth 8-614] signal 's_num1_corr' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:136]
WARNING: [Synth 8-614] signal 's_num2_corr' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:136]
WARNING: [Synth 8-614] signal 's_num3_corr' is read in the process but is not in the sensitivity list [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:136]
INFO: [Synth 8-226] default block is never used [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'locker_logic' (6#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:29]
INFO: [Synth 8-638] synthesizing module 'relay_to_door' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/relay_to_door.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/relay_to_door.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'relay_to_door' (7#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/relay_to_door.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/new/top.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[3]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[0]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[1]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[2]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[3]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[4]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[5]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[6]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[7]'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io34'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io35'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io36'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io37'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io38'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io39'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io40'. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/constrs_1/new/Arty-A7-100T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1007.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1007.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'keypad_to_num'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                set_colh |                               00 |                               00
                set_col1 |                               01 |                               01
                set_col2 |                               10 |                               10
                set_col3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'keypad_to_num'
WARNING: [Synth 8-327] inferring latch for variable 'data0_o_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'data1_o_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'data2_o_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:162]
WARNING: [Synth 8-327] inferring latch for variable 'data3_o_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 's_stateLO_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:176]
WARNING: [Synth 8-327] inferring latch for variable 's_stateNUM_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 's_num1_displ_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 's_num2_displ_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 's_num3_displ_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 's_num4_displ_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 's_num2_corr_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:155]
WARNING: [Synth 8-327] inferring latch for variable 's_num3_corr_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:165]
WARNING: [Synth 8-327] inferring latch for variable 's_num4_corr_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:174]
WARNING: [Synth 8-327] inferring latch for variable 's_num1_corr_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 's_password_reset_reg' [D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 11    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1007.578 ; gain = 5.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.582 ; gain = 10.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |    16|
|4     |LUT3 |    19|
|5     |LUT4 |    28|
|6     |LUT5 |     8|
|7     |LUT6 |    17|
|8     |FDRE |    14|
|9     |LD   |    40|
|10    |LDC  |     1|
|11    |IBUF |     6|
|12    |OBUF |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1021.070 ; gain = 13.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1021.070 ; gain = 18.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1033.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  LD => LDCE: 40 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 55 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 1033.113 ; gain = 30.828
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/VUT/Digital-electronics-1/Labs/Project_FINALv2/project_final2/project_final2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  2 09:40:17 2021...
