# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OperationSelector.srcs/sources_1/new/OperationSelector.vhd" \
"../../../../OperationSelector.srcs/sim_1/new/OperationSelectorSim.vhd" \

# Do not sort compile order
nosort
