$date
	Sun Oct 23 08:09:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1018677
b1010 !
1"
#1018678
b1010 &
b1010 %
1$
#1018679
0"
#1018682
b101 &
b101 %
#1018686
b10000 &
b10000 %
#1018690
b1000 &
b1000 %
#1018694
b100 &
b100 %
#1018698
b10 &
b10 %
#1018702
b1 &
1#
b1 %
#1018706
b0 &
b0 %
0#
0$
#2030273
b11101 !
1"
#2030274
b11101 &
b11101 %
1$
#2030275
0"
#2030278
b1011000 &
b1011000 %
#2030282
b101100 &
b101100 %
#2030286
b10110 &
b10110 %
#2030290
b1011 &
b1011 %
#2030294
b100010 &
b100010 %
#2030298
b10001 &
b10001 %
#2030302
b110100 &
b110100 %
#2030306
b11010 &
b11010 %
#2030310
b1101 &
b1101 %
#2030314
b101000 &
b101000 %
#2030318
b10100 &
b10100 %
#2030322
b1010 &
b1010 %
#2030326
b101 &
b101 %
#2030330
b10000 &
b10000 %
#2030334
b1000 &
b1000 %
#2030338
b100 &
b100 %
#2030342
b10 &
b10 %
#2030346
b1 &
b1 %
1#
#2030350
b0 &
0#
b0 %
0$
#2975616
b1010 !
1"
#2975618
b1010 &
b1010 %
1$
#2975619
0"
#2975622
b101 &
b101 %
#2975626
b10000 &
b10000 %
#2975630
b1000 &
b1000 %
#2975634
b100 &
b100 %
#2975638
b10 &
b10 %
#2975642
b1 &
b1 %
1#
#2975646
b0 &
0#
b0 %
0$
#4500012
