Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/RUTA_DATOS_MULTIPLY_isim_beh.exe -prj C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/RUTA_DATOS_MULTIPLY_beh.prj work.RUTA_DATOS_MULTIPLY 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/../PROD_PARC_MULTIPLY/PROD_PARC_MULTIPLY.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/../MUDO_IZQ/MUDO_IZQ.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/../MDOR_DER/MDOR_DER.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/RUTA_DATOS_MULTIPLY.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity MUDO_IZQ [mudo_izq_default]
Compiling architecture behavioral of entity PROD_PARC_MULTIPLY [prod_parc_multiply_default]
Compiling architecture behavioral of entity MDOR_DER [mdor_der_default]
Compiling architecture behavioral of entity ruta_datos_multiply
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/RUTA_DATOS_MULTIPLY/RUTA_DATOS_MULTIPLY_isim_beh.exe
Fuse Memory Usage: 34176 KB
Fuse CPU Usage: 703 ms
