<root><simulation><result_generated_time />2023-05-12 16:13:43<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 115200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [672, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('FY', 3)], [('C', 32)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('C', 32)]], [], []]<O />[[[('FY', 3)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3)], [('C', 2), ('K', 64), ('C', 4)], []]<I />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3), ('C', 2), ('K', 64)], [('C', 4)], []]<O />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3), ('C', 2)], [('K', 64), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.33, 430.08, 1.0, 1.0], 'O': [96.0, 12, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [384, 18874368, 18874368], 'I': [480, 921600, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.75, 0.56, 0.0], 'I': [0.94, 0.03, 0.0], 'O': [0.88, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.6, 0.0], 'I': [0.94, 0.6, 0.0], 'O': [0.88, 0.6, 0.0]}<effective_mem_size_bit />{'W': [128, 9437184, 18874368], 'I': [480, 230400, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 7, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [288, 480, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 1.4, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[8670412, 161280], [115200, 115200], [115200, 0]]<O />[[(1179136, 1204224), (100352, 75264)], [(75264, 100352), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(1179136, 1204224), (100352, 75264)], [(75264, 100352), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 294912], [36864, 36864], [9216, 0]]<I />[[1083802, 20160], [1800, 1800], [450, 0]]<O />[[(147392, 150528), (12544, 9408)], [(1176, 1568), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([147392, 150528], [12544, 9408]), ([1176, 1568], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />60555264</mac_count></basic_info><energy><total_energy />255763657.4<mem_energy_breakdown><W />[801.2, 7306.0, 12274.3]<I />[371.5, 356.7, 599.3]<O />[112.0, 310.8, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />3027763.2<total />255741394.89999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5356<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.8162<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />210768<latency_cycle_without_data_loading />172032<ideal_computing_cycle />172032<data_loading><load_cycle_total />38736<load_cycle_individual />{'W': [72, 36864, 0], 'I': [450, 1800, 0]}<load_cycle_combined />{'W': 36864, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-172031], [-168630, -134904], [-172032, -172032]], 'I': [[-172031], [-1992, -666], [-172032, -172032]], 'O': [[-172032], [-26880, -27136], [-171640, -171934]]}<mem_stall_cycle_shared />{'W': [[-172031], [-168630, 0], [0, 0]], 'I': [[-172031], [-1992, 0], [0, 0]], 'O': [[-172032], [-26880, -27136], [-171640, -171934]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 18874368, 18874368], 'I': [480, 921600, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [36864, 18874368, 18874368], 'I': [230400, 921600, 921600], 'O': [3136, 200704, 200704]}<loop_cycles_each_level />{'W': [336, 172032, 172032], 'I': [43008, 172032, 172032], 'O': [672, 172032, 172032]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [6, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[4.8, 0.0], [5.4, 5.4], [5.4, 5.4]], 'O': [[8.0, 0.7], [4.7, 1.2], [1.2, 1.2]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[4.8, 0.7], [342.9, 5.4], [5.4, 5.4]], 'O': [[8.0, 4.0], [28.0, 4.7], [4.7, 1.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 0]], 'I': [[4.8, 0.7], [342.9, 5.4], [5.4, 0]], 'O': [[8.0, 4.0], [28.0, 1.2], [1.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [481.7, 143.1], [115.1, 1.2]], 'I': [[4.8, 0.7], [481.7, 143.1], [115.1, 1.2]], 'O': [[8.0, 4.0], [481.7, 143.1], [115.1, 1.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 172032], [336, 336, 512], [172032, 172032, 1]], 'I': [[1, 1, 172032], [672, 43008, 4], [172032, 172032, 1]], 'O': [[1, 1, 172032], [112, 672, 256], [172032, 172032, 1]]}<trans_time_real />{'W': [[0, 1, 172032], [[6, 336, 512], [72, 336, 512]], [[36864, 172032, 1], [9216, 172032, 1]]], 'I': [[0, 1, 172032], [[8, 43008, 4], [450, 43008, 4]], [[1800, 172032, 1], [450, 172032, 1]]], 'O': [[0, 1, 172032], [[7, 672, 256], [6, 672, 256]], [[392, 172032, 1], [98, 172032, 1]]]}<single_stall_cycle />{'W': [[-1], [-330, -264], [-135168, -162816]], 'I': [[-1], [-664, -222], [-170232, -171582]], 'O': [[-1], [-105, -106], [-171640, -171934]]}<single_stall_count />{'W': [172031, 511, 0], 'I': [172031, 3, 0], 'O': [172032, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [36792, 0], 'I': [1350, 0], 'O': [1792, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-132098, -172032], [-170240, -171640]], 1: [[-172032, -172032], [-171640, -172032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>