// Seed: 3110490229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout tri0 id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4  = 1;
  assign id_11 = id_5;
endmodule
module module_1 #(
    parameter id_21 = 32'd74,
    parameter id_24 = 32'd55,
    parameter id_3  = 32'd41,
    parameter id_31 = 32'd20,
    parameter id_4  = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    _id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48
);
  input wire id_48;
  output wire id_47;
  output wire id_46;
  input wire id_45;
  input wire id_44;
  output wire id_43;
  input wire id_42;
  input wire id_41;
  module_0 modCall_1 (
      id_46,
      id_10,
      id_13,
      id_10,
      id_39,
      id_16,
      id_28,
      id_19,
      id_28,
      id_16,
      id_32,
      id_48
  );
  output wire id_40;
  inout wire id_39;
  output wire id_38;
  input wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire _id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire _id_24;
  inout logic [7:0] id_23;
  output wire id_22;
  inout wire _id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire _id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_3  (  -1 'd0 ) : ~  id_24] id_49;
  logic [id_4 : id_31] id_50;
  wire [1 : 1] id_51;
  assign id_9[id_21 : 1] = id_31 ? 1 + id_36 : id_44 ? id_6 : -1;
  assign id_51 = -1;
  assign id_4 = id_23[1];
  wire id_52;
  ;
  assign id_31 = id_26;
endmodule
