# multiplier8x8
Verilog design training using Intel FPGA organized by IDEC.


![image](https://user-images.githubusercontent.com/76850241/236697549-d75c57d7-7c58-4f5c-b923-3e5c54988368.png)
wire all module
![KakaoTalk_20230508_040716608](https://user-images.githubusercontent.com/76850241/236697693-1909ed23-7410-4e2f-bada-8c9fe12e1196.jpg)

waveform in Modelsim
![수정2](https://user-images.githubusercontent.com/76850241/236697512-18004af1-b878-471e-9b49-788aa31e97b1.PNG)
