;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMP <121, 106
	ADD <-30, 9
	JMZ -127, 600
	SUB 12, @10
	ADD 190, 200
	SPL 0, <332
	SLT 721, -0
	MOV -1, <-26
	SUB 7, <-104
	SUB 7, <-104
	ADD <-30, 9
	SLT 130, 9
	SPL 0, <-1
	SUB @3, @20
	SUB #7, <-104
	SUB 101, <-201
	MOV -1, <-25
	SUB @12, @10
	SUB 0, -2
	SUB 0, -2
	SUB @13, 20
	CMP @3, @20
	SUB #72, @700
	SUB #13, 0
	JMZ -127, 600
	SUB 20, @12
	JMZ -127, 600
	MOV -1, <-25
	MOV @121, 106
	SUB @-127, 100
	JMP <121, 106
	SPL 0, <332
	JMZ -127, 600
	SUB 0, @10
	ADD 210, 930
	SUB 7, <-104
	SUB 7, <-104
	DAT <270, #0
	DAT <270, #0
	SUB 7, <-104
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	JMP <121, 106
	MOV -1, <-26
