{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639665171063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639665171064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 14:32:50 2021 " "Processing started: Thu Dec 16 14:32:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639665171064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665171064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665171064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639665171455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639665171455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/tld/tld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/tld/tld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLD " "Found entity 1: TLD" {  } { { "../TLD/TLD.bdf" "" { Schematic "C:/QuartusFinal/TLD/TLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/tlc/tlc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/tlc/tlc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLC " "Found entity 1: TLC" {  } { { "../TLC/TLC.bdf" "" { Schematic "C:/QuartusFinal/TLC/TLC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/t6_8/t6_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/t6_8/t6_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T6_8 " "Found entity 1: T6_8" {  } { { "../T6_8/T6_8.bdf" "" { Schematic "C:/QuartusFinal/T6_8/T6_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/ripplecounter/ripplecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/ripplecounter/ripplecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCounter " "Found entity 1: rippleCounter" {  } { { "../rippleCounter/rippleCounter.bdf" "" { Schematic "C:/QuartusFinal/rippleCounter/rippleCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "C:/QuartusFinal/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/clockdiv/clockdiv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/clockdiv/clockdiv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "../clockDiv/clockDiv.bdf" "" { Schematic "C:/QuartusFinal/clockDiv/clockDiv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/7seg/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/7seg/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "../7seg/7seg.bdf" "" { Schematic "C:/QuartusFinal/7seg/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Found entity 1: Master" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639665178757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665178757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639665178807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst4 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst4\"" {  } { { "Master.bdf" "inst4" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 104 1064 1160 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178837 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "../7seg/7seg.bdf" "" { Schematic "C:/QuartusFinal/7seg/7seg.bdf" { { 360 512 544 408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1639665178840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC TLC:inst " "Elaborating entity \"TLC\" for hierarchy \"TLC:inst\"" {  } { { "Master.bdf" "inst" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 296 728 888 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178845 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst92 " "Primitive \"NOT\" of instance \"inst92\" not used" {  } { { "../TLC/TLC.bdf" "" { Schematic "C:/QuartusFinal/TLC/TLC.bdf" { { 288 192 240 320 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1639665178848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T6_8 T6_8:inst1 " "Elaborating entity \"T6_8\" for hierarchy \"T6_8:inst1\"" {  } { { "Master.bdf" "inst1" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 296 984 1136 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:inst2 " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:inst2\"" {  } { { "Master.bdf" "inst2" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 384 240 392 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCounter clockDiv:inst2\|rippleCounter:inst " "Elaborating entity \"rippleCounter\" for hierarchy \"clockDiv:inst2\|rippleCounter:inst\"" {  } { { "../clockDiv/clockDiv.bdf" "inst" { Schematic "C:/QuartusFinal/clockDiv/clockDiv.bdf" { { 24 304 440 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "Master.bdf" "inst5" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 80 576 744 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLD TLD:inst7 " "Elaborating entity \"TLD\" for hierarchy \"TLD:inst7\"" {  } { { "Master.bdf" "inst7" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -64 1064 1184 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665178874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber1 GND " "Pin \"pAmber1\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -104 1272 1448 -88 "pAmber1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639665179418 "|Master|pAmber1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber2 GND " "Pin \"pAmber2\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -88 1272 1448 -72 "pAmber2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639665179418 "|Master|pAmber2"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b3 GND " "Pin \"seg_b3\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 352 1304 1480 368 "seg_b3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639665179418 "|Master|seg_b3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639665179418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639665179474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639665180033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639665180033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639665180197 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639665180197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639665180197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639665180197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639665180212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 14:33:00 2021 " "Processing ended: Thu Dec 16 14:33:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639665180212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639665180212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639665180212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639665180212 ""}
