/*
 * drivers/tbgen/tbgen.c
 *
 * Author: pankaj chauhan <pankaj.chauhan@freescale.com>
 * Author: Rohit Thapliyal <rohit.thapliyal@freescale.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 */

#include <linux/kernel.h>
#include <linux/device.h>
#include <linux/types.h>
#include <linux/list.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_platform.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/fs.h>
#include <linux/wait.h>
#include <linux/cdev.h>
#include <linux/uaccess.h>
#include <linux/signal.h>
#include <linux/slab.h>
#include <linux/device.h>
#include <linux/module.h>
#include <linux/input.h>
#include <linux/interrupt.h>
#include <linux/sched.h>
#include <linux/io.h>
#include <linux/miscdevice.h>
#include <linux/delay.h>
#include <linux/tbgen.h>
#include <linux/jesd204.h>

struct tbgen_dev *tbg;

/**@breif support function for driver
*/
static void write_reg(u32 *reg, unsigned int offset,
					unsigned int length, u32 *buf);
static int tbgen_change_state(struct tbgen_dev *tbg,
	enum tbgen_dev_state new_state);

static int tbgen_timer_ctrl(struct tbgen_dev *tbg, enum timer_type type,
	int timer_id, int enable);
static u64 tbgen_get_l10_mcntr(struct tbgen_dev *tbg);
static irqreturn_t tbgen_isr(int irq, void *dev);
static int tbgen_reset(struct tbgen_dev *tbg);
static void tbgen_tasklet(unsigned long data);
static ssize_t tbgen_read(struct file *, char __user *, size_t, loff_t *);


static ssize_t tbgen_read(struct file *filep, char __user *buf, size_t size,
			loff_t *offset)
{
	struct tbgen_dev *tbg;
	wait_queue_t 	wait;
	unsigned long flags;
	int rc = 0;

	tbg = filep->private_data;
	init_waitqueue_entry(&wait, current);

	raw_spin_lock_irqsave(&tbg->wait_q_lock, flags);
	add_wait_queue_exclusive(&tbg->wait_q, &wait);
	raw_spin_unlock_irqrestore(&tbg->wait_q_lock, flags);
	set_current_state(TASK_INTERRUPTIBLE);
	/*Now wait here, tti notificaion will wake us up*/
	schedule();
	set_current_state(TASK_RUNNING);
	raw_spin_lock_irqsave(&tbg->wait_q_lock, flags);
	remove_wait_queue(&tbg->wait_q, &wait);
	raw_spin_unlock_irqrestore(&tbg->wait_q_lock, flags);

	rc = put_user(0, (int *)buf);
	return rc;
}

static void tbgen_write_reg(u32 *reg, u32 val)
{
	iowrite32(val, reg);
}

static u32 tbgen_read_reg(u32 *reg)
{
	return ioread32(reg);
}

static void tbgen_update_reg(u32 *reg, u32 val, u32 mask)
{
	u32 reg_val;

	reg_val = ioread32(reg);
	reg_val &= ~mask;
	reg_val |= (val & mask);
	iowrite32(reg_val, reg);
}

struct tbgen_dev *get_tbgen_device(void)
{
	if (tbg != NULL)
		return tbg;
	else
		return NULL;
}
EXPORT_SYMBOL(get_tbgen_device);

u32 get_ref_clock(struct tbgen_dev *tbg)
{
	return tbg->refclk_khz;
}
EXPORT_SYMBOL(get_ref_clock);

static void write_reg(u32 *reg,
			unsigned int offset,
			unsigned int length,
			u32 *buf)
{
	int i;

	for (i = 0; i < offset; i++)
		reg++;

	for (i = 0; i < length; i++) {
		*reg = *buf;
		reg++;
		buf++;
	}
}

void tbgen_notify_sysref_recapture(struct tbgen_dev *tbg)
{
	int id = 0;
	struct tbgen_timer *timer;

	for (id = 0; id < MAX_TX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_txtmr[id];
		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF))
			jesd_enable_sysref_capture(timer->jesd_dev_handle);
	}

	for (id = 0; id < MAX_AXRF_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_tx_axrf[id];
		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF))
			jesd_enable_sysref_capture(timer->jesd_dev_handle);
	}

	for (id = 0; id < MAX_RX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_rxtmr[id];
		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF))
			jesd_enable_sysref_capture(timer->jesd_dev_handle);
	}

	for (id = 0; id < MAX_GP_EVENT_TIMERS; id++) {
		timer = &tbg->tbg_gptmr[id];
		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF))
			jesd_enable_sysref_capture(timer->jesd_dev_handle);
	}

	for (id = 0; id < MAX_SRX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_srxtmr[id];
		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF))
			jesd_enable_sysref_capture(timer->jesd_dev_handle);
	}
}

static void tbgen_update_last_10ms_counter(struct tbgen_dev *tbg)
{
	tbg->last_10ms_counter = tbgen_get_l10_mcntr(tbg);
}

static int tbgen_notify_ti_irq(struct tbgen_dev *tbg)

{
	int disable_ti_irq = 1;
	raw_spin_lock(&tbg->wait_q_lock);
	wake_up_locked(&tbg->wait_q);
	raw_spin_unlock(&tbg->wait_q_lock);
	return disable_ti_irq;
}

static int tbgen_handle_rfg_irq(struct tbgen_dev *tbg)
{
	int disable_fs_irq = 0;
	u32 *reg, val;

	switch (tbg->sync_state) {
	case SYNC_CPRI_RX_RFP:
		/* Change SYNC source to SYSREF_IN */
		reg = &tbg->tbgregs->rfg_cr;
		val = tbgen_read_reg(reg);
		val &= ~SYNC_SEL_CPRI_RX_RFP;
		tbgen_write_reg(reg, val);
		tbg->sync_state = SYNC_SYSREF_IN_CONFIGURE;
		break;
	case SYNC_SYSREF_IN_CONFIGURE:
	case SYNC_SYSREF_IN_CONFIGURED:
		dev_dbg(tbg->dev, "Configuring tbgen for SYSREF\n");
		tbgen_update_last_10ms_counter(tbg);
		disable_fs_irq = 1;
		tbg->sync_state = SYNC_SYSREF_IN_CONFIGURED;
		tbgen_notify_sysref_recapture(tbg);
		break;
	default:
		/*Nothing*/
		break;
	}

	return disable_fs_irq;
}

int validate_refclk(struct tbgen_dev *tbg, u32 ref_clk)
{
	int retcode = -EINVAL;

	switch (ref_clk) {
	case REF_CLK_614MHZ:
	case REF_CLK_983MHZ:
	case REF_CLK_122MHZ:
		retcode = 0;
		break;
	default:
		dev_err(tbg->dev, "Invalid ref clk %d khz\n", ref_clk);
		retcode = -EINVAL;
		break;
	};

	return retcode;
}

/* XXX: TPLL init to be moved to ccm */
#define PLL_TIMEOUT_MS	100
#define CCM_BASE	0x01094000
#define CCM_SIZE	0x4000
#define TPLLGSR		0x1A0
#define TPLLLKSR	0x1B0
#define TPLLGDCR	0x2A0
#define CCDR2		0x00C
#define TPLLLKDCR	0x2B0
#define CCMCR2		0x098

#define OVERRIDE_EN		(1 << 0)
#define PLL_MULTIPLIER_SHIFT	1
#define PLL_MULTIPLIER_MASK	0xff
#define TPLL_HRESET		(1 << 26)
#define TPLL_HRESET_STAT	(1 << 22)
#define TPLL_LOCKED		(1 << 22)
int hack_tbg_pll_init(struct tbgen_dev *tbg, struct tbg_pll *pll_params)
{
	u32 *reg, reg_base, val, multiplier, mask;
	unsigned long timeout;
	int rc = 0;

	reg_base = (u32) ioremap_nocache(CCM_BASE, CCM_SIZE);
	if (!reg_base) {
		dev_err(tbg->dev, "%s: ioremap failed\n", __func__);
		goto out;
	}

	switch (pll_params->refclk_khz) {
	case REF_CLK_614MHZ:
		multiplier = 5;
		break;
	case REF_CLK_983MHZ:
		multiplier = 8;
		break;
	default:
		dev_err(tbg->dev, "%s: unsupported ref clk %d Khz\n",
			__func__, pll_params->refclk_khz);
		goto out;
	}
	/*Reset PLL */
	dev_info(tbg->dev, "Resetting TPLL\n");
	timeout = jiffies + msecs_to_jiffies(PLL_TIMEOUT_MS);
	reg = (u32 *) (reg_base + CCMCR2);
	val = TPLL_HRESET;
	mask = TPLL_HRESET;
	tbgen_update_reg(reg, val, mask);
	val = ioread32(reg);
	while (!(val & TPLL_HRESET_STAT)) {
		val = ioread32(reg);
		if (jiffies > timeout) {
			dev_err(tbg->dev, "Failed to reset pll, ccmcr2 0x%x",
				val);
			rc  = -EBUSY;
			goto out;
		}
	}
	/* Reconfig */
	dev_info(tbg->dev, "PLL killed, reconfiguring\n");
	reg = (u32 *) (reg_base + TPLLGDCR);
	val = (multiplier & PLL_MULTIPLIER_MASK) << PLL_MULTIPLIER_SHIFT;
	val |= OVERRIDE_EN;
	if (pll_params->refclk_khz == REF_CLK_614MHZ)
		val |= 1 << 17;
	iowrite32(val, reg);

	dev_info(tbg->dev, "TPLLGDCR 0x%x\n", ioread32(reg));
	if (pll_params->refclk_khz == REF_CLK_614MHZ) {
		reg = (u32 *) (reg_base + CCDR2);
		val = ioread32(reg);
		dev_info(tbg->dev, "CCDR2 0x%x\n", ioread32(reg));
		val &= ~((1 << 24) | (1 << 25) | (1 << 26));
		val |= (1 << 26);
		iowrite32(val, reg);
		dev_info(tbg->dev, "CCDR2 0x%x\n", ioread32(reg));
		udelay(200);
	}

	/* Pll reset down, start PLL state m/c */
	reg = (u32 *) (reg_base + CCMCR2);
	val = ~TPLL_HRESET;
	mask = TPLL_HRESET;
	tbgen_update_reg(reg, val, mask);

	reg = (u32 *) (reg_base + TPLLGSR);
	dev_info(tbg->dev, "TPLLGSR 0x%x\n", ioread32(reg));

	reg = (u32 *) (reg_base + TPLLLKSR);
	timeout = jiffies + msecs_to_jiffies(PLL_TIMEOUT_MS);
	val = ioread32(reg);
	while (!(val & TPLL_LOCKED)) {
		val = ioread32(reg);
		if (jiffies > timeout) {
			dev_err(tbg->dev, "Tpll failed to lock, LKSR 0x%x",
				val);
			rc  = -EBUSY;
			goto out;
		}
	}

	dev_info(tbg->dev, "Tpll locked (%d khz), LKSR 0x%x",
		pll_params->refclk_khz, val);
out:
	return rc;
}

int tbgen_pll_init(struct tbgen_dev *tbg, struct tbg_pll *pll_params)
{
	int retcode = 0;
	u32 val, *reg;
	struct tbg_regs *tbgregs = tbg->tbgregs;

	retcode = validate_refclk(tbg, pll_params->refclk_khz);
	if (retcode)
		goto out;

	/*Refclk cycles per 10 ms*/
	val = (pll_params->refclk_khz * 10) & REFCLK_PER_10MS_MASK;
	reg = &tbgregs->refclk_per_10ms;
	tbgen_write_reg(reg, val);

	tbg->refclk_khz = pll_params->refclk_khz;

	/* XXX: TBD - Enable/programe TBGEN PLL using, using clk_get/enable.
	 * For medusa programming TBGEN PLL is not required
	 */
	 retcode = hack_tbg_pll_init(tbg, pll_params);
	 if (retcode)
		dev_err(tbg->dev, "TPLL init failed, rc %d\n", retcode);
out:
	return retcode;
}

int rfg_recapture_frame_sync(struct tbgen_dev *tbg)
{
	int retcode = 0;
	struct tbg_regs *tbgregs = tbg->tbgregs;
	u32 val, *reg, mask;
	unsigned long flags;

	if (tbg->state != TBG_STATE_READY) {
		dev_err(tbg->dev, "Can not recapture frame sync in %d state\n",
			tbg->state);
		retcode = -EINVAL;
		goto out;
	}

	spin_lock_irqsave(&tbg->lock, flags);

	/* Enable Frame sync IRQ */
	reg = &tbgregs->cntrl_1;
	val = IRQ_FS;
	mask = IRQ_FS;
	tbgen_update_reg(reg, val, mask);

	spin_unlock_irqrestore(&tbg->lock, flags);

out:
	return retcode;
}

int rfg_enable(struct tbgen_dev *tbg, u8 enable)
{
	int retcode = 0;
	struct tbg_regs *tbgregs = tbg->tbgregs;
	u32 val = 0, *reg, mask;
	unsigned long flags;

	if (enable && (tbg->state != TBG_STATE_CONFIGURED)) {
		dev_err(tbg->dev, "Enable Failed, tbgen is not configured\n");
		retcode = -EINVAL;
		goto out;
	}

	spin_lock_irqsave(&tbg->lock, flags);

	if (enable) {
		tbg->sync_state = SYNC_CPRI_RX_RFP;
		reg = &tbgregs->rfg_cr;
		val = RFGEN;
		if (tbg->dev_flags & FLG_SYNC_INTERNAL_10ms)
			val |= START_INTERNAL_RF_SYNC;

		mask = RFGEN | START_INTERNAL_RF_SYNC;
		tbgen_update_reg(reg, val, mask);
	} else {
		/* FSIE should be disabled after first frame sync interrupt
		 * but disabling it just in case it was enabled for some
		 * reason
		 */
		reg = &tbgregs->cntrl_1;
		val = ~IRQ_FS;
		mask = IRQ_FS;
		tbgen_update_reg(reg, val, mask);

		reg = &tbgregs->rfg_cr;
		val = ~RFGEN;
		mask = RFGEN;
		tbgen_update_reg(reg, val, mask);
	}

	spin_unlock_irqrestore(&tbg->lock, flags);

	return retcode;
out:
	return retcode;
}

static int tbgen_reset(struct tbgen_dev *tbg)
{
	int retcode = 0;
	u32 *reg, val;
	struct tbg_regs *tbgregs = tbg->tbgregs;
	unsigned long reset_timeout;

	/* reset TBGEN */
	reg = &tbgregs->cntrl_0;
	val = SWRESET;
	iowrite32(val, reg);
	reset_timeout = jiffies + msecs_to_jiffies(TBG_RESET_TIMEOUT_MS);
	val = ioread32(reg);

	while (val & SWRESET) {
		val = ioread32(reg);
		if (jiffies > reset_timeout) {
			dev_err(tbg->dev, "Failed to reset TBGEN, ctrl_0 %x\n",
				val);
			retcode = -EBUSY;
			goto out;
		}
	}

	dev_info(tbg->dev, "TBGEN out of reset, ctrl_0 %x\n", val);
out:
	return retcode;
}

int tbgen_rfg_init(struct tbgen_dev *tbg, struct tbg_rfg *rfg_params)
{
	int retcode = 0;
	u32 *reg, val, mask, sync_sel, sync_out, frame_sync_sel;
	struct tbg_regs *tbgregs = tbg->tbgregs;

	retcode = tbgen_reset(tbg);
	if (retcode)
		goto out;

	reg = &tbgregs->rfg_cr;
	val = rfg_params->drift_threshold << RFG_ERR_THRESHOLD_SHIFT;
	mask = RFG_ERR_THRESHOLD_MASK << RFG_ERR_THRESHOLD_SHIFT;
	tbgen_update_reg(reg, val, mask);

	if (rfg_params->ctrl_flags & CTRL_FLG_SYNC_INTERNAL_10ms) {
		sync_sel = SYNC_SEL_SYSREF;
		sync_out = SYNC_OUT_INTERNAL_10MS;
		frame_sync_sel = FRAME_SYNC_SEL_RFG_OUTPUT;
		tbg->dev_flags |= FLG_SYNC_INTERNAL_10ms;
	} else {
		sync_sel = SYNC_SEL_CPRI_RX_RFP;
		sync_out = SYNC_OUT_CPRI_RX_RFP;
		frame_sync_sel = FRAME_SYNC_SEL_CPRI_RX_RFP;
		tbg->dev_flags |= FLG_SYNC_CPRI_10ms;
	}

	reg = &tbgregs->cntrl_0;
	val = (frame_sync_sel & FRAME_SYNC_SEL_MASK) << FRAME_SYNC_SEL_SHIFT;
	mask = FRAME_SYNC_SEL_MASK << FRAME_SYNC_SEL_SHIFT;
	tbgen_update_reg(reg, val, mask);

	reg = &tbgregs->rfg_cr;
	mask = 1 << SYNC_SEL_SHIFT;
	val = sync_sel;
	tbgen_update_reg(reg, val, mask);

	reg = &tbgregs->rfg_cr;
	mask = 1 << SYNC_OUT_SHIFT;
	val = sync_out;
	tbgen_update_reg(reg, val, mask);

	reg = &tbgregs->rfg_cr;
	val = (rfg_params->sync_adv & SYNC_ADV_MASK) << SYNC_ADV_SHIFT;
	mask = SYNC_ADV_MASK << SYNC_ADV_SHIFT;
	tbgen_update_reg(reg, val, mask);

out:
	return retcode;
}
/**
 *
 *	@brief Writing ‘0’ and then ‘1’ to the Radio Frame Generator Enable bit
 *	of the Radio Frame Generator Control Register.
 */
int tbgen_restart_radio_frame_generation(struct tbgen_dev *tbg)
{
	int retcode = 0;
/*XXX: Fixed RFG reset */
#if 0
	rfg_enable(tbg, 0);
	retcode = tbgen_rfg_init(tbg);
	rfg_enable(tbg, 1);
#endif
	return retcode;
}

static u64 tbgen_get_master_counter(struct tbgen_dev *tbg)
{
	u64 master_counter = 0, tmp;

	tmp = tbgen_read_reg(&tbg->tbgregs->mstr_cnt_hi);
	master_counter |= tmp << 32;

	tmp = tbgen_read_reg(&tbg->tbgregs->mstr_cnt_lo);
	master_counter |= (tmp & 0xffffffff);

	return master_counter;
}


static u64 tbgen_get_l10_mcntr(struct tbgen_dev *tbg)
{
	u64 ts_10ms_cnt = 0, tmp;

	tmp = tbgen_read_reg(&tbg->tbgregs->ts_10_ms_hi);
	ts_10ms_cnt |= tmp << 32;

	tmp = tbgen_read_reg(&tbg->tbgregs->ts_10_ms_lo);
	ts_10ms_cnt |= (tmp & 0xffffffff);

	return ts_10ms_cnt;
}

static void tbgen_tasklet(unsigned long data)
{
	struct tbgen_dev *tbg = (struct tbgen_dev *)data;
	struct tbg_regs *tbgregs = tbg->tbgregs;
	u32 int_stat = 0, val = 0;
	unsigned long flags;

	spin_lock_irqsave(&tbg->lock, flags);
	int_stat = tbgen_read_reg(&tbgregs->int_stat);
	val = int_stat;
	/* Clear the IRQs which we serviced*/
	if (int_stat & IRQ_FS) {
		if (tbgen_handle_rfg_irq(tbg)) {
			/* Disable FS IRQ */
			val &= ~IRQ_FS;
		}
	tbgen_update_reg(&tbgregs->cntrl_1, (val & IRQ_FS), IRQ_FS);
	}
	val = int_stat;
	if (int_stat & IRQ_TI) {
		if (tbgen_notify_ti_irq(tbg)) {
			/* Enable TI IRQ */
			val &= IRQ_TI;
		}
	tbgen_update_reg(&tbgregs->cntrl_1, (val & IRQ_TI), IRQ_TI);
	}

	/* Clear IRQs which we serviced */
	tbgen_write_reg(&tbgregs->int_stat, int_stat);
	spin_unlock_irqrestore(&tbg->lock, flags);
}

static irqreturn_t tbgen_isr(int irq, void *dev)
{
	struct tbgen_dev *tbg = (struct tbgen_dev *) dev;
	struct tbg_regs *tbgregs = tbg->tbgregs;
	u32 int_stat, val;

	int_stat = tbgen_read_reg(&tbgregs->int_stat);
	if (!int_stat) {
		dev_info(tbg->dev, "%s: Spurious IRQ status:%x\n", __func__, int_stat);
		return IRQ_NONE;
	}
	spin_lock(&tbg->lock);
	val = tbgen_read_reg(&tbgregs->cntrl_1);
	val &= ~int_stat;
	tbgen_write_reg(&tbgregs->cntrl_1, val);
	spin_unlock(&tbg->lock);
	tasklet_hi_schedule(&tbg->tasklet);

	return IRQ_HANDLED;
}

/** @brief register irq
 *  @params 1 tbgen device instance
 *  @return returns success or fail depedning on the kernel api's retrun
 */
static int tbgen_register_irq(struct tbgen_dev *tbg)
{
	int retcode = 0;

	retcode = request_irq(tbg->irq, tbgen_isr, 0, "tbgen", tbg);
	if (retcode) {
		dev_err(tbg->dev, "Failed to register TBGEN IRQ %d\n, err %d",
			tbg->irq, retcode);
		goto out;
	}
	tasklet_init(&tbg->tasklet, tbgen_tasklet, (unsigned long)tbg);

out:
	return retcode;
}

static int tbgen_config_tx_timer_regs(struct tbgen_timer *timer,
	struct timer_param *timer_param,
	struct txalign_timer_regs *tx_timer_regs)
{
	int retcode = 0;
	u32 *reg, val = 0;

	dev_dbg(tbg->dev, "%s: config_flags %x, offset %llx\n", __func__,
		timer_param->config_flags, timer_param->offset);

	if (timer_param->config_flags & TIMER_CONF_OUTSEL_TX_IDLE_EN)
		val |= TXCTRL_OUTSEL_TXIDLE_EN;

	if (timer_param->config_flags & TIMER_CONF_SYNC_BYPASS)
		val |= TXCTRL_ISYNC_BYP;

	if (timer_param->config_flags & TIMER_CONF_SYNC_ERR_DETECT_EN)
		val |= TXCTRL_SREPEN;

	if (timer_param->config_flags & TIMER_CONF_ACTIVE_LOW) {
		val |= TMRCTRL_POL_ACTIVE_LOW;

		/* XXX: Active low hack : D4400 uses all the strobes as
		 * active high to activate the signal that the strobe is
		 * driving.
		 * But during BSP testing we don't know the exact strobe
		 * timings for the use case that is being run, so we use
		 * this hack to keep the strobe active all the time. The
		 * hack is to program timer as active low and do not fire
		 * it, so that it remains high all the time.
		 *
		 * This hack is safe to place in driver because there are
		 * no active low strobes in system. This hack is required
		 * only for TX_AXRF timer that is why it is placed only
		 * in tbgen_config_tx_timer_regs().
		 */

		SET_STATUS_FLAG(timer, STATUS_FLG_DO_NOT_FIRE);
	}

	spin_lock(&timer->lock);
	reg = &tx_timer_regs->ctrl;

	/*Init timer parameters, but not do not enable it here*/
	tbgen_write_reg(reg, val);

	memcpy(&timer->timer_param, timer_param, sizeof(struct timer_param));
	SET_STATUS_FLAG(timer, STATUS_FLG_CONFIGURED);
	spin_unlock(&timer->lock);

	return retcode;
}

static int tbgen_config_tx_timers(struct tbgen_dev *tbg,
			struct alignment_timer_params *align_timer_params)
{
	int timer_id, retcode = 0;
	struct tbgen_timer *timer;
	struct txalign_timer_regs *tx_timer_regs;

	timer_id = align_timer_params->id;
	switch (align_timer_params->type) {
	case JESD_TX_ALIGNMENT:
		if (timer_id < MAX_TX_ALIGNMENT_TIMERS) {
			timer = &tbg->tbg_txtmr[timer_id];
			tx_timer_regs = &tbg->tbgregs->tx_tmr[timer_id];
		} else {
			dev_err(tbg->dev, "Invalid tx alignment timer id %d\n",
				timer_id);
			retcode = -EINVAL;
			goto out;
		}
		break;
	case JESD_TX_AXRF:
		if (timer_id  < MAX_AXRF_ALIGNMENT_TIMERS) {
			timer = &tbg->tbg_tx_axrf[timer_id];
			tx_timer_regs = &tbg->tbgregs->axrf_tmr[timer_id];
		} else {
			dev_err(tbg->dev, "Invalid tx-axrf timer id %d\n",
				timer_id);
			retcode = -EINVAL;
			goto out;
		}
		break;
	default:
		retcode = -EINVAL;
		dev_err(tbg->dev, "tbgen_config_tx_timers: Tmr typ %d inval",
			align_timer_params->type);
		goto out;
		break;
	}

	retcode = tbgen_config_tx_timer_regs(timer, &align_timer_params->timer,
			tx_timer_regs);
	if (retcode) {
		dev_err(tbg->dev, "Timer [type %d, id %d] init Failed\n",
			align_timer_params->type, timer_id);
		goto out;
	}

	dev_dbg(tbg->dev, "Timer [type %d, id %d] initialized\n",
		align_timer_params->type, timer_id);
out:
	return retcode;
}

static int tbgen_config_generic_timer_regs(struct tbgen_timer *timer,
	struct timer_param *timer_param, struct gen_timer_regs *timer_regs)
{
	int retcode = 0;
	u32 *reg, val = 0, tmp;

	dev_dbg(tbg->dev, "%s: config_flags 0x%x, strobe %d, interval 0x%x\n",
			__func__, timer_param->config_flags,
			timer_param->strobe_mode, timer_param->interval);

	dev_dbg(tbg->dev, "%s: pulse_width 0x%x, offset 0x%llx\n",
			__func__, timer_param->pulse_width,
			timer_param->offset);

	switch (timer_param->strobe_mode) {
	case STROBE_TOGGLE:
		tmp = GEN_CTRL_STRB_TOGGLE;
		break;
	case STROBE_PULSE:
		tmp = GEN_CTRL_STRB_PULSE;
		break;
	case STROBE_CYCLE:
		tmp = GEN_CTRL_STRB_CYCLE;
		break;
	default:
		dev_err(tbg->dev, "genric timer conf: Invalid strobe %d\n",
			timer_param->strobe_mode);
		retcode = -EINVAL;
		goto out;
	}

	val &= ~(GEN_CTRL_STRB_MASK << GEN_CTRL_STRB_SHIFT);
	val |= (tmp << GEN_CTRL_STRB_SHIFT);

	if (timer_param->config_flags & TIMER_CONF_ONE_SHOT)
		val |= GEN_CTRL_ONESHOT;

	if (timer_param->config_flags & TIMER_CONF_ACTIVE_LOW)
		val |= TMRCTRL_POL_ACTIVE_LOW;

	if (timer_param->strobe_mode == STROBE_PULSE) {
		tmp = timer_param->pulse_width & GEN_CTRL_PULSE_WIDTH_MASK;
		val &= ~(GEN_CTRL_PULSE_WIDTH_MASK <<
				GEN_CTRL_PULSE_WIDTH_SHIFT);
		val |= (tmp << GEN_CTRL_PULSE_WIDTH_SHIFT);
	}
	reg = &timer_regs->ctrl;

	spin_lock(&timer->lock);
	tbgen_write_reg(reg, val);
	tbgen_write_reg(&timer_regs->interval, timer_param->interval);
	memcpy(&timer->timer_param, timer_param, sizeof(struct timer_param));
	SET_STATUS_FLAG(timer, STATUS_FLG_CONFIGURED);
	spin_unlock(&timer->lock);

out:
	return retcode;
}

static int tbgen_config_generic_timers(struct tbgen_dev *tbg,
			struct alignment_timer_params *align_timer_params)
{
	int retcode = 0, timer_id = align_timer_params->id;
	struct gen_timer_regs *timer_regs;
	struct tbgen_timer *timer;
	u32 val, *reg, mask;

	switch (align_timer_params->type) {
	case JESD_RX_ALIGNMENT:
		if (timer_id < MAX_RX_ALIGNMENT_TIMERS) {
			timer_regs = &tbg->tbgregs->rx_tmr[timer_id];
			timer = &tbg->tbg_rxtmr[timer_id];
		} else {
			retcode = -EINVAL;
			dev_err(tbg->dev, "Rx timer id invalid %d\n", timer_id);
			goto out;
		}
		break;
	case JESD_GP_EVENT:
		if (timer_id < 16) {
			timer_regs =
			&tbg->tbgregs->gp_tmr[timer_id - MAX_GP_EVENT_TIMERS];
			timer = &tbg->tbg_gptmr[timer_id - MAX_GP_EVENT_TIMERS];
		} else {
			retcode = -EINVAL;
			dev_err(tbg->dev, "GPO timer id invalid %d\n",
				timer_id);
			goto out;
		}
		break;
	case JESD_SRX_ALIGNMENT:
		if (timer_id < MAX_SRX_ALIGNMENT_TIMERS) {
			timer_regs = &tbg->tbgregs->srx_tmr[timer_id];
			timer = &tbg->tbg_srxtmr[timer_id];
		} else {
			retcode = -EINVAL;
			dev_err(tbg->dev, "Rx timer id invalid %d\n", timer_id);
			goto out;
		}
		break;
	case JESD_TITC_ALIGNMENT:
		if (timer_id < MAX_TIMED_INTERRUPT_TIMER_CTRLS) {
			timer_regs = &tbg->tbgregs->titc_tmr[timer_id];
			timer = &tbg->tbg_titc_tmr[timer_id];
			reg = &tbg->tbgregs->cntrl_1;
			val = IRQ_TI;
			mask = IRQ_TI;
			tbgen_update_reg(reg, val, mask);
		} else {
			retcode = -EINVAL;
			dev_err(tbg->dev, "Titc timer id invalid %d\n", timer_id);
			goto out;
		}
		break;
	default:
		dev_err(tbg->dev, "conf generic_timers Failed timer typ %d\n",
				align_timer_params->type);
		goto out;
	}
	retcode = tbgen_config_generic_timer_regs(timer,
			&align_timer_params->timer, timer_regs);
	if (retcode) {
		dev_err(tbg->dev, "Timer [type %d, id %d] init Failed\n",
			align_timer_params->type, timer_id);
		goto out;
	}

	dev_info(tbg->dev, "Timer [type %d, id %d] initialized\n",
		align_timer_params->type, timer_id);
out:
	return retcode;
}

struct tbgen_timer *tbgen_get_timer(struct tbgen_dev *tbg,
	enum timer_type type, int timer_id)
{
	struct tbgen_timer *timer = NULL;

	switch (type) {

	case JESD_TX_ALIGNMENT:
		if (timer_id > MAX_TX_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		timer = &tbg->tbg_txtmr[timer_id];
		break;
	case JESD_TX_AXRF:
		if (timer_id > MAX_AXRF_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		timer = &tbg->tbg_tx_axrf[timer_id];
		break;
	case JESD_RX_ALIGNMENT:
		if (timer_id < MAX_RX_ALIGNMENT_TIMERS)
			timer = &tbg->tbg_rxtmr[timer_id];
		else {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		break;
	case JESD_GP_EVENT:
		if (timer_id < 16)
			timer = &tbg->tbg_gptmr[timer_id - MAX_GP_EVENT_TIMERS];
		else {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		break;
	case JESD_SRX_ALIGNMENT:
		if (timer_id > MAX_SRX_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		timer = &tbg->tbg_srxtmr[timer_id];
		break;
	case JESD_TITC_ALIGNMENT:
		if (timer_id > MAX_TIMED_INTERRUPT_TIMER_CTRLS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			goto out;
		}
		timer = &tbg->tbg_titc_tmr[timer_id];
		break;
	default:
		dev_err(tbg->dev, "%s: Invalid timer type %d\n", __func__,
			type);
		goto out;
	}

out:
	return timer;
}

int tbgen_attach_timer(struct tbgen_timer *timer, void *jesd_dev_handle)
{
	timer->jesd_dev_handle = jesd_dev_handle;
	SET_STATUS_FLAG(timer, STATUS_FLG_JESD_ATACHED);
	return 0;
}

int tbgen_timer_set_sysref_capture(struct tbgen_timer *timer, int enabled)
{
	struct tbgen_dev *tbg = timer->tbg;

	if (!CHECK_STATUS_FLAG(timer, STATUS_FLG_CONFIGURED)) {
		dev_err(tbg->dev, "%s: Timer [typ %d, id %d] not configured\n",
			__func__, timer->type, timer->id);
		return -EINVAL;
	}
	if (enabled)
		SET_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF);
	else
		CLEAR_STATUS_FLAG(timer, STATUS_FLG_CAPTURE_SYSREF);

	return 0;
}

int tbgen_set_sync_loopback(struct tbgen_timer *timer, int enabled)
{
	struct tbg_regs *tbgregs = timer->tbg->tbgregs;
	struct tbgen_dev *tbg = timer->tbg;
	u32 *reg, val, mask;
	int rc = 0;

	if (timer->type != JESD_TX_ALIGNMENT) {
		dev_err(tbg->dev, "syn loopbak valid only for Tx alignment\n");
		rc = -EINVAL;
		goto out;
	}

	val = (1 << timer->id);
	mask = val;
	reg = &tbgregs->debug;
	if (!enabled)
		val = ~val;

	tbgen_update_reg(reg, val, mask);
out:
	return rc;
}

int tbgen_timer_enable(struct tbgen_timer *timer)
{
	return tbgen_timer_ctrl(timer->tbg, timer->type, timer->id, 1);
}

int tbgen_timer_disable(struct tbgen_timer *timer)
{

	return tbgen_timer_ctrl(timer->tbg, timer->type, timer->id, 0);
}

static int tbgen_timer_ctrl(struct tbgen_dev *tbg, enum timer_type type,
	int timer_id, int enable)
{
	int retcode = 0;
	u32 *ctrl_reg, *osethi_reg, *osetlo_reg, val, mask;
	u64 start_time, current_time;
	struct tbgen_timer *timer;
	struct txalign_timer_regs *tx_timer_regs;
	struct gen_timer_regs *generic_timer_regs;

	if (timer_id < 0) {
		dev_err(tbg->dev, "%s: Invalid timer id %d\n", __func__,
			timer_id);
		retcode = -EINVAL;
		goto out;
	}

	switch (type) {

	case JESD_TX_ALIGNMENT:
		if (timer_id > MAX_TX_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		timer = &tbg->tbg_txtmr[timer_id];
		tx_timer_regs = &tbg->tbgregs->tx_tmr[timer_id];
		ctrl_reg = &tx_timer_regs->ctrl;
		osetlo_reg = &tx_timer_regs->osetlo;
		osethi_reg = &tx_timer_regs->osethi;
		break;
	case JESD_TX_AXRF:
		if (timer_id > MAX_AXRF_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		timer = &tbg->tbg_tx_axrf[timer_id];
		tx_timer_regs = &tbg->tbgregs->axrf_tmr[timer_id];
		ctrl_reg = &tx_timer_regs->ctrl;
		osetlo_reg = &tx_timer_regs->osetlo;
		osethi_reg = &tx_timer_regs->osethi;
		break;
	case JESD_RX_ALIGNMENT:
		if (timer_id < MAX_RX_ALIGNMENT_TIMERS) {
			timer = &tbg->tbg_rxtmr[timer_id];
			generic_timer_regs = &tbg->tbgregs->rx_tmr[timer_id];
		} else {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		ctrl_reg = &generic_timer_regs->ctrl;
		osetlo_reg = &generic_timer_regs->osetlo;
		osethi_reg = &generic_timer_regs->osethi;
		break;
	case JESD_GP_EVENT:
		if (timer_id < 16) {
			timer = &tbg->tbg_gptmr[timer_id - MAX_GP_EVENT_TIMERS];
			generic_timer_regs =
			&tbg->tbgregs->gp_tmr[timer_id - MAX_GP_EVENT_TIMERS];
		} else {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		ctrl_reg = &generic_timer_regs->ctrl;
		osetlo_reg = &generic_timer_regs->osetlo;
		osethi_reg = &generic_timer_regs->osethi;
		break;
	case JESD_SRX_ALIGNMENT:
		if (timer_id > MAX_SRX_ALIGNMENT_TIMERS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		timer = &tbg->tbg_srxtmr[timer_id];
		generic_timer_regs = &tbg->tbgregs->srx_tmr[timer_id];
		ctrl_reg = &generic_timer_regs->ctrl;
		osetlo_reg = &generic_timer_regs->osetlo;
		osethi_reg = &generic_timer_regs->osethi;
		break;
	case JESD_TITC_ALIGNMENT:
		if (timer_id > MAX_TIMED_INTERRUPT_TIMER_CTRLS) {
			dev_err(tbg->dev, "%s: Invalid timer id %d\n",
				__func__, timer_id);
			retcode = -EINVAL;
			goto out;
		}
		timer = &tbg->tbg_titc_tmr[timer_id];
		generic_timer_regs = &tbg->tbgregs->titc_tmr[timer_id];
		ctrl_reg = &generic_timer_regs->ctrl;
		osetlo_reg = &generic_timer_regs->osetlo;
		osethi_reg = &generic_timer_regs->osethi;
		break;
	default:
		dev_err(tbg->dev, "%s: Invalid timer type %d\n", __func__,
			type);
		retcode = -EINVAL;
		goto out;
	}

	dev_dbg(tbg->dev, "%s: Timer id %d type %d Enable %d, offset %llx\n",
		__func__, timer_id, type, enable, timer->timer_param.offset);

	spin_lock(&timer->lock);
	if (enable) {
		if (!CHECK_STATUS_FLAG(timer, STATUS_FLG_CONFIGURED)) {
			dev_err(tbg->dev, "%s:[%d:%d] Failed, uninit timer\n",
				__func__, type, timer_id);
			spin_unlock(&timer->lock);
			retcode = -EINVAL;
			goto out;
		}

		if (CHECK_STATUS_FLAG(timer, STATUS_FLG_DO_NOT_FIRE)) {
			dev_dbg(tbg->dev, "[%d:%d] Act low hack, abort fire\n",
				type, timer_id);
			spin_unlock(&timer->lock);
			retcode = 0;
			goto out;
		}

		/*Program Timer fire time */
		start_time = tbg->last_10ms_counter;
		start_time += timer->timer_param.offset;
		current_time = tbgen_get_l10_mcntr(tbg);
		if (current_time > start_time) {
			dev_info(tbg->dev, "%s: Timer id %d, type %d missed\n",
				__func__, timer_id, type);
			dev_info(tbg->dev, "%s: Fire time 0x%llx, curr %llx\n",
				__func__, start_time, current_time);
			spin_unlock(&timer->lock);
			goto out;
		}
		val = start_time & 0xffffffff;
		tbgen_write_reg(osetlo_reg, val);
		val = (start_time >> 32) & 0xffffffff;
		tbgen_write_reg(osethi_reg, val);

		/*Enable Timer*/
		val = TMRCTRL_EN;
		mask = TMRCTRL_EN;
		tbgen_update_reg(ctrl_reg, val, mask);
		SET_STATUS_FLAG(timer, STATUS_FLG_ENABLED);
	} else {
		val = ~TMRCTRL_EN;
		mask = TMRCTRL_EN;
		tbgen_update_reg(ctrl_reg, val, mask);
		CLEAR_STATUS_FLAG(timer, STATUS_FLG_ENABLED);
	}
	spin_unlock(&timer->lock);
out:
	return retcode;
}
EXPORT_SYMBOL(tbgen_timer_ctrl);

void write_multiple_regs(struct tbgen_dev *tbg,
			u32 offset,
			u32 len,
			u32 value)
{
	write_reg(&tbg->tbgregs->rfg_cr, offset, len, &value);
}

int config_alignment_timers(struct tbgen_dev *tbg,
				struct alignment_timer_params *timer_params)
{
	int retcode = 0;

	if (timer_params->id < 0) {
		dev_err(tbg->dev, "Invalid timer id %d\n", timer_params->id);
		retcode = -EINVAL;
		goto out;
	}

	dev_dbg(tbg->dev, "%s: Init Timer type %d, id %d\n", __func__,
		timer_params->type, timer_params->id);

	switch (timer_params->type) {
	case JESD_TX_AXRF:
	case JESD_TX_ALIGNMENT:
		retcode = tbgen_config_tx_timers(tbg, timer_params);
		break;
	case JESD_RX_ALIGNMENT:
	case JESD_GP_EVENT:
	case JESD_SRX_ALIGNMENT:
	case JESD_TITC_ALIGNMENT:
		retcode = tbgen_config_generic_timers(tbg, timer_params);
		break;
	default:
		break;
	}

out:
	return retcode;
}

static int tbgen_change_state(struct tbgen_dev *tbg,
	enum tbgen_dev_state new_state)
{
	enum tbgen_dev_state old_state = tbg->state;
	int retcode = -EINVAL;

	if (old_state == new_state)
		return 0;

	switch (old_state) {
	case TBG_STATE_STANDBY:
		/* Change state only if both PLL and RFG are configured*/
		if (new_state == TBG_STATE_CONFIGURED)
			if (TBG_CHCK_CONFIG_MASK(tbg, TBG_CONFIGURED_MASK))
				retcode = 0;
		break;
	case TBG_STATE_CONFIGURED:
		/* Transition to Ready if PLLS are locked, and RFG ready*/
		if (new_state == TBG_STATE_READY)
			if (TBG_CHCK_CONFIG_MASK(tbg, TBG_READY_MASK))
				retcode = 0;
		/* Failure transitions allowed */
		if ((new_state == TBG_STATE_PLL_FAILED) ||
				(new_state == TBG_STATE_RFG_FAILED))
			retcode = 0;
		break;
	case TBG_STATE_READY:
		/* Change state only if both PLL and RFG are configured*/
		if (new_state == TBG_STATE_CONFIGURED)
			if (TBG_CHCK_CONFIG_MASK(tbg, TBG_CONFIGURED_MASK))
				retcode = 0;
		break;
	case TBG_STATE_PLL_FAILED:
	case TBG_STATE_RFG_FAILED:
		if ((new_state == TBG_STATE_STANDBY))
			retcode = 0;
	default:
		dev_dbg(tbg->dev, "invalid old state %d\n", tbg->state);
		break;
	}

	if (!retcode) {
		dev_dbg(tbg->dev, "State transition %d -> %d done\n", old_state,
			new_state);
		tbg->state = new_state;
	} else {
		dev_dbg(tbg->dev, "State transition %d -> %d Invalid\n",
			old_state, new_state);
	}

	return retcode;
}

long tbgen_ioctl(struct file *pfile, unsigned int cmd, unsigned long arg)
{
	int retcode = -ENOSYS, count = 0, size;
	u32 *regs;
	u64 master_counter = 0, l10_counter = 0;
	struct tbgen_dev *tbg;
	struct alignment_timer_params alignment_timer_params;
	struct tbgen_reg_read_buf regcnf;
	struct tbgen_device_info dev_info;
	struct timer_ctrl tmr_ctrl;
	struct tbgen_reg_write_buf *wreg_buf;
	struct tbgen_reg_write_buf write_reg;
	struct tbg_pll pll_params;
	struct tbg_rfg rfg_params;
	void __user *argp = (void __user *)arg;

	tbg = pfile->private_data;
	switch (cmd) {
	case TBGEN_SET_PLL:
		if (copy_from_user(&pll_params, (struct tbg_pll *)arg,
				sizeof(struct tbg_pll))) {
			retcode = -EFAULT;
			break;
		}
		retcode = tbgen_pll_init(tbg, &pll_params);
		if (retcode) {
			dev_err(tbg->dev, "PLL configuration failed\n");
			break;
		}
		TBG_SET_CONFIG_MASK(tbg, TBG_PLL_CONFIGURED);
		tbgen_change_state(tbg, TBG_STATE_CONFIGURED);
		break;

	case TBGEN_RFG_INIT:
		tbg->mon_rfg_isr = 0;

		if (copy_from_user(&rfg_params, (struct tbg_rfg *)arg,
				sizeof(struct tbg_rfg))) {
			retcode = -EFAULT;
			break;
		}
		retcode = tbgen_rfg_init(tbg, &rfg_params);
		if (retcode) {
			dev_err(tbg->dev, "RFG configuration failed\n");
			break;
		}
		TBG_SET_CONFIG_MASK(tbg, TBG_RFG_CONFIGURED);
		tbgen_change_state(tbg, TBG_STATE_CONFIGURED);
		break;
	case TBGEN_RFG_RESET:
		tbg->mon_rfg_isr = 0;

		if (copy_from_user(&rfg_params, (struct tbg_rfg *)arg,
				sizeof(struct tbg_rfg))) {
			retcode = -EFAULT;
			break;
		}

		retcode = tbgen_restart_radio_frame_generation(tbg);
	case TBGEN_RFG_ENABLE:
		retcode = rfg_enable(tbg, 1);
		if (!retcode) {
			TBG_SET_CONFIG_MASK(tbg, TBG_RFG_READY);
			tbgen_change_state(tbg, TBG_STATE_READY);
		}
		break;
	case TBGEN_RECAPTURE_FRAME_SYNC:
		retcode = rfg_recapture_frame_sync(tbg);
		break;
	case TBGEN_CONFIG_TIMER:

		if (copy_from_user(&alignment_timer_params,
				(struct alignment_timer_params *)arg,
				sizeof(struct alignment_timer_params))) {
			retcode = -EFAULT;
			break;
		}
		retcode = config_alignment_timers(tbg, &alignment_timer_params);
		break;

	case TBGEN_TIMER_CTRL:
		if (copy_from_user(&tmr_ctrl,
			(struct timer_ctrl *)arg,
			sizeof(struct timer_ctrl))) {
			retcode = -EFAULT;
			break;
		}
		retcode = tbgen_timer_ctrl(tbg, tmr_ctrl.type, tmr_ctrl.id,
				tmr_ctrl.enable);
		break;
	case TBGEN_WRITE_REG:
		wreg_buf = (struct tbgen_reg_write_buf *) arg;
		count = wreg_buf->count;

		write_reg.regs =
			kzalloc((sizeof(struct tbgen_wreg) * count),
				GFP_KERNEL);

		if (copy_from_user(&write_reg,
			(struct tbgen_reg_write_buf *)argp,
			sizeof(struct tbgen_reg_write_buf)*count)) {
				retcode = -EFAULT;
				break;
		}

		while (count) {
			write_multiple_regs(tbg,
					write_reg.regs->offset,
					1,
					write_reg.regs->value);
			write_reg.regs++;
			count--;
		}

		kfree(write_reg.regs);
		break;
	case TBGEN_READ_REG:

		if (copy_from_user(&regcnf, (struct reg_conf *)arg,
				sizeof(struct tbgen_reg_read_buf))) {
				retcode = -EFAULT;
				break;
		}

		regs = (u32 *) tbg->tbgregs;
		size = sizeof(struct tbg_regs);
		if ((regcnf.len * 4 + regcnf.len) > size) {
			dev_err(tbg->dev, "invalid len/offset:%d/0x%x",
					regcnf.len, regcnf.offset);
			retcode = -EINVAL;
			break;
		}
		retcode = jesd_reg_dump_to_user(regs, regcnf.offset,
			regcnf.len, regcnf.buf);
		break;
	case TBGEN_GET_DEV_INFO:

		dev_info.state = tbg->state;
		dev_info.refclk_khz = tbg->refclk_khz;

		if (copy_to_user((struct tbgen_device_info *)arg, &dev_info,
				sizeof(struct tbgen_device_info)))
			retcode = -EFAULT;
		retcode = 0;
		break;
	case TBGEN_GET_MASTER_COUNTER:
		master_counter = tbgen_get_master_counter(tbg);

		if (copy_to_user((u64 *)arg, &master_counter,
						sizeof(master_counter)))
			retcode = -EFAULT;
		break;
	case TBGEN_GET_L10MCNTR:
		l10_counter = tbgen_get_l10_mcntr(tbg);

		if (copy_to_user((u64 *)arg, &l10_counter,
						sizeof(l10_counter)))
			retcode = -EFAULT;
		break;
	case TBGEN_RESET:
		/*XXX: Implement TBGEN reset:
		 * 1. Disable all timers
		 * 2. Rset RFG
		 * 3. Reset TBGEN
		 * 4. Reprogram all timers again from strored timer_param
		 */
		break;
	case TBGEN_GET_STATE:
		if (put_user(tbg->state, (int *)arg))
			retcode = -EFAULT;
		else
			retcode = 0;
		break;
	default:
		retcode = -ENOTTY;
		break;
	}

	return retcode;
}

/**
 * @brief Called whenever apps performs an open on /dev/tbgen.
 *
 * \param inode.
 * \param file ptr.
 * \return zero on success or negative number on failure.
 */
static int tbgen_open(struct inode *inode, struct file *pfile)
{
	pfile->private_data = tbg;
	atomic_inc(&tbg->ref);

	return 0;
}

/**
 * @brief Called whenever apps performs an close on /dev/tbgen.
 *
 * \param inode.
 * \param file ptr.
 * \return zero on success or negative number on failure.
 */
int tbgen_release(struct inode *inode, struct file *pfile)
{
	atomic_dec(&tbg->ref);
	return 0;
}

/** @brief file ops structure
 */
static const struct file_operations tbg_fops = {
	.owner = THIS_MODULE,
	.open = tbgen_open,
	.read = tbgen_read,
	.unlocked_ioctl = tbgen_ioctl,
	.release = tbgen_release
};

static struct miscdevice tbg_miscdev = {
	MISC_DYNAMIC_MINOR,
	"tbgen",
	&tbg_fops
};
/** @brief probe function call for tbgen, the call is expected to be once (DTS)
 *
 * \params platform device instance given from platform base
 * \return zero on success or negative number on failure.
 */

static int tbgen_of_probe(struct platform_device *pdev)
{
	int retcode = 0, id;
	struct tbgen_timer *timer;

	tbg = kzalloc(sizeof(struct tbgen_dev), GFP_KERNEL);

	if (!tbg) {
		retcode = -ENOMEM;
		goto out;
	}
	tbg->node = pdev->dev.of_node;
	tbg->dev = &pdev->dev;
	atomic_set(&tbg->ref, 0);
	tbg->tbgregs = of_iomap(tbg->node, 0);
	if (!tbg->tbgregs)
		goto out;

	dev_info(tbg->dev, "TBGEN REGS %p\n", tbg->tbgregs);
	tbg->irq = irq_of_parse_and_map(tbg->node, 0);
	if (tbg->irq) {
		retcode = tbgen_register_irq(tbg);
		if (retcode) {
			dev_err(tbg->dev, "Failed to register IRQs, err %d\n",
				retcode);
			goto out;
		}
	} else {
		tbg->dev_flags |= FLG_NO_INTERRUPTS;
	}

	retcode = misc_register(&tbg_miscdev);
	if (retcode < 0) {
		dev_info(&pdev->dev, "error %d misc register\n", retcode);
		goto out;
	}

	spin_lock_init(&tbg->lock);

	for (id = 0; id < MAX_TX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_txtmr[id];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_TX_ALIGNMENT;
	}

	for (id = 0; id < MAX_AXRF_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_tx_axrf[id];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_TX_AXRF;
	}

	for (id = 0; id < MAX_RX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_rxtmr[id];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_RX_ALIGNMENT;
	}

	for (id = MAX_GP_EVENT_TIMERS; id < ( 2 * MAX_GP_EVENT_TIMERS); id++) {
		timer = &tbg->tbg_gptmr[id - MAX_GP_EVENT_TIMERS];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_GP_EVENT;
	}

	for (id = 0; id < MAX_SRX_ALIGNMENT_TIMERS; id++) {
		timer = &tbg->tbg_srxtmr[id];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_SRX_ALIGNMENT;
	}

	for (id = 0; id < MAX_TIMED_INTERRUPT_TIMER_CTRLS; id++) {
		timer = &tbg->tbg_titc_tmr[id];
		spin_lock_init(&timer->lock);
		timer->tbg = tbg;
		timer->id = id;
		timer->type = JESD_TITC_ALIGNMENT;
	}

	init_waitqueue_head(&tbg->wait_q);
	raw_spin_lock_init(&tbg->wait_q_lock);
	dev_set_drvdata(tbg->dev, tbg);
	tbg->state = TBG_STATE_STANDBY;
	tbg->sync_state = SYNC_INVALID;
	/*Disable all interrupts*/
	tbgen_write_reg(&tbg->tbgregs->cntrl_1, 0);

	return retcode;

out:
	if (tbg->tbgregs)
		iounmap(tbg->tbgregs);
	kfree(tbg);
	return retcode;
}

/** @brief remove function call for tbgen
 *
 *  \params platform device instance given from platform base
 *  \return zero on success or negative number on failure.
 */
static int tbgen_of_remove(struct platform_device *pdev)
{
	int retcode = 0, id;
	struct tbgen_dev *tbg = dev_get_drvdata(&pdev->dev);

	for (id = 0; id < MAX_TX_ALIGNMENT_TIMERS; id++)
		tbgen_timer_ctrl(tbg, JESD_TX_ALIGNMENT, id, 0);

	for (id = 0; id < MAX_AXRF_ALIGNMENT_TIMERS; id++)
		tbgen_timer_ctrl(tbg, JESD_TX_AXRF, id, 0);

	for (id = 0; id < MAX_RX_ALIGNMENT_TIMERS; id++)
		tbgen_timer_ctrl(tbg, JESD_RX_ALIGNMENT, id, 0);

	for (id = 0; id < MAX_SRX_ALIGNMENT_TIMERS; id++)
		tbgen_timer_ctrl(tbg, JESD_SRX_ALIGNMENT, id, 0);

	for (id = 0; id < MAX_TIMED_INTERRUPT_TIMER_CTRLS; id++)
		tbgen_timer_ctrl(tbg, JESD_TITC_ALIGNMENT, id, 0);

	for (id = 0; id < MAX_GP_EVENT_TIMERS; id++)
		tbgen_timer_ctrl(tbg, JESD_GP_EVENT, id, 0);

	/*XXX: Disable IRQ and RFG */

	misc_deregister(&tbg_miscdev);

	kfree(tbg);

	return retcode;
}

static struct of_device_id tbgen_match[] = {
	{.compatible = "fsl,d4400-tbgen",},
	{},
};

static struct platform_driver tbgen_driver = {
	.driver = {
		.name = "fsl-tbgen",
		.owner = THIS_MODULE,
		.of_match_table = tbgen_match,
	},
	.probe = tbgen_of_probe,
	.remove = tbgen_of_remove,
};


/** @brief entry point and registration platform
 *
 *  \return zero on success or negative number on failure.
 */
static int __init tbgen_module_init(void)
{
	return platform_driver_register(&tbgen_driver);
}

/** @brief exit point and un-registration of platform
 *
 *  \return zero on success or negative number on failure.
 */

static void __exit tbgen_module_clean(void)
{
	platform_driver_unregister(&tbgen_driver);
}

module_init(tbgen_module_init);
module_exit(tbgen_module_clean);

MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("Freescale Semiconductor, Inc");
MODULE_DESCRIPTION("tbgen driver");
