#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd86150b530 .scope module, "rippleCounter" "rippleCounter" 2 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "count"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
o0x10e246578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd861520820_0 .net "clk", 0 0, o0x10e246578;  0 drivers
v0x7fd8615208d0_0 .net "count", 3 0, L_0x7fd861521f20;  1 drivers
v0x7fd861520960_0 .net "q", 3 0, L_0x7fd861521cd0;  1 drivers
o0x10e2460c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd8615209f0_0 .net "reset", 0 0, o0x10e2460c8;  0 drivers
L_0x7fd8615215b0 .part L_0x7fd861521f20, 1, 1;
L_0x7fd861521690 .part L_0x7fd861521cd0, 0, 1;
L_0x7fd861521820 .part L_0x7fd861521f20, 2, 1;
L_0x7fd861521920 .part L_0x7fd861521cd0, 1, 1;
L_0x7fd861521a90 .part L_0x7fd861521f20, 3, 1;
L_0x7fd861521b80 .part L_0x7fd861521cd0, 2, 1;
L_0x7fd861521cd0 .concat8 [ 1 1 1 1], v0x7fd861520580_0, v0x7fd86151ed80_0, v0x7fd86151f640_0, v0x7fd86151ff10_0;
L_0x7fd861521f20 .concat8 [ 1 1 1 1], L_0x7fd861521c20, L_0x7fd861521500, L_0x7fd861521770, L_0x7fd861521a20;
L_0x7fd861522080 .part L_0x7fd861521f20, 0, 1;
S_0x7fd86150cfe0 .scope generate, "eachFlipFlop[1]" "eachFlipFlop[1]" 2 10, 2 10 0, S_0x7fd86150b530;
 .timescale 0 0;
P_0x7fd86150e8d0 .param/l "i" 0 2 10, +C4<01>;
S_0x7fd86150bcb0 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fd86150cfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fd861521500 .functor NOT 1, v0x7fd86151ed80_0, C4<0>, C4<0>, C4<0>;
v0x7fd861507750_0 .net "D", 0 0, L_0x7fd8615215b0;  1 drivers
v0x7fd86151ece0_0 .net "clk", 0 0, L_0x7fd861521690;  1 drivers
v0x7fd86151ed80_0 .var "q", 0 0;
v0x7fd86151ee30_0 .net "qBar", 0 0, L_0x7fd861521500;  1 drivers
v0x7fd86151eed0_0 .net "rst", 0 0, o0x10e2460c8;  alias, 0 drivers
E_0x7fd86150c7d0/0 .event negedge, v0x7fd86151eed0_0;
E_0x7fd86150c7d0/1 .event posedge, v0x7fd86151ece0_0;
E_0x7fd86150c7d0 .event/or E_0x7fd86150c7d0/0, E_0x7fd86150c7d0/1;
S_0x7fd86151f030 .scope generate, "eachFlipFlop[2]" "eachFlipFlop[2]" 2 10, 2 10 0, S_0x7fd86150b530;
 .timescale 0 0;
P_0x7fd86151f1e0 .param/l "i" 0 2 10, +C4<010>;
S_0x7fd86151f260 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fd86151f030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fd861521770 .functor NOT 1, v0x7fd86151f640_0, C4<0>, C4<0>, C4<0>;
v0x7fd86151f4f0_0 .net "D", 0 0, L_0x7fd861521820;  1 drivers
v0x7fd86151f5a0_0 .net "clk", 0 0, L_0x7fd861521920;  1 drivers
v0x7fd86151f640_0 .var "q", 0 0;
v0x7fd86151f6f0_0 .net "qBar", 0 0, L_0x7fd861521770;  1 drivers
v0x7fd86151f790_0 .net "rst", 0 0, o0x10e2460c8;  alias, 0 drivers
E_0x7fd86151f4c0/0 .event negedge, v0x7fd86151eed0_0;
E_0x7fd86151f4c0/1 .event posedge, v0x7fd86151f5a0_0;
E_0x7fd86151f4c0 .event/or E_0x7fd86151f4c0/0, E_0x7fd86151f4c0/1;
S_0x7fd86151f8d0 .scope generate, "eachFlipFlop[3]" "eachFlipFlop[3]" 2 10, 2 10 0, S_0x7fd86150b530;
 .timescale 0 0;
P_0x7fd86151fab0 .param/l "i" 0 2 10, +C4<011>;
S_0x7fd86151fb30 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fd86151f8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fd861521a20 .functor NOT 1, v0x7fd86151ff10_0, C4<0>, C4<0>, C4<0>;
v0x7fd86151fdc0_0 .net "D", 0 0, L_0x7fd861521a90;  1 drivers
v0x7fd86151fe70_0 .net "clk", 0 0, L_0x7fd861521b80;  1 drivers
v0x7fd86151ff10_0 .var "q", 0 0;
v0x7fd86151ffc0_0 .net "qBar", 0 0, L_0x7fd861521a20;  1 drivers
v0x7fd861520060_0 .net "rst", 0 0, o0x10e2460c8;  alias, 0 drivers
E_0x7fd86151fd90/0 .event negedge, v0x7fd86151eed0_0;
E_0x7fd86151fd90/1 .event posedge, v0x7fd86151fe70_0;
E_0x7fd86151fd90 .event/or E_0x7fd86151fd90/0, E_0x7fd86151fd90/1;
S_0x7fd8615201d0 .scope module, "zerothFlipFlop" "DFlipFlop" 2 8, 3 1 0, S_0x7fd86150b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fd861521c20 .functor NOT 1, v0x7fd861520580_0, C4<0>, C4<0>, C4<0>;
v0x7fd861520430_0 .net "D", 0 0, L_0x7fd861522080;  1 drivers
v0x7fd8615204e0_0 .net "clk", 0 0, o0x10e246578;  alias, 0 drivers
v0x7fd861520580_0 .var "q", 0 0;
v0x7fd861520630_0 .net "qBar", 0 0, L_0x7fd861521c20;  1 drivers
v0x7fd8615206d0_0 .net "rst", 0 0, o0x10e2460c8;  alias, 0 drivers
E_0x7fd861520400/0 .event negedge, v0x7fd86151eed0_0;
E_0x7fd861520400/1 .event posedge, v0x7fd8615204e0_0;
E_0x7fd861520400 .event/or E_0x7fd861520400/0, E_0x7fd861520400/1;
S_0x7fd86150e300 .scope module, "testbench" "testbench" 3 14;
 .timescale 0 0;
P_0x7fd86150b460 .param/l "ClockDelay" 0 3 18, +C4<00000000000000000000000000000001>;
v0x7fd8615211b0_0 .var "D", 0 0;
v0x7fd861521260_0 .var "clk", 0 0;
v0x7fd8615212f0_0 .net "q", 0 0, v0x7fd861520f20_0;  1 drivers
v0x7fd8615213a0_0 .net "qBar", 0 0, L_0x7fd861522170;  1 drivers
v0x7fd861521430_0 .var "rst", 0 0;
S_0x7fd861520b50 .scope module, "myFlipFlop" "DFlipFlop" 3 17, 3 1 0, S_0x7fd86150e300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fd861522170 .functor NOT 1, v0x7fd861520f20_0, C4<0>, C4<0>, C4<0>;
v0x7fd861520dd0_0 .net "D", 0 0, v0x7fd8615211b0_0;  1 drivers
v0x7fd861520e80_0 .net "clk", 0 0, v0x7fd861521260_0;  1 drivers
v0x7fd861520f20_0 .var "q", 0 0;
v0x7fd861520fb0_0 .net "qBar", 0 0, L_0x7fd861522170;  alias, 1 drivers
v0x7fd861521050_0 .net "rst", 0 0, v0x7fd861521430_0;  1 drivers
E_0x7fd861520d80/0 .event negedge, v0x7fd861521050_0;
E_0x7fd861520d80/1 .event posedge, v0x7fd861520e80_0;
E_0x7fd861520d80 .event/or E_0x7fd861520d80/0, E_0x7fd861520d80/1;
    .scope S_0x7fd86150bcb0;
T_0 ;
    %wait E_0x7fd86150c7d0;
    %load/vec4 v0x7fd86151eed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd86151ed80_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd861507750_0;
    %store/vec4 v0x7fd86151ed80_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd86151f260;
T_1 ;
    %wait E_0x7fd86151f4c0;
    %load/vec4 v0x7fd86151f790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd86151f640_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd86151f4f0_0;
    %store/vec4 v0x7fd86151f640_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd86151fb30;
T_2 ;
    %wait E_0x7fd86151fd90;
    %load/vec4 v0x7fd861520060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd86151ff10_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fd86151fdc0_0;
    %store/vec4 v0x7fd86151ff10_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd8615201d0;
T_3 ;
    %wait E_0x7fd861520400;
    %load/vec4 v0x7fd8615206d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd861520580_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd861520430_0;
    %store/vec4 v0x7fd861520580_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd861520b50;
T_4 ;
    %wait E_0x7fd861520d80;
    %load/vec4 v0x7fd861521050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd861520f20_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd861520dd0_0;
    %store/vec4 v0x7fd861520f20_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd86150e300;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd861521260_0, 0;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fd861521260_0;
    %inv;
    %assign/vec4 v0x7fd861521260_0, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fd86150e300;
T_6 ;
    %vpi_call 3 28 "$dumpfile", "DFlipFlop.vcd" {0 0 0};
    %vpi_call 3 29 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fd861520b50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd861521430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd861521430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8615211b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8615211b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 34 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rippleCounter.v";
    "./DFlipFlop.v";
