$date
	Sun Sep 14 21:27:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FA_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
0(
0'
0&
1%
0$
0#
0"
1!
$end
#10000
1!
1$
0%
b10 )
#20000
1"
0!
1'
1%
b11 )
#30000
0"
1!
0'
1#
0$
0%
b100 )
#40000
1"
0!
1(
1%
b101 )
#50000
1"
1&
0!
0(
1$
0%
b110 )
#60000
1!
1'
1(
1%
b111 )
#70000
b1000 )
