<html><head><title>Icestorm: TBL (four register table, 8B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>TBL (four register table, 8B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v0.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 3.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 3.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9333</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>4033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>100179</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v0.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009148</td><td>30202</td><td>200</td><td>30010</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>668</td><td>1009427</td><td>30249</td><td>200</td><td>30063</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009399</td><td>30059</td><td>20</td><td>30062</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>34</td><td>1009422</td><td>30060</td><td>20</td><td>30057</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30025</td><td>40066</td><td>30034</td><td>11</td><td>30023</td><td>10</td><td>30049</td><td>30</td><td>1009618</td><td>30062</td><td>20</td><td>30055</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v1.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>696</td><td>1009384</td><td>30248</td><td>200</td><td>30062</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30002</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009179</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009170</td><td>30011</td><td>20</td><td>30010</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009179</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: Latency 1->4</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v2.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30002</td><td>0</td><td>700</td><td>0</td><td>1009164</td><td>30202</td><td>200</td><td>0</td><td>30010</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>650</td><td>0</td><td>1009421</td><td>30250</td><td>200</td><td>0</td><td>30064</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>0</td><td>200</td><td>30000</td><td>0</td><td>700</td><td>0</td><td>1009173</td><td>30200</td><td>200</td><td>0</td><td>30008</td><td>200</td><td>90204</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009162</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: Latency 1->5</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v3.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009153</td><td>30202</td><td>200</td><td>30010</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1009173</td><td>30200</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90192</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40033</td><td>30011</td><td>11</td><td>30000</td><td>0</td><td>10</td><td>30000</td><td>30</td><td>1009173</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: Latency 1->6</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbl v4.8b, { v0.16b, v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0034</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007088</td><td>30202</td><td>200</td><td>30010</td><td>200</td><td>90030</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30002</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>40034</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30001</td><td>700</td><td>1007125</td><td>30201</td><td>200</td><td>30008</td><td>200</td><td>90024</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0034</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007103</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007453</td><td>30048</td><td>20</td><td>30055</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>40034</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1007120</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 7: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  tbl v0.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v1.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v2.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v3.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v4.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v5.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v6.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b
  tbl v7.8b, { v8.16b, v9.16b, v10.16b, v11.16b }, v12.8b</pre><div><input type="checkbox" id="checkbox-17" checked="checked"><label for="checkbox-17"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9
  movi v9.16b, 10
  movi v10.16b, 11
  movi v11.16b, 12
  movi v12.16b, 13</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5005</p><div><input type="checkbox" id="checkbox-18" checked="checked"><label for="checkbox-18"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240204</td><td>120058</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200055</td><td>240212</td><td>200</td><td>0</td><td>240018</td><td>200</td><td>720054</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120036</td><td>240205</td><td>201</td><td>240004</td><td>0</td><td>200</td><td>240010</td><td>0</td><td>700</td><td>0</td><td>1200049</td><td>240210</td><td>200</td><td>0</td><td>240016</td><td>200</td><td>720048</td><td>101</td><td>240000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5005</p><div><input type="checkbox" id="checkbox-19" checked="checked"><label for="checkbox-19"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240024</td><td>120056</td><td>240014</td><td>11</td><td>240003</td><td>10</td><td>240008</td><td>30</td><td>1199996</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240025</td><td>120073</td><td>240054</td><td>11</td><td>240043</td><td>10</td><td>240058</td><td>30</td><td>1199996</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240025</td><td>120072</td><td>240050</td><td>11</td><td>240039</td><td>10</td><td>240054</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1200266</td><td>240068</td><td>20</td><td>240068</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1200039</td><td>240018</td><td>20</td><td>240012</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>120036</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1199998</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>240000</td><td>10</td></tr></table></div></div></div></div></body></html>