{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721099193096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721099193102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 11:06:32 2024 " "Processing started: Tue Jul 16 11:06:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721099193102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099193102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099193102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721099193503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721099193503 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_data_cfg_ctrl.v(51) " "Verilog HDL Expression warning at ws2812_data_cfg_ctrl.v(51): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721099202199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_data_cfg_ctrl.v(59) " "Verilog HDL Expression warning at ws2812_data_cfg_ctrl.v(59): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721099202199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_data_cfg_ctrl " "Found entity 1: ws2812_data_cfg_ctrl" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_hsv " "Found entity 1: rgb_hsv" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HSVComparator.v(26) " "Verilog HDL information at HSVComparator.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721099202206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSVComparator " "Found entity 1: HSVComparator" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_jingles " "Found entity 1: beep_jingles" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_bgm " "Found entity 1: beep_bgm" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/rtl_menu/counter.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_top " "Found entity 1: ws2812_top" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(21) " "Verilog HDL Declaration information at i2c_ctrl.v(21): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721099202220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_ADDR reg_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"REG_ADDR\" differs only in case from object \"reg_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721099202220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY " "Found entity 1: FSM_KEY" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_recognize " "Found entity 1: color_recognize" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_top_multi " "Found entity 1: cls381_top_multi" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_cfg_ctrl " "Found entity 1: cls381_cfg_ctrl" {  } { { "../../rtl/rtl_menu/cls381_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099202229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_g rgb_hsv.v(25) " "Verilog HDL Implicit Net warning at rgb_hsv.v(25): created implicit net for \"r_g\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_b rgb_hsv.v(26) " "Verilog HDL Implicit Net warning at rgb_hsv.v(26): created implicit net for \"r_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_b rgb_hsv.v(27) " "Verilog HDL Implicit Net warning at rgb_hsv.v(27): created implicit net for \"g_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202229 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_jingles beep_Jingles.v(25) " "Verilog HDL Parameter Declaration warning at beep_Jingles.v(25): Parameter Declaration in module \"beep_jingles\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721099202233 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_bgm beep_bgm.v(54) " "Verilog HDL Parameter Declaration warning at beep_bgm.v(54): Parameter Declaration in module \"beep_bgm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721099202234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY FSM_KEY.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module \"FSM_KEY\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721099202236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "color_recognize " "Elaborating entity \"color_recognize\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721099202297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_top ws2812_top:ws2812_top_inst " "Elaborating entity \"ws2812_top\" for hierarchy \"ws2812_top:ws2812_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "ws2812_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202317 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pwm ws2812_top.v(12) " "Output port \"pwm\" at ws2812_top.v(12) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721099202320 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(112) " "Verilog HDL assignment warning at ws2812_ctrl.v(112): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202328 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(141) " "Verilog HDL assignment warning at ws2812_ctrl.v(141): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202328 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_ctrl.v(85) " "Verilog HDL Case Statement information at ws2812_ctrl.v(85): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721099202329 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ws2812_top:ws2812_top_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"ws2812_top:ws2812_top_inst\|counter:counter_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "counter_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_data_cfg_ctrl ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst " "Elaborating entity \"ws2812_data_cfg_ctrl\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_cfg_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202346 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_data_cfg_ctrl.v(48) " "Verilog HDL Case Statement information at ws2812_data_cfg_ctrl.v(48): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721099202367 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_data_cfg_ctrl.v(101) " "Verilog HDL Case Statement information at ws2812_data_cfg_ctrl.v(101): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721099202367 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "point ws2812_data_cfg_ctrl.v(18) " "Output port \"point\" at ws2812_data_cfg_ctrl.v(18) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721099202471 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[63\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[63\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202493 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[63\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[63\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[62\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[62\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202494 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[62\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[62\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[61\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[61\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202495 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[61\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[61\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[60\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[60\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202496 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[60\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[60\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[59\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[59\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202497 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[59\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[59\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[58\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[58\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202498 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[58\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[58\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202499 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[57\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[57\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202500 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[57\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[57\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[56\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[56\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202501 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[56\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[56\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[55\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[55\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202502 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202503 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[55\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[55\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[54\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[54\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202504 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[54\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[54\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[53\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[53\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202505 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202506 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[53\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[53\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[52\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[52\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202508 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[52\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[52\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[51\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[51\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202509 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202510 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[51\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[51\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[50\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[50\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202511 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[50\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[50\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[49\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[49\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202512 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202513 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[49\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[49\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[48\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[48\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202514 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[48\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[48\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[47\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[47\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202515 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202516 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[47\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[47\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[46\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[46\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202517 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202518 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202518 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202518 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202518 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[46\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[46\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[45\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[45\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202519 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202520 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[45\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[45\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[44\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[44\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202521 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[44\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[44\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[43\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[43\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202522 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202523 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[43\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[43\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[42\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[42\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202524 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[42\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[42\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[41\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[41\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202525 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202526 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[41\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[41\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[40\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[40\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202527 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[40\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[40\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[39\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[39\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202528 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202529 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[39\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[39\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[38\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[38\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202530 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[38\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[38\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[37\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[37\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202531 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202532 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202533 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202533 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202533 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202533 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[37\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[37\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202533 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[36\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[36\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202534 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[36\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[36\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202535 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[35\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[35\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202536 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[35\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[35\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[34\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[34\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202537 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202538 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[34\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[34\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[33\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[33\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202539 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[33\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[33\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[32\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[32\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202540 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202541 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[32\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[32\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[31\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[31\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202542 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202543 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[31\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[31\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[30\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[30\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202544 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[30\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[30\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[29\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[29\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202545 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202546 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[29\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[29\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[28\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[28\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202547 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[28\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[28\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202548 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[27\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[27\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202549 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[27\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[27\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202550 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[26\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[26\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202551 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[26\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[26\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[25\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[25\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202552 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202553 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[25\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[25\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[24\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[24\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202554 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[24\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[24\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[23\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[23\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202555 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202556 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[23\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[23\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[22\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[22\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202557 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[22\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[22\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[21\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[21\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202558 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202559 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[21\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[21\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[20\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[20\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202560 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[20\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[20\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[19\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[19\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202561 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202562 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[19\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[19\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[18\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[18\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202563 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202564 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[18\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[18\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[17\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[17\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202565 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202566 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[17\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[17\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[16\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[16\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202567 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202568 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[16\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[16\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[15\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[15\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202569 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202570 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[15\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[15\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[14\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[14\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202571 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202572 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[14\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[14\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202573 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[13\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[13\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202574 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202575 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[13\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[13\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[12\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[12\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202576 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202577 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[12\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[12\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[11\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[11\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202578 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202579 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[11\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[11\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[10\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[10\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202580 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202581 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202582 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[10\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[10\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[9\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[9\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202583 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202584 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[9\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[9\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[8\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[8\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202585 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202586 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[8\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[8\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[7\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[7\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202587 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202588 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202589 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[7\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[7\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[6\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[6\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202590 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202591 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[6\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[6\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[5\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[5\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202592 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202593 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[5\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[5\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[4\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[4\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202594 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202595 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202596 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202597 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[4\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[4\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202597 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[3\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[3\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202597 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202598 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[3\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[3\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[2\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[2\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202599 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[2\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[2\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202600 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[1\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[1\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202601 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[1\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[1\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[0\] ws2812_data_cfg_ctrl.v(209) " "Inferred latch for \"is_correct\[0\]\" at ws2812_data_cfg_ctrl.v(209)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[3\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[3\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[4\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[4\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[5\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[5\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[6\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[6\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202602 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[7\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[7\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[11\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[11\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[12\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[12\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[13\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[13\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[14\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[14\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[15\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[15\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[19\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[19\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[20\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[20\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[21\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[21\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[22\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[22\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_background\[0\]\[23\] ws2812_data_cfg_ctrl.v(192) " "Inferred latch for \"data_background\[0\]\[23\]\" at ws2812_data_cfg_ctrl.v(192)" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202603 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_KEY ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst " "Elaborating entity \"FSM_KEY\" for hierarchy \"ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "FSM_KEY_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_bgm ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst " "Elaborating entity \"beep_bgm\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_bgm_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_bgm.v(180) " "Verilog HDL assignment warning at beep_bgm.v(180): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202795 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(199) " "Verilog HDL assignment warning at beep_bgm.v(199): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202795 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(200) " "Verilog HDL assignment warning at beep_bgm.v(200): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(203) " "Verilog HDL assignment warning at beep_bgm.v(203): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(205) " "Verilog HDL assignment warning at beep_bgm.v(205): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(208) " "Verilog HDL assignment warning at beep_bgm.v(208): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(211) " "Verilog HDL assignment warning at beep_bgm.v(211): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(214) " "Verilog HDL assignment warning at beep_bgm.v(214): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(215) " "Verilog HDL assignment warning at beep_bgm.v(215): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202796 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(220) " "Verilog HDL assignment warning at beep_bgm.v(220): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(223) " "Verilog HDL assignment warning at beep_bgm.v(223): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(226) " "Verilog HDL assignment warning at beep_bgm.v(226): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(227) " "Verilog HDL assignment warning at beep_bgm.v(227): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(235) " "Verilog HDL assignment warning at beep_bgm.v(235): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(238) " "Verilog HDL assignment warning at beep_bgm.v(238): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202797 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(239) " "Verilog HDL assignment warning at beep_bgm.v(239): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(242) " "Verilog HDL assignment warning at beep_bgm.v(242): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(244) " "Verilog HDL assignment warning at beep_bgm.v(244): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(245) " "Verilog HDL assignment warning at beep_bgm.v(245): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(248) " "Verilog HDL assignment warning at beep_bgm.v(248): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(251) " "Verilog HDL assignment warning at beep_bgm.v(251): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(254) " "Verilog HDL assignment warning at beep_bgm.v(254): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202798 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(257) " "Verilog HDL assignment warning at beep_bgm.v(257): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(272) " "Verilog HDL assignment warning at beep_bgm.v(272): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(275) " "Verilog HDL assignment warning at beep_bgm.v(275): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(276) " "Verilog HDL assignment warning at beep_bgm.v(276): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(284) " "Verilog HDL assignment warning at beep_bgm.v(284): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(287) " "Verilog HDL assignment warning at beep_bgm.v(287): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(288) " "Verilog HDL assignment warning at beep_bgm.v(288): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(291) " "Verilog HDL assignment warning at beep_bgm.v(291): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(293) " "Verilog HDL assignment warning at beep_bgm.v(293): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202799 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(294) " "Verilog HDL assignment warning at beep_bgm.v(294): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(296) " "Verilog HDL assignment warning at beep_bgm.v(296): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(299) " "Verilog HDL assignment warning at beep_bgm.v(299): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(302) " "Verilog HDL assignment warning at beep_bgm.v(302): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(305) " "Verilog HDL assignment warning at beep_bgm.v(305): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(320) " "Verilog HDL assignment warning at beep_bgm.v(320): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(323) " "Verilog HDL assignment warning at beep_bgm.v(323): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(324) " "Verilog HDL assignment warning at beep_bgm.v(324): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202800 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(332) " "Verilog HDL assignment warning at beep_bgm.v(332): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(333) " "Verilog HDL assignment warning at beep_bgm.v(333): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(335) " "Verilog HDL assignment warning at beep_bgm.v(335): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(336) " "Verilog HDL assignment warning at beep_bgm.v(336): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(339) " "Verilog HDL assignment warning at beep_bgm.v(339): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(341) " "Verilog HDL assignment warning at beep_bgm.v(341): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(342) " "Verilog HDL assignment warning at beep_bgm.v(342): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(345) " "Verilog HDL assignment warning at beep_bgm.v(345): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(348) " "Verilog HDL assignment warning at beep_bgm.v(348): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(351) " "Verilog HDL assignment warning at beep_bgm.v(351): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202801 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(366) " "Verilog HDL assignment warning at beep_bgm.v(366): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(369) " "Verilog HDL assignment warning at beep_bgm.v(369): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(371) " "Verilog HDL assignment warning at beep_bgm.v(371): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(378) " "Verilog HDL assignment warning at beep_bgm.v(378): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(381) " "Verilog HDL assignment warning at beep_bgm.v(381): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(383) " "Verilog HDL assignment warning at beep_bgm.v(383): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(386) " "Verilog HDL assignment warning at beep_bgm.v(386): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(387) " "Verilog HDL assignment warning at beep_bgm.v(387): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(389) " "Verilog HDL assignment warning at beep_bgm.v(389): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(390) " "Verilog HDL assignment warning at beep_bgm.v(390): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(393) " "Verilog HDL assignment warning at beep_bgm.v(393): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(396) " "Verilog HDL assignment warning at beep_bgm.v(396): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202802 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(399) " "Verilog HDL assignment warning at beep_bgm.v(399): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202803 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_jingles ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst " "Elaborating entity \"beep_jingles\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_jingles_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_flag beep_Jingles.v(160) " "Verilog HDL or VHDL warning at beep_Jingles.v(160): object \"update_flag\" assigned a value but never read" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721099202818 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_Jingles.v(147) " "Verilog HDL assignment warning at beep_Jingles.v(147): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202820 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(180) " "Verilog HDL assignment warning at beep_Jingles.v(180): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202820 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(188) " "Verilog HDL assignment warning at beep_Jingles.v(188): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202821 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(189) " "Verilog HDL assignment warning at beep_Jingles.v(189): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202821 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(196) " "Verilog HDL assignment warning at beep_Jingles.v(196): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202822 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(197) " "Verilog HDL assignment warning at beep_Jingles.v(197): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202823 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(207) " "Verilog HDL assignment warning at beep_Jingles.v(207): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202824 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X beep_Jingles.v(176) " "Verilog HDL Always Construct warning at beep_Jingles.v(176): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721099202825 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] beep_Jingles.v(206) " "Inferred latch for \"X\[0\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202828 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] beep_Jingles.v(206) " "Inferred latch for \"X\[1\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] beep_Jingles.v(206) " "Inferred latch for \"X\[2\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] beep_Jingles.v(206) " "Inferred latch for \"X\[3\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] beep_Jingles.v(206) " "Inferred latch for \"X\[4\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] beep_Jingles.v(206) " "Inferred latch for \"X\[5\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] beep_Jingles.v(206) " "Inferred latch for \"X\[6\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] beep_Jingles.v(206) " "Inferred latch for \"X\[7\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] beep_Jingles.v(206) " "Inferred latch for \"X\[8\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] beep_Jingles.v(206) " "Inferred latch for \"X\[9\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] beep_Jingles.v(206) " "Inferred latch for \"X\[10\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202829 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] beep_Jingles.v(206) " "Inferred latch for \"X\[11\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202830 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] beep_Jingles.v(206) " "Inferred latch for \"X\[12\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202830 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] beep_Jingles.v(206) " "Inferred latch for \"X\[13\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202830 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] beep_Jingles.v(206) " "Inferred latch for \"X\[14\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202830 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] beep_Jingles.v(206) " "Inferred latch for \"X\[15\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202830 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[16\] beep_Jingles.v(206) " "Inferred latch for \"X\[16\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202831 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[0\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[0\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202831 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[1\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[1\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202831 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hsv ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst " "Elaborating entity \"rgb_hsv\" for hierarchy \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "rgb_hsv_get_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 rgb_hsv.v(114) " "Verilog HDL assignment warning at rgb_hsv.v(114): truncated value with size 14 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202845 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_hsv.v(125) " "Verilog HDL Case Statement information at rgb_hsv.v(125): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721099202845 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_hsv.v(161) " "Verilog HDL assignment warning at rgb_hsv.v(161): truncated value with size 16 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202845 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSVComparator ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst " "Elaborating entity \"HSVComparator\" for hierarchy \"ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "HSVComparator_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HSVComparator.v(36) " "Verilog HDL assignment warning at HSVComparator.v(36): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721099202860 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_top_multi cls381_top_multi:cls381_top_inst " "Elaborating entity \"cls381_top_multi\" for hierarchy \"cls381_top_multi:cls381_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "cls381_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "i2c_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202876 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721099202878 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721099202878 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721099202878 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(520) " "Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 520 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721099202883 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202889 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099202890 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_cfg_ctrl cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst " "Elaborating entity \"cls381_cfg_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "cls381_cfg_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099202915 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721099203075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721099203075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721099203075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721099203075 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1721099203075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib24 " "Found entity 1: altsyncram_ib24" {  } { { "db/altsyncram_ib24.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/altsyncram_ib24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099204768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099204768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099204957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099204957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sgi " "Found entity 1: cntr_sgi" {  } { { "db/cntr_sgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_sgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099205566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099205566 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099205964 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721099206058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.16.11:06:49 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl " "2024.07.16.11:06:49 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099209689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099212586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099212718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099216900 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721099217567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2ef08be3/alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099217989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099217989 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721099221230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721099221230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721099221230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721099221230 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721099221230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099221283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221283 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721099221283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099221548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221548 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721099221548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721099221651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099221651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099221701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221701 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721099221701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099221721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721099221721 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721099221721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721099222266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222378 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222379 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222380 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222381 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222382 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222383 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222384 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222385 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222386 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222387 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222388 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222389 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222391 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222392 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222393 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222394 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222395 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222396 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222397 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222398 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222399 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222400 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222401 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222402 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222403 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222404 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222405 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222406 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222407 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222408 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222409 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222410 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222411 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222412 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222413 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222414 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222415 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222416 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222417 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222418 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222420 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222421 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222422 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222423 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222424 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222425 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222426 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222427 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222428 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222429 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222430 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222431 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222432 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222433 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222434 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222435 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222435 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222435 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222435 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222435 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222436 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222437 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222438 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222439 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222440 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222441 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222442 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222443 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222444 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222445 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[23\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222446 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[26\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[30\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222447 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222448 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[22\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222449 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[27\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222450 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222451 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[33\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[41\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[37\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[45\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222452 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[34\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[42\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222453 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[38\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[46\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222454 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[40\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[36\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[32\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[44\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222455 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222456 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[43\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[39\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[35\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[47\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222457 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222458 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222459 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222460 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222461 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222462 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222463 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222464 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[51\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[57\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[49\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[59\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222465 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222466 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[54\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[60\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[52\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[62\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222467 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[50\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222468 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[56\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[48\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[58\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222469 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[53\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[55\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222470 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[61\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|data_background\[63\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10 " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|mode_c.10" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[17\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[26\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222471 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[28\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[24\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[30\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[18\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[16\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[29\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[31\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222472 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[27\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[25\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[37\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[45\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[41\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[33\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[42\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[34\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[38\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222473 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[46\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[40\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[36\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[32\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[44\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[43\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[39\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[35\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[47\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222474 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[9\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[1\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[2\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222475 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[8\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[10\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[57\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[51\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[49\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222476 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[59\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[60\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[54\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[52\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[62\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[50\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[56\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[48\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222477 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[58\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222478 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[53\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222478 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[55\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222478 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[61\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222478 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[63\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_data_cfg_ctrl:ws2812_cfg_ctrl_inst\|is_correct\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721099222478 ""}  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 209 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721099222478 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721099222500 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721099222500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm GND " "Pin \"pwm\" is stuck at GND" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721099225454 "|color_recognize|pwm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721099225454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099225713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721099230498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099230962 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 191 0 0 154 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 154 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1721099231979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721099232066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721099232066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7782 " "Implemented 7782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721099232523 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721099232523 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721099232523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7684 " "Implemented 7684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721099232523 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721099232523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721099232523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721099232648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 11:07:12 2024 " "Processing ended: Tue Jul 16 11:07:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721099232648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721099232648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721099232648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721099232648 ""}
