<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Architecture design.program_counter.rtl</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
<td><a href="design_program_counter_f1emcgdm.htm"><img src="images/symbol.png">program_counter</a></td>
</tr>
</table>
</div>
<h1>Documentation for architecture design.program_counter.rtl</h1><table class="tableContents"><tr>
<td class="grActive"><a href="design_program_counter_rtl_dmt0s558.htm">Contents</a></td>
<td><a href="design_program_counter_rtl_dmt0s558-d.htm">Side Data</a></td>
<td><a href="design_program_counter_rtl_dmt0s558-h.htm">Generated HDL</a></td>
</tr></table>
<h2>VHDL contents</h2><pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">-- EASE/HDL begin --------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Architecture 'rtl' of entity 'program_counter'.</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    5  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    6  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    7  </span><span class="DefaultComment">-- Copy of the interface declaration:</span>
<span class="DefaultMargin">    8  </span><span class="DefaultComment">--</span>
<span class="DefaultMargin">    9  </span><span class="DefaultComment">--   port (</span>
<span class="DefaultMargin">   10  </span><span class="DefaultComment">--     clk      : in     std_logic;</span>
<span class="DefaultMargin">   11  </span><span class="DefaultComment">--     reset    : in     std_logic;</span>
<span class="DefaultMargin">   12  </span><span class="DefaultComment">--     pcwrite  : in     std_logic;</span>
<span class="DefaultMargin">   13  </span><span class="DefaultComment">--     pcsource : in     std_logic_vector(15 downto 0);</span>
<span class="DefaultMargin">   14  </span><span class="DefaultComment">--     pcout    : out    std_logic_vector(15 downto 0));</span>
<span class="DefaultMargin">   15  </span><span class="DefaultComment">-- </span>
<span class="DefaultMargin">   16  </span><span class="DefaultComment">-- EASE/HDL end ----------------------------------------------------------------</span>
<span class="DefaultMargin">   17  </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> rtl </span><span class="DefaultGroup1">of</span><span class="DefaultText"> program_counter </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">   18  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText"> pc_reg : </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(15 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   19  </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">   20  </span><span class="DefaultText">    </span><span class="DefaultGroup1">process</span><span class="DefaultText"> (clk, reset)</span>
<span class="DefaultMargin">   21  </span><span class="DefaultText">    </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">   22  </span><span class="DefaultText">        </span><span class="DefaultGroup1">if</span><span class="DefaultText"> reset = </span><span class="DefaultStrings">'0'</span><span class="DefaultText"> </span><span class="DefaultGroup1">then</span>
<span class="DefaultMargin">   23  </span><span class="DefaultText">            pc_reg &lt;= (</span><span class="DefaultGroup1">others</span><span class="DefaultText"> =&gt; </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);  </span><span class="DefaultComment">-- Set program counter to 0 on reset</span>
<span class="DefaultMargin">   24  </span><span class="DefaultText">        </span><span class="DefaultGroup1">elsif</span><span class="DefaultText"> </span><span class="DefaultGroup3">rising_edge</span><span class="DefaultText">(clk) </span><span class="DefaultGroup1">then</span>
<span class="DefaultMargin">   25  </span><span class="DefaultText">            </span><span class="DefaultGroup1">if</span><span class="DefaultText"> pcwrite = </span><span class="DefaultStrings">'1'</span><span class="DefaultText"> </span><span class="DefaultGroup1">then</span>
<span class="DefaultMargin">   26  </span><span class="DefaultText">                pc_reg &lt;= pcsource;  </span><span class="DefaultComment">-- Update program counter with pcwrite value</span>
<span class="DefaultMargin">   27  </span><span class="DefaultText">            </span><span class="DefaultGroup1">else</span>
<span class="DefaultMargin">   28  </span><span class="DefaultText">                </span>
<span class="DefaultMargin">   29  </span><span class="DefaultText">            </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">if</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   30  </span><span class="DefaultText">        </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">if</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   31  </span><span class="DefaultText">    </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">process</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   32  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   33  </span><span class="DefaultText">    pcout &lt;= pc_reg;  </span><span class="DefaultComment">-- Assign the internal pc_reg to the output port</span>
<span class="DefaultMargin">   34  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> rtl ; </span><span class="DefaultComment">-- of program_counter</span>
<span class="DefaultMargin">   35  </span>
</pre>
</body>
</html>
