Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 21 10:27:34 2017
| Host         : HAO-THUNDER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          378 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+
|               Clock Signal              |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                          |                                        |                  |                2 |              2 |
|  Controller/alu_control_reg[2]_i_2_n_16 |                                        |                  |                1 |              3 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[10][31]_i_1_n_16 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[11][31]_i_1_n_16 | reset_IBUF       |                7 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[12][31]_i_1_n_16 | reset_IBUF       |                9 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[13][31]_i_1_n_16 | reset_IBUF       |                6 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[14][31]_i_1_n_16 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[15][31]_i_1_n_16 | reset_IBUF       |                6 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[16][31]_i_1_n_16 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[17][31]_i_1_n_16 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[18][31]_i_1_n_16 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[19][31]_i_1_n_16 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[1][31]_i_1_n_16  | reset_IBUF       |                7 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[20][31]_i_1_n_16 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[21][31]_i_1_n_16 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[22][31]_i_1_n_16 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[23][31]_i_1_n_16 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[24][31]_i_1_n_16 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[25][31]_i_1_n_16 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[26][31]_i_1_n_16 | reset_IBUF       |               13 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[27][31]_i_1_n_16 | reset_IBUF       |               17 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[28][31]_i_1_n_16 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[29][31]_i_1_n_16 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[2][31]_i_1_n_16  | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[30][31]_i_1_n_16 | reset_IBUF       |               17 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[31][31]_i_1_n_16 | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[3][31]_i_1_n_16  | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[4][31]_i_1_n_16  | reset_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[5][31]_i_1_n_16  | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[6][31]_i_1_n_16  | reset_IBUF       |               19 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[7][31]_i_1_n_16  | reset_IBUF       |               19 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[8][31]_i_1_n_16  | reset_IBUF       |               23 |             32 |
|  clk_IBUF_BUFG                          | Data_path/r0/register[9][31]_i_1_n_16  | reset_IBUF       |               23 |             32 |
+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 16+    |                    31 |
+--------+-----------------------+


