{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483544219886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483544219886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 22:36:59 2017 " "Processing started: Wed Jan 04 22:36:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483544219886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483544219886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myfirst_niosii -c myfirst_niosii " "Command: quartus_map --read_settings_files=on --write_settings_files=off myfirst_niosii -c myfirst_niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483544219887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483544220388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_mux_001 " "Found entity 1: DE2_115_SOPC_rsp_xbar_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_mux " "Found entity 1: DE2_115_SOPC_rsp_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_demux_002 " "Found entity 1: DE2_115_SOPC_rsp_xbar_demux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_demux " "Found entity 1: DE2_115_SOPC_rsp_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pio_led " "Found entity 1: DE2_115_SOPC_pio_led" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_onchip_memory2 " "Found entity 1: DE2_115_SOPC_onchip_memory2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_id_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544220530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_id_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544220530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_002_default_decode " "Found entity 1: DE2_115_SOPC_id_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220531 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router_002 " "Found entity 2: DE2_115_SOPC_id_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_id_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544220536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_id_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544220537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_default_decode " "Found entity 1: DE2_115_SOPC_id_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220538 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router " "Found entity 2: DE2_115_SOPC_id_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_oci_test_bench " "Found entity 1: DE2_115_SOPC_cpu_oci_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_tck " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544220581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544220581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_dc_tag_module " "Found entity 6: DE2_115_SOPC_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_dc_data_module " "Found entity 7: DE2_115_SOPC_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_dc_victim_module " "Found entity 8: DE2_115_SOPC_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SOPC_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_ociram_sp_ram_module " "Found entity 10: DE2_115_SOPC_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_nios2_ocimem " "Found entity 11: DE2_115_SOPC_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_nios2_avalon_reg " "Found entity 12: DE2_115_SOPC_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_nios2_oci_break " "Found entity 13: DE2_115_SOPC_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_nios2_oci_xbrk " "Found entity 14: DE2_115_SOPC_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_nios2_oci_dbrk " "Found entity 15: DE2_115_SOPC_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_nios2_oci_itrace " "Found entity 16: DE2_115_SOPC_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_nios2_oci_td_mode " "Found entity 17: DE2_115_SOPC_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_nios2_oci_dtrace " "Found entity 18: DE2_115_SOPC_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_nios2_oci_compute_tm_count " "Found entity 19: DE2_115_SOPC_cpu_nios2_oci_compute_tm_count" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_nios2_oci_fifowp_inc " "Found entity 20: DE2_115_SOPC_cpu_nios2_oci_fifowp_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_nios2_oci_fifocount_inc " "Found entity 21: DE2_115_SOPC_cpu_nios2_oci_fifocount_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_nios2_oci_fifo " "Found entity 22: DE2_115_SOPC_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_nios2_oci_pib " "Found entity 23: DE2_115_SOPC_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_nios2_oci_im " "Found entity 24: DE2_115_SOPC_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_nios2_performance_monitors " "Found entity 25: DE2_115_SOPC_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu " "Found entity 27: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_mux " "Found entity 1: DE2_115_SOPC_cmd_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_demux_001 " "Found entity 1: DE2_115_SOPC_cmd_xbar_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_demux " "Found entity 1: DE2_115_SOPC_cmd_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544221708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544221708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_addr_router_001_default_decode " "Found entity 1: DE2_115_SOPC_addr_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221710 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_addr_router_001 " "Found entity 2: DE2_115_SOPC_addr_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544221717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483544221718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_addr_router_default_decode " "Found entity 1: DE2_115_SOPC_addr_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221720 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_addr_router " "Found entity 2: DE2_115_SOPC_addr_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221798 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221843 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "myfirst_niosii.v(13) " "Verilog HDL Module Instantiation warning at myfirst_niosii.v(13): ignored dangling comma in List of Port Connections" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1483544221851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfirst_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file myfirst_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfirst_niosii " "Found entity 1: myfirst_niosii" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544221853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544221853 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2074) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1483544221886 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2076) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1483544221887 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2232) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1483544221888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(3060) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1483544221897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myfirst_niosii " "Elaborating entity \"myfirst_niosii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483544222237 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED myfirst_niosii.v(7) " "Output port \"LED\" at myfirst_niosii.v(7) has no driver" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483544222238 "|myfirst_niosii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "myfirst_niosii.v" "DE2_115_SOPC_inst" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_test_bench" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data " "Elaborating entity \"DE2_115_SOPC_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_data" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544222557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544222557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag " "Elaborating entity \"DE2_115_SOPC_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_tag" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8h1 " "Found entity 1: altsyncram_s8h1" {  } { { "db/altsyncram_s8h1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_s8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544222685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544222685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8h1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_s8h1:auto_generated " "Elaborating entity \"altsyncram_s8h1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_s8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht " "Elaborating entity \"DE2_115_SOPC_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_bht" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsg1 " "Found entity 1: altsyncram_fsg1" {  } { { "db/altsyncram_fsg1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_fsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544222807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544222807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated " "Elaborating entity \"altsyncram_fsg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a " "Elaborating entity \"DE2_115_SOPC_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_a" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fag1 " "Found entity 1: altsyncram_fag1" {  } { { "db/altsyncram_fag1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_fag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544222937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544222937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated " "Elaborating entity \"altsyncram_fag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b " "Elaborating entity \"DE2_115_SOPC_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_b" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544222961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gag1 " "Found entity 1: altsyncram_gag1" {  } { { "db/altsyncram_gag1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_gag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544223079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544223079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated " "Elaborating entity \"altsyncram_gag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag " "Elaborating entity \"DE2_115_SOPC_cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_tag" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgg1 " "Found entity 1: altsyncram_vgg1" {  } { { "db/altsyncram_vgg1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_vgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544223213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544223213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vgg1:auto_generated " "Elaborating entity \"altsyncram_vgg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data " "Elaborating entity \"DE2_115_SOPC_cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_data" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544223349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544223349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim " "Elaborating entity \"DE2_115_SOPC_cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_victim" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544223482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544223482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell " "Elaborating entity \"DE2_115_SOPC_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_mult_cell" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544223639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544223639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223695 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1483544223703 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544223962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544224344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544224344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224358 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1483544224367 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_debug" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_ocimem" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ociram_sp_ram_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ociram_sp_ram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ar71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ar71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ar71 " "Found entity 1: altsyncram_ar71" {  } { { "db/altsyncram_ar71.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_ar71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544224952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544224952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ar71 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ar71:auto_generated " "Elaborating entity \"altsyncram_ar71\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ar71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_avalon_reg" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_break" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_xbrk" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dbrk" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dtrace" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544224999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_fifo" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_compute_tm_count DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_tm_count:DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_tm_count:DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifowp_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifowp_inc:DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifowp_inc:DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifocount_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifocount_inc:DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifocount_inc:DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_oci_test_bench" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_pib" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_im" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_tck" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "DE2_115_SOPC_cpu_jtag_debug_module_phy" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225182 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544225182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544225745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544225745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544225928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225928 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544225928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_onchip_memory2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE2_115_SOPC_onchip_memory2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_onchip_memory2.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544225961 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544225961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9d1 " "Found entity 1: altsyncram_u9d1" {  } { { "db/altsyncram_u9d1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_u9d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544226124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544226124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u9d1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated " "Elaborating entity \"altsyncram_u9d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544226227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544226227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_u9d1.tdf" "decode3" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_u9d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544226333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544226333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_u9d1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_u9d1.tdf" "mux2" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_u9d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pio_led DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pio_led:pio_led " "Elaborating entity \"DE2_115_SOPC_pio_led\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pio_led:pio_led\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pio_led" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_data_master_translator" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_instruction_master_translator" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2_s1_translator" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pio_led_s1_translator" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router " "Elaborating entity \"DE2_115_SOPC_addr_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "addr_router" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\|DE2_115_SOPC_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_addr_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\|DE2_115_SOPC_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "the_default_decode" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001 " "Elaborating entity \"DE2_115_SOPC_addr_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "addr_router_001" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\|DE2_115_SOPC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_addr_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\|DE2_115_SOPC_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router " "Elaborating entity \"DE2_115_SOPC_id_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\|DE2_115_SOPC_id_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_id_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\|DE2_115_SOPC_id_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "the_default_decode" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002 " "Elaborating entity \"DE2_115_SOPC_id_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router_002" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\|DE2_115_SOPC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_id_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\|DE2_115_SOPC_id_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "the_default_decode" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "limiter" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE2_115_SOPC_cmd_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_demux" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_demux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE2_115_SOPC_cmd_xbar_demux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_demux_001" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE2_115_SOPC_cmd_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_mux" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE2_115_SOPC_rsp_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_demux" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_demux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE2_115_SOPC_rsp_xbar_demux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_demux_002" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE2_115_SOPC_rsp_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_mux" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE2_115_SOPC_rsp_xbar_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_mux_001" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544226635 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1483544228105 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 39 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 69 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 99 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 129 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 159 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 189 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 219 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 249 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 302 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544231578 "|myfirst_niosii|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1483544231578 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1483544231578 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add18\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "Add18" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8647 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544236944 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544236944 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544236944 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483544236944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8647 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544237262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237262 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8647 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544237262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544237423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544237423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544237699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237700 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544237700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544237844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544237844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544237885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483544237886 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483544237886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483544237983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483544237983 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1483544239572 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1483544239572 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1483544239751 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1483544239751 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1483544239751 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1483544239752 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1483544239752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1483544239778 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5886 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 393 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5493 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5918 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9091 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9240 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5849 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1483544240148 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1483544240148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544242872 "|myfirst_niosii|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483544242872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544243489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1483544247446 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/altsyncram_r1m1.tdf" 35 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 415 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 347 0 0 } } { "myfirst_niosii.v" "" { Text "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/myfirst_niosii.v" 13 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544247479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544247971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1483544248202 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1483544248202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483544248339 "|myfirst_niosii|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483544248339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544248524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/output_files/myfirst_niosii.map.smsg " "Generated suppressed messages file C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/output_files/myfirst_niosii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1483544249193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483544251017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483544251017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4220 " "Implemented 4220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483544252533 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483544252533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3749 " "Implemented 3749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483544252533 ""} { "Info" "ICUT_CUT_TM_RAMS" "453 " "Implemented 453 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483544252533 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1483544252533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483544252533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483544252628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 22:37:32 2017 " "Processing ended: Wed Jan 04 22:37:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483544252628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483544252628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483544252628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483544252628 ""}
