|top
clk => en_registers.IN0
clk => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.clk
clk => reg_IO_in[0].CLK
clk => reg_IO_in[1].CLK
clk => reg_IO_in[2].CLK
clk => reg_IO_in[3].CLK
clk => reg_IO_in[4].CLK
clk => reg_IO_in[5].CLK
clk => reg_IO_in[6].CLK
clk => reg_IO_in[7].CLK
clk => reg_IO_in[8].CLK
clk => reg_IO_in[9].CLK
clk => reg_IO_in[10].CLK
clk => reg_IO_in[11].CLK
clk => reg_IO_in[12].CLK
clk => reg_IO_in[13].CLK
clk => reg_IO_in[14].CLK
clk => reg_IO_in[15].CLK
clk => reg_IO_in[16].CLK
clk => reg_IO_in[17].CLK
clk => reg_IO_in[18].CLK
clk => reg_IO_in[19].CLK
clk => reg_IO_in[20].CLK
clk => reg_IO_in[21].CLK
clk => reg_IO_in[22].CLK
clk => reg_IO_in[23].CLK
clk => reg_IO_in[24].CLK
clk => reg_IO_in[25].CLK
clk => reg_IO_in[26].CLK
clk => reg_IO_in[27].CLK
clk => reg_IO_in[28].CLK
clk => reg_IO_in[29].CLK
clk => reg_IO_in[30].CLK
clk => reg_IO_in[31].CLK
clk => reg_IO_in[32].CLK
clk => reg_IO_in[33].CLK
clk => reg_IO_in[34].CLK
clk => reg_IO_in[35].CLK
clk => reg_IO_in[36].CLK
clk => reg_IO_in[37].CLK
clk => reg_IO_in[38].CLK
clk => reg_IO_in[39].CLK
clk => camada1_relu_1neuron_8bits_4n_signed:camada1_inst_1.clk
clk => camada2_relu_2neuron_8bits_1n_signed:camada2_inst_2.clk
clk => camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.clk
rst => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.rst
rst => reg_IO_in[0].ACLR
rst => reg_IO_in[1].ACLR
rst => reg_IO_in[2].ACLR
rst => reg_IO_in[3].ACLR
rst => reg_IO_in[4].ACLR
rst => reg_IO_in[5].ACLR
rst => reg_IO_in[6].ACLR
rst => reg_IO_in[7].ACLR
rst => reg_IO_in[8].ACLR
rst => reg_IO_in[9].ACLR
rst => reg_IO_in[10].ACLR
rst => reg_IO_in[11].ACLR
rst => reg_IO_in[12].ACLR
rst => reg_IO_in[13].ACLR
rst => reg_IO_in[14].ACLR
rst => reg_IO_in[15].ACLR
rst => reg_IO_in[16].ACLR
rst => reg_IO_in[17].ACLR
rst => reg_IO_in[18].ACLR
rst => reg_IO_in[19].ACLR
rst => reg_IO_in[20].ACLR
rst => reg_IO_in[21].ACLR
rst => reg_IO_in[22].ACLR
rst => reg_IO_in[23].ACLR
rst => reg_IO_in[24].ACLR
rst => reg_IO_in[25].ACLR
rst => reg_IO_in[26].ACLR
rst => reg_IO_in[27].ACLR
rst => reg_IO_in[28].ACLR
rst => reg_IO_in[29].ACLR
rst => reg_IO_in[30].ACLR
rst => reg_IO_in[31].ACLR
rst => reg_IO_in[32].ACLR
rst => reg_IO_in[33].ACLR
rst => reg_IO_in[34].ACLR
rst => reg_IO_in[35].ACLR
rst => reg_IO_in[36].ACLR
rst => reg_IO_in[37].ACLR
rst => reg_IO_in[38].ACLR
rst => reg_IO_in[39].ACLR
rst => camada1_relu_1neuron_8bits_4n_signed:camada1_inst_1.rst
rst => camada2_relu_2neuron_8bits_1n_signed:camada2_inst_2.rst
rst => camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.rst
update_weights => en_registers.IN1
IO_in[0] => reg_IO_in[0].DATAIN
IO_in[1] => reg_IO_in[1].DATAIN
IO_in[2] => reg_IO_in[2].DATAIN
IO_in[3] => reg_IO_in[3].DATAIN
IO_in[4] => reg_IO_in[4].DATAIN
IO_in[5] => reg_IO_in[5].DATAIN
IO_in[6] => reg_IO_in[6].DATAIN
IO_in[7] => reg_IO_in[7].DATAIN
IO_in[8] => reg_IO_in[8].DATAIN
IO_in[9] => reg_IO_in[9].DATAIN
IO_in[10] => reg_IO_in[10].DATAIN
IO_in[11] => reg_IO_in[11].DATAIN
IO_in[12] => reg_IO_in[12].DATAIN
IO_in[13] => reg_IO_in[13].DATAIN
IO_in[14] => reg_IO_in[14].DATAIN
IO_in[15] => reg_IO_in[15].DATAIN
IO_in[16] => reg_IO_in[16].DATAIN
IO_in[17] => reg_IO_in[17].DATAIN
IO_in[18] => reg_IO_in[18].DATAIN
IO_in[19] => reg_IO_in[19].DATAIN
IO_in[20] => reg_IO_in[20].DATAIN
IO_in[21] => reg_IO_in[21].DATAIN
IO_in[22] => reg_IO_in[22].DATAIN
IO_in[23] => reg_IO_in[23].DATAIN
IO_in[24] => reg_IO_in[24].DATAIN
IO_in[25] => reg_IO_in[25].DATAIN
IO_in[26] => reg_IO_in[26].DATAIN
IO_in[27] => reg_IO_in[27].DATAIN
IO_in[28] => reg_IO_in[28].DATAIN
IO_in[29] => reg_IO_in[29].DATAIN
IO_in[30] => reg_IO_in[30].DATAIN
IO_in[31] => reg_IO_in[31].DATAIN
IO_in[32] => reg_IO_in[32].DATAIN
IO_in[33] => reg_IO_in[33].DATAIN
IO_in[34] => reg_IO_in[34].DATAIN
IO_in[35] => reg_IO_in[35].DATAIN
IO_in[36] => reg_IO_in[36].DATAIN
IO_in[37] => reg_IO_in[37].DATAIN
IO_in[38] => reg_IO_in[38].DATAIN
IO_in[39] => reg_IO_in[39].DATAIN
c0_n0_W_in[0] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[0]
c0_n0_W_in[1] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[1]
c0_n0_W_in[2] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[2]
c0_n0_W_in[3] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[3]
c0_n0_W_in[4] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[4]
c0_n0_W_in[5] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[5]
c0_n0_W_in[6] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[6]
c0_n0_W_in[7] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n0_W_in[7]
c0_n1_W_in[0] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[0]
c0_n1_W_in[1] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[1]
c0_n1_W_in[2] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[2]
c0_n1_W_in[3] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[3]
c0_n1_W_in[4] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[4]
c0_n1_W_in[5] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[5]
c0_n1_W_in[6] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[6]
c0_n1_W_in[7] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n1_W_in[7]
c0_n2_W_in[0] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[0]
c0_n2_W_in[1] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[1]
c0_n2_W_in[2] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[2]
c0_n2_W_in[3] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[3]
c0_n2_W_in[4] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[4]
c0_n2_W_in[5] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[5]
c0_n2_W_in[6] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[6]
c0_n2_W_in[7] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n2_W_in[7]
c0_n3_W_in[0] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[0]
c0_n3_W_in[1] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[1]
c0_n3_W_in[2] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[2]
c0_n3_W_in[3] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[3]
c0_n3_W_in[4] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[4]
c0_n3_W_in[5] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[5]
c0_n3_W_in[6] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[6]
c0_n3_W_in[7] => camada0_relu_4neuron_8bits_5n_signed:camada0_inst_0.c0_n3_W_in[7]
c3_n0_IO_out[0] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[0]
c3_n0_IO_out[1] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[1]
c3_n0_IO_out[2] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[2]
c3_n0_IO_out[3] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[3]
c3_n0_IO_out[4] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[4]
c3_n0_IO_out[5] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[5]
c3_n0_IO_out[6] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[6]
c3_n0_IO_out[7] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n0_IO_out[7]
c3_n1_IO_out[0] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[0]
c3_n1_IO_out[1] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[1]
c3_n1_IO_out[2] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[2]
c3_n1_IO_out[3] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[3]
c3_n1_IO_out[4] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[4]
c3_n1_IO_out[5] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[5]
c3_n1_IO_out[6] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[6]
c3_n1_IO_out[7] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n1_IO_out[7]
c3_n2_IO_out[0] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[0]
c3_n2_IO_out[1] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[1]
c3_n2_IO_out[2] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[2]
c3_n2_IO_out[3] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[3]
c3_n2_IO_out[4] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[4]
c3_n2_IO_out[5] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[5]
c3_n2_IO_out[6] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[6]
c3_n2_IO_out[7] <= camada3_sigmoid_3neuron_8bits_2n_signed:camada3_inst_3.c3_n2_IO_out[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0
clk => neuron_relu_5n_out:neuron_inst_0.clk
clk => neuron_relu_5n_out:neuron_inst_1.clk
clk => neuron_relu_5n_out:neuron_inst_2.clk
clk => neuron_relu_5n:neuron_inst_3.clk
rst => neuron_relu_5n_out:neuron_inst_0.rst
rst => neuron_relu_5n_out:neuron_inst_1.rst
rst => neuron_relu_5n_out:neuron_inst_2.rst
rst => neuron_relu_5n:neuron_inst_3.rst
update_weights => neuron_relu_5n_out:neuron_inst_0.update_weights
update_weights => neuron_relu_5n_out:neuron_inst_1.update_weights
update_weights => neuron_relu_5n_out:neuron_inst_2.update_weights
update_weights => neuron_relu_5n:neuron_inst_3.update_weights
IO_in[0] => neuron_relu_5n_out:neuron_inst_0.IO_in[0]
IO_in[0] => neuron_relu_5n_out:neuron_inst_1.IO_in[0]
IO_in[0] => neuron_relu_5n_out:neuron_inst_2.IO_in[0]
IO_in[0] => neuron_relu_5n:neuron_inst_3.IO_in[0]
IO_in[1] => neuron_relu_5n_out:neuron_inst_0.IO_in[1]
IO_in[1] => neuron_relu_5n_out:neuron_inst_1.IO_in[1]
IO_in[1] => neuron_relu_5n_out:neuron_inst_2.IO_in[1]
IO_in[1] => neuron_relu_5n:neuron_inst_3.IO_in[1]
IO_in[2] => neuron_relu_5n_out:neuron_inst_0.IO_in[2]
IO_in[2] => neuron_relu_5n_out:neuron_inst_1.IO_in[2]
IO_in[2] => neuron_relu_5n_out:neuron_inst_2.IO_in[2]
IO_in[2] => neuron_relu_5n:neuron_inst_3.IO_in[2]
IO_in[3] => neuron_relu_5n_out:neuron_inst_0.IO_in[3]
IO_in[3] => neuron_relu_5n_out:neuron_inst_1.IO_in[3]
IO_in[3] => neuron_relu_5n_out:neuron_inst_2.IO_in[3]
IO_in[3] => neuron_relu_5n:neuron_inst_3.IO_in[3]
IO_in[4] => neuron_relu_5n_out:neuron_inst_0.IO_in[4]
IO_in[4] => neuron_relu_5n_out:neuron_inst_1.IO_in[4]
IO_in[4] => neuron_relu_5n_out:neuron_inst_2.IO_in[4]
IO_in[4] => neuron_relu_5n:neuron_inst_3.IO_in[4]
IO_in[5] => neuron_relu_5n_out:neuron_inst_0.IO_in[5]
IO_in[5] => neuron_relu_5n_out:neuron_inst_1.IO_in[5]
IO_in[5] => neuron_relu_5n_out:neuron_inst_2.IO_in[5]
IO_in[5] => neuron_relu_5n:neuron_inst_3.IO_in[5]
IO_in[6] => neuron_relu_5n_out:neuron_inst_0.IO_in[6]
IO_in[6] => neuron_relu_5n_out:neuron_inst_1.IO_in[6]
IO_in[6] => neuron_relu_5n_out:neuron_inst_2.IO_in[6]
IO_in[6] => neuron_relu_5n:neuron_inst_3.IO_in[6]
IO_in[7] => neuron_relu_5n_out:neuron_inst_0.IO_in[7]
IO_in[7] => neuron_relu_5n_out:neuron_inst_1.IO_in[7]
IO_in[7] => neuron_relu_5n_out:neuron_inst_2.IO_in[7]
IO_in[7] => neuron_relu_5n:neuron_inst_3.IO_in[7]
IO_in[8] => neuron_relu_5n_out:neuron_inst_0.IO_in[8]
IO_in[8] => neuron_relu_5n_out:neuron_inst_1.IO_in[8]
IO_in[8] => neuron_relu_5n_out:neuron_inst_2.IO_in[8]
IO_in[8] => neuron_relu_5n:neuron_inst_3.IO_in[8]
IO_in[9] => neuron_relu_5n_out:neuron_inst_0.IO_in[9]
IO_in[9] => neuron_relu_5n_out:neuron_inst_1.IO_in[9]
IO_in[9] => neuron_relu_5n_out:neuron_inst_2.IO_in[9]
IO_in[9] => neuron_relu_5n:neuron_inst_3.IO_in[9]
IO_in[10] => neuron_relu_5n_out:neuron_inst_0.IO_in[10]
IO_in[10] => neuron_relu_5n_out:neuron_inst_1.IO_in[10]
IO_in[10] => neuron_relu_5n_out:neuron_inst_2.IO_in[10]
IO_in[10] => neuron_relu_5n:neuron_inst_3.IO_in[10]
IO_in[11] => neuron_relu_5n_out:neuron_inst_0.IO_in[11]
IO_in[11] => neuron_relu_5n_out:neuron_inst_1.IO_in[11]
IO_in[11] => neuron_relu_5n_out:neuron_inst_2.IO_in[11]
IO_in[11] => neuron_relu_5n:neuron_inst_3.IO_in[11]
IO_in[12] => neuron_relu_5n_out:neuron_inst_0.IO_in[12]
IO_in[12] => neuron_relu_5n_out:neuron_inst_1.IO_in[12]
IO_in[12] => neuron_relu_5n_out:neuron_inst_2.IO_in[12]
IO_in[12] => neuron_relu_5n:neuron_inst_3.IO_in[12]
IO_in[13] => neuron_relu_5n_out:neuron_inst_0.IO_in[13]
IO_in[13] => neuron_relu_5n_out:neuron_inst_1.IO_in[13]
IO_in[13] => neuron_relu_5n_out:neuron_inst_2.IO_in[13]
IO_in[13] => neuron_relu_5n:neuron_inst_3.IO_in[13]
IO_in[14] => neuron_relu_5n_out:neuron_inst_0.IO_in[14]
IO_in[14] => neuron_relu_5n_out:neuron_inst_1.IO_in[14]
IO_in[14] => neuron_relu_5n_out:neuron_inst_2.IO_in[14]
IO_in[14] => neuron_relu_5n:neuron_inst_3.IO_in[14]
IO_in[15] => neuron_relu_5n_out:neuron_inst_0.IO_in[15]
IO_in[15] => neuron_relu_5n_out:neuron_inst_1.IO_in[15]
IO_in[15] => neuron_relu_5n_out:neuron_inst_2.IO_in[15]
IO_in[15] => neuron_relu_5n:neuron_inst_3.IO_in[15]
IO_in[16] => neuron_relu_5n_out:neuron_inst_0.IO_in[16]
IO_in[16] => neuron_relu_5n_out:neuron_inst_1.IO_in[16]
IO_in[16] => neuron_relu_5n_out:neuron_inst_2.IO_in[16]
IO_in[16] => neuron_relu_5n:neuron_inst_3.IO_in[16]
IO_in[17] => neuron_relu_5n_out:neuron_inst_0.IO_in[17]
IO_in[17] => neuron_relu_5n_out:neuron_inst_1.IO_in[17]
IO_in[17] => neuron_relu_5n_out:neuron_inst_2.IO_in[17]
IO_in[17] => neuron_relu_5n:neuron_inst_3.IO_in[17]
IO_in[18] => neuron_relu_5n_out:neuron_inst_0.IO_in[18]
IO_in[18] => neuron_relu_5n_out:neuron_inst_1.IO_in[18]
IO_in[18] => neuron_relu_5n_out:neuron_inst_2.IO_in[18]
IO_in[18] => neuron_relu_5n:neuron_inst_3.IO_in[18]
IO_in[19] => neuron_relu_5n_out:neuron_inst_0.IO_in[19]
IO_in[19] => neuron_relu_5n_out:neuron_inst_1.IO_in[19]
IO_in[19] => neuron_relu_5n_out:neuron_inst_2.IO_in[19]
IO_in[19] => neuron_relu_5n:neuron_inst_3.IO_in[19]
IO_in[20] => neuron_relu_5n_out:neuron_inst_0.IO_in[20]
IO_in[20] => neuron_relu_5n_out:neuron_inst_1.IO_in[20]
IO_in[20] => neuron_relu_5n_out:neuron_inst_2.IO_in[20]
IO_in[20] => neuron_relu_5n:neuron_inst_3.IO_in[20]
IO_in[21] => neuron_relu_5n_out:neuron_inst_0.IO_in[21]
IO_in[21] => neuron_relu_5n_out:neuron_inst_1.IO_in[21]
IO_in[21] => neuron_relu_5n_out:neuron_inst_2.IO_in[21]
IO_in[21] => neuron_relu_5n:neuron_inst_3.IO_in[21]
IO_in[22] => neuron_relu_5n_out:neuron_inst_0.IO_in[22]
IO_in[22] => neuron_relu_5n_out:neuron_inst_1.IO_in[22]
IO_in[22] => neuron_relu_5n_out:neuron_inst_2.IO_in[22]
IO_in[22] => neuron_relu_5n:neuron_inst_3.IO_in[22]
IO_in[23] => neuron_relu_5n_out:neuron_inst_0.IO_in[23]
IO_in[23] => neuron_relu_5n_out:neuron_inst_1.IO_in[23]
IO_in[23] => neuron_relu_5n_out:neuron_inst_2.IO_in[23]
IO_in[23] => neuron_relu_5n:neuron_inst_3.IO_in[23]
IO_in[24] => neuron_relu_5n_out:neuron_inst_0.IO_in[24]
IO_in[24] => neuron_relu_5n_out:neuron_inst_1.IO_in[24]
IO_in[24] => neuron_relu_5n_out:neuron_inst_2.IO_in[24]
IO_in[24] => neuron_relu_5n:neuron_inst_3.IO_in[24]
IO_in[25] => neuron_relu_5n_out:neuron_inst_0.IO_in[25]
IO_in[25] => neuron_relu_5n_out:neuron_inst_1.IO_in[25]
IO_in[25] => neuron_relu_5n_out:neuron_inst_2.IO_in[25]
IO_in[25] => neuron_relu_5n:neuron_inst_3.IO_in[25]
IO_in[26] => neuron_relu_5n_out:neuron_inst_0.IO_in[26]
IO_in[26] => neuron_relu_5n_out:neuron_inst_1.IO_in[26]
IO_in[26] => neuron_relu_5n_out:neuron_inst_2.IO_in[26]
IO_in[26] => neuron_relu_5n:neuron_inst_3.IO_in[26]
IO_in[27] => neuron_relu_5n_out:neuron_inst_0.IO_in[27]
IO_in[27] => neuron_relu_5n_out:neuron_inst_1.IO_in[27]
IO_in[27] => neuron_relu_5n_out:neuron_inst_2.IO_in[27]
IO_in[27] => neuron_relu_5n:neuron_inst_3.IO_in[27]
IO_in[28] => neuron_relu_5n_out:neuron_inst_0.IO_in[28]
IO_in[28] => neuron_relu_5n_out:neuron_inst_1.IO_in[28]
IO_in[28] => neuron_relu_5n_out:neuron_inst_2.IO_in[28]
IO_in[28] => neuron_relu_5n:neuron_inst_3.IO_in[28]
IO_in[29] => neuron_relu_5n_out:neuron_inst_0.IO_in[29]
IO_in[29] => neuron_relu_5n_out:neuron_inst_1.IO_in[29]
IO_in[29] => neuron_relu_5n_out:neuron_inst_2.IO_in[29]
IO_in[29] => neuron_relu_5n:neuron_inst_3.IO_in[29]
IO_in[30] => neuron_relu_5n_out:neuron_inst_0.IO_in[30]
IO_in[30] => neuron_relu_5n_out:neuron_inst_1.IO_in[30]
IO_in[30] => neuron_relu_5n_out:neuron_inst_2.IO_in[30]
IO_in[30] => neuron_relu_5n:neuron_inst_3.IO_in[30]
IO_in[31] => neuron_relu_5n_out:neuron_inst_0.IO_in[31]
IO_in[31] => neuron_relu_5n_out:neuron_inst_1.IO_in[31]
IO_in[31] => neuron_relu_5n_out:neuron_inst_2.IO_in[31]
IO_in[31] => neuron_relu_5n:neuron_inst_3.IO_in[31]
IO_in[32] => neuron_relu_5n_out:neuron_inst_0.IO_in[32]
IO_in[32] => neuron_relu_5n_out:neuron_inst_1.IO_in[32]
IO_in[32] => neuron_relu_5n_out:neuron_inst_2.IO_in[32]
IO_in[32] => neuron_relu_5n:neuron_inst_3.IO_in[32]
IO_in[33] => neuron_relu_5n_out:neuron_inst_0.IO_in[33]
IO_in[33] => neuron_relu_5n_out:neuron_inst_1.IO_in[33]
IO_in[33] => neuron_relu_5n_out:neuron_inst_2.IO_in[33]
IO_in[33] => neuron_relu_5n:neuron_inst_3.IO_in[33]
IO_in[34] => neuron_relu_5n_out:neuron_inst_0.IO_in[34]
IO_in[34] => neuron_relu_5n_out:neuron_inst_1.IO_in[34]
IO_in[34] => neuron_relu_5n_out:neuron_inst_2.IO_in[34]
IO_in[34] => neuron_relu_5n:neuron_inst_3.IO_in[34]
IO_in[35] => neuron_relu_5n_out:neuron_inst_0.IO_in[35]
IO_in[35] => neuron_relu_5n_out:neuron_inst_1.IO_in[35]
IO_in[35] => neuron_relu_5n_out:neuron_inst_2.IO_in[35]
IO_in[35] => neuron_relu_5n:neuron_inst_3.IO_in[35]
IO_in[36] => neuron_relu_5n_out:neuron_inst_0.IO_in[36]
IO_in[36] => neuron_relu_5n_out:neuron_inst_1.IO_in[36]
IO_in[36] => neuron_relu_5n_out:neuron_inst_2.IO_in[36]
IO_in[36] => neuron_relu_5n:neuron_inst_3.IO_in[36]
IO_in[37] => neuron_relu_5n_out:neuron_inst_0.IO_in[37]
IO_in[37] => neuron_relu_5n_out:neuron_inst_1.IO_in[37]
IO_in[37] => neuron_relu_5n_out:neuron_inst_2.IO_in[37]
IO_in[37] => neuron_relu_5n:neuron_inst_3.IO_in[37]
IO_in[38] => neuron_relu_5n_out:neuron_inst_0.IO_in[38]
IO_in[38] => neuron_relu_5n_out:neuron_inst_1.IO_in[38]
IO_in[38] => neuron_relu_5n_out:neuron_inst_2.IO_in[38]
IO_in[38] => neuron_relu_5n:neuron_inst_3.IO_in[38]
IO_in[39] => neuron_relu_5n_out:neuron_inst_0.IO_in[39]
IO_in[39] => neuron_relu_5n_out:neuron_inst_1.IO_in[39]
IO_in[39] => neuron_relu_5n_out:neuron_inst_2.IO_in[39]
IO_in[39] => neuron_relu_5n:neuron_inst_3.IO_in[39]
c0_n0_W_in[0] => neuron_relu_5n_out:neuron_inst_0.W_in[0]
c0_n0_W_in[1] => neuron_relu_5n_out:neuron_inst_0.W_in[1]
c0_n0_W_in[2] => neuron_relu_5n_out:neuron_inst_0.W_in[2]
c0_n0_W_in[3] => neuron_relu_5n_out:neuron_inst_0.W_in[3]
c0_n0_W_in[4] => neuron_relu_5n_out:neuron_inst_0.W_in[4]
c0_n0_W_in[5] => neuron_relu_5n_out:neuron_inst_0.W_in[5]
c0_n0_W_in[6] => neuron_relu_5n_out:neuron_inst_0.W_in[6]
c0_n0_W_in[7] => neuron_relu_5n_out:neuron_inst_0.W_in[7]
c0_n1_W_in[0] => neuron_relu_5n_out:neuron_inst_1.W_in[0]
c0_n1_W_in[1] => neuron_relu_5n_out:neuron_inst_1.W_in[1]
c0_n1_W_in[2] => neuron_relu_5n_out:neuron_inst_1.W_in[2]
c0_n1_W_in[3] => neuron_relu_5n_out:neuron_inst_1.W_in[3]
c0_n1_W_in[4] => neuron_relu_5n_out:neuron_inst_1.W_in[4]
c0_n1_W_in[5] => neuron_relu_5n_out:neuron_inst_1.W_in[5]
c0_n1_W_in[6] => neuron_relu_5n_out:neuron_inst_1.W_in[6]
c0_n1_W_in[7] => neuron_relu_5n_out:neuron_inst_1.W_in[7]
c0_n2_W_in[0] => neuron_relu_5n_out:neuron_inst_2.W_in[0]
c0_n2_W_in[1] => neuron_relu_5n_out:neuron_inst_2.W_in[1]
c0_n2_W_in[2] => neuron_relu_5n_out:neuron_inst_2.W_in[2]
c0_n2_W_in[3] => neuron_relu_5n_out:neuron_inst_2.W_in[3]
c0_n2_W_in[4] => neuron_relu_5n_out:neuron_inst_2.W_in[4]
c0_n2_W_in[5] => neuron_relu_5n_out:neuron_inst_2.W_in[5]
c0_n2_W_in[6] => neuron_relu_5n_out:neuron_inst_2.W_in[6]
c0_n2_W_in[7] => neuron_relu_5n_out:neuron_inst_2.W_in[7]
c0_n3_W_in[0] => neuron_relu_5n:neuron_inst_3.W_in[0]
c0_n3_W_in[1] => neuron_relu_5n:neuron_inst_3.W_in[1]
c0_n3_W_in[2] => neuron_relu_5n:neuron_inst_3.W_in[2]
c0_n3_W_in[3] => neuron_relu_5n:neuron_inst_3.W_in[3]
c0_n3_W_in[4] => neuron_relu_5n:neuron_inst_3.W_in[4]
c0_n3_W_in[5] => neuron_relu_5n:neuron_inst_3.W_in[5]
c0_n3_W_in[6] => neuron_relu_5n:neuron_inst_3.W_in[6]
c0_n3_W_in[7] => neuron_relu_5n:neuron_inst_3.W_in[7]
c0_n0_IO_out[0] <= neuron_relu_5n_out:neuron_inst_0.IO_out[0]
c0_n0_IO_out[1] <= neuron_relu_5n_out:neuron_inst_0.IO_out[1]
c0_n0_IO_out[2] <= neuron_relu_5n_out:neuron_inst_0.IO_out[2]
c0_n0_IO_out[3] <= neuron_relu_5n_out:neuron_inst_0.IO_out[3]
c0_n0_IO_out[4] <= neuron_relu_5n_out:neuron_inst_0.IO_out[4]
c0_n0_IO_out[5] <= neuron_relu_5n_out:neuron_inst_0.IO_out[5]
c0_n0_IO_out[6] <= neuron_relu_5n_out:neuron_inst_0.IO_out[6]
c0_n0_IO_out[7] <= neuron_relu_5n_out:neuron_inst_0.IO_out[7]
c0_n1_IO_out[0] <= neuron_relu_5n_out:neuron_inst_1.IO_out[0]
c0_n1_IO_out[1] <= neuron_relu_5n_out:neuron_inst_1.IO_out[1]
c0_n1_IO_out[2] <= neuron_relu_5n_out:neuron_inst_1.IO_out[2]
c0_n1_IO_out[3] <= neuron_relu_5n_out:neuron_inst_1.IO_out[3]
c0_n1_IO_out[4] <= neuron_relu_5n_out:neuron_inst_1.IO_out[4]
c0_n1_IO_out[5] <= neuron_relu_5n_out:neuron_inst_1.IO_out[5]
c0_n1_IO_out[6] <= neuron_relu_5n_out:neuron_inst_1.IO_out[6]
c0_n1_IO_out[7] <= neuron_relu_5n_out:neuron_inst_1.IO_out[7]
c0_n2_IO_out[0] <= neuron_relu_5n_out:neuron_inst_2.IO_out[0]
c0_n2_IO_out[1] <= neuron_relu_5n_out:neuron_inst_2.IO_out[1]
c0_n2_IO_out[2] <= neuron_relu_5n_out:neuron_inst_2.IO_out[2]
c0_n2_IO_out[3] <= neuron_relu_5n_out:neuron_inst_2.IO_out[3]
c0_n2_IO_out[4] <= neuron_relu_5n_out:neuron_inst_2.IO_out[4]
c0_n2_IO_out[5] <= neuron_relu_5n_out:neuron_inst_2.IO_out[5]
c0_n2_IO_out[6] <= neuron_relu_5n_out:neuron_inst_2.IO_out[6]
c0_n2_IO_out[7] <= neuron_relu_5n_out:neuron_inst_2.IO_out[7]
c0_n3_IO_out[0] <= neuron_relu_5n:neuron_inst_3.IO_out[0]
c0_n3_IO_out[1] <= neuron_relu_5n:neuron_inst_3.IO_out[1]
c0_n3_IO_out[2] <= neuron_relu_5n:neuron_inst_3.IO_out[2]
c0_n3_IO_out[3] <= neuron_relu_5n:neuron_inst_3.IO_out[3]
c0_n3_IO_out[4] <= neuron_relu_5n:neuron_inst_3.IO_out[4]
c0_n3_IO_out[5] <= neuron_relu_5n:neuron_inst_3.IO_out[5]
c0_n3_IO_out[6] <= neuron_relu_5n:neuron_inst_3.IO_out[6]
c0_n3_IO_out[7] <= neuron_relu_5n:neuron_inst_3.IO_out[7]
c0_n0_W_out[0] <= neuron_relu_5n_out:neuron_inst_0.W_out[0]
c0_n0_W_out[1] <= neuron_relu_5n_out:neuron_inst_0.W_out[1]
c0_n0_W_out[2] <= neuron_relu_5n_out:neuron_inst_0.W_out[2]
c0_n0_W_out[3] <= neuron_relu_5n_out:neuron_inst_0.W_out[3]
c0_n0_W_out[4] <= neuron_relu_5n_out:neuron_inst_0.W_out[4]
c0_n0_W_out[5] <= neuron_relu_5n_out:neuron_inst_0.W_out[5]
c0_n0_W_out[6] <= neuron_relu_5n_out:neuron_inst_0.W_out[6]
c0_n0_W_out[7] <= neuron_relu_5n_out:neuron_inst_0.W_out[7]
c0_n1_W_out[0] <= neuron_relu_5n_out:neuron_inst_1.W_out[0]
c0_n1_W_out[1] <= neuron_relu_5n_out:neuron_inst_1.W_out[1]
c0_n1_W_out[2] <= neuron_relu_5n_out:neuron_inst_1.W_out[2]
c0_n1_W_out[3] <= neuron_relu_5n_out:neuron_inst_1.W_out[3]
c0_n1_W_out[4] <= neuron_relu_5n_out:neuron_inst_1.W_out[4]
c0_n1_W_out[5] <= neuron_relu_5n_out:neuron_inst_1.W_out[5]
c0_n1_W_out[6] <= neuron_relu_5n_out:neuron_inst_1.W_out[6]
c0_n1_W_out[7] <= neuron_relu_5n_out:neuron_inst_1.W_out[7]
c0_n2_W_out[0] <= neuron_relu_5n_out:neuron_inst_2.W_out[0]
c0_n2_W_out[1] <= neuron_relu_5n_out:neuron_inst_2.W_out[1]
c0_n2_W_out[2] <= neuron_relu_5n_out:neuron_inst_2.W_out[2]
c0_n2_W_out[3] <= neuron_relu_5n_out:neuron_inst_2.W_out[3]
c0_n2_W_out[4] <= neuron_relu_5n_out:neuron_inst_2.W_out[4]
c0_n2_W_out[5] <= neuron_relu_5n_out:neuron_inst_2.W_out[5]
c0_n2_W_out[6] <= neuron_relu_5n_out:neuron_inst_2.W_out[6]
c0_n2_W_out[7] <= neuron_relu_5n_out:neuron_inst_2.W_out[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0
clk => MAC_5n:U_MAC.clk
rst => MAC_5n:U_MAC.rst
rst => shift_reg_5n:inst_shift_reg.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
IO_in[0] => MAC_5n:U_MAC.IO_in[0]
IO_in[1] => MAC_5n:U_MAC.IO_in[1]
IO_in[2] => MAC_5n:U_MAC.IO_in[2]
IO_in[3] => MAC_5n:U_MAC.IO_in[3]
IO_in[4] => MAC_5n:U_MAC.IO_in[4]
IO_in[5] => MAC_5n:U_MAC.IO_in[5]
IO_in[6] => MAC_5n:U_MAC.IO_in[6]
IO_in[7] => MAC_5n:U_MAC.IO_in[7]
IO_in[8] => MAC_5n:U_MAC.IO_in[8]
IO_in[9] => MAC_5n:U_MAC.IO_in[9]
IO_in[10] => MAC_5n:U_MAC.IO_in[10]
IO_in[11] => MAC_5n:U_MAC.IO_in[11]
IO_in[12] => MAC_5n:U_MAC.IO_in[12]
IO_in[13] => MAC_5n:U_MAC.IO_in[13]
IO_in[14] => MAC_5n:U_MAC.IO_in[14]
IO_in[15] => MAC_5n:U_MAC.IO_in[15]
IO_in[16] => MAC_5n:U_MAC.IO_in[16]
IO_in[17] => MAC_5n:U_MAC.IO_in[17]
IO_in[18] => MAC_5n:U_MAC.IO_in[18]
IO_in[19] => MAC_5n:U_MAC.IO_in[19]
IO_in[20] => MAC_5n:U_MAC.IO_in[20]
IO_in[21] => MAC_5n:U_MAC.IO_in[21]
IO_in[22] => MAC_5n:U_MAC.IO_in[22]
IO_in[23] => MAC_5n:U_MAC.IO_in[23]
IO_in[24] => MAC_5n:U_MAC.IO_in[24]
IO_in[25] => MAC_5n:U_MAC.IO_in[25]
IO_in[26] => MAC_5n:U_MAC.IO_in[26]
IO_in[27] => MAC_5n:U_MAC.IO_in[27]
IO_in[28] => MAC_5n:U_MAC.IO_in[28]
IO_in[29] => MAC_5n:U_MAC.IO_in[29]
IO_in[30] => MAC_5n:U_MAC.IO_in[30]
IO_in[31] => MAC_5n:U_MAC.IO_in[31]
IO_in[32] => MAC_5n:U_MAC.IO_in[32]
IO_in[33] => MAC_5n:U_MAC.IO_in[33]
IO_in[34] => MAC_5n:U_MAC.IO_in[34]
IO_in[35] => MAC_5n:U_MAC.IO_in[35]
IO_in[36] => MAC_5n:U_MAC.IO_in[36]
IO_in[37] => MAC_5n:U_MAC.IO_in[37]
IO_in[38] => MAC_5n:U_MAC.IO_in[38]
IO_in[39] => MAC_5n:U_MAC.IO_in[39]
W_in[0] => shift_reg_5n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_5n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_5n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_5n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_5n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_5n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_5n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_5n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_5n:U_MAC.IO_out[0]
IO_out[1] <= MAC_5n:U_MAC.IO_out[1]
IO_out[2] <= MAC_5n:U_MAC.IO_out[2]
IO_out[3] <= MAC_5n:U_MAC.IO_out[3]
IO_out[4] <= MAC_5n:U_MAC.IO_out[4]
IO_out[5] <= MAC_5n:U_MAC.IO_out[5]
IO_out[6] <= MAC_5n:U_MAC.IO_out[6]
IO_out[7] <= MAC_5n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_5n:inst_shift_reg.W_out[40]
W_out[1] <= shift_reg_5n:inst_shift_reg.W_out[41]
W_out[2] <= shift_reg_5n:inst_shift_reg.W_out[42]
W_out[3] <= shift_reg_5n:inst_shift_reg.W_out[43]
W_out[4] <= shift_reg_5n:inst_shift_reg.W_out[44]
W_out[5] <= shift_reg_5n:inst_shift_reg.W_out[45]
W_out[6] <= shift_reg_5n:inst_shift_reg.W_out[46]
W_out[7] <= shift_reg_5n:inst_shift_reg.W_out[47]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
IO_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
IO_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
IO_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
IO_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
IO_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
IO_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
IO_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
IO_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
IO_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
IO_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
IO_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
IO_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
IO_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
IO_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
IO_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
IO_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
IO_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
IO_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
IO_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
IO_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
IO_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
IO_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
IO_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
IO_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
W_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
W_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
W_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
W_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
W_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
W_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
W_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
W_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
W_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
W_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
W_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
W_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
W_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
W_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
W_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
W_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
W_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
W_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
W_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
W_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
W_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
W_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
W_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
W_in[40] => Add4.IN32
W_in[41] => Add4.IN31
W_in[42] => Add4.IN30
W_in[43] => Add4.IN29
W_in[44] => Add4.IN28
W_in[45] => Add4.IN27
W_in[46] => Add4.IN26
W_in[47] => Add4.IN17
W_in[47] => Add4.IN18
W_in[47] => Add4.IN19
W_in[47] => Add4.IN20
W_in[47] => Add4.IN21
W_in[47] => Add4.IN22
W_in[47] => Add4.IN23
W_in[47] => Add4.IN24
W_in[47] => Add4.IN25
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
W_out[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
W_out[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
W_out[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
W_out[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
W_out[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
W_out[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
W_out[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
W_out[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
W_out[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
W_out[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
W_out[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
W_out[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
W_out[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
W_out[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
W_out[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
W_out[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
W_out[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
W_out[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
W_out[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
W_out[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
W_out[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
W_out[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
W_out[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
W_out[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1
clk => MAC_5n:U_MAC.clk
rst => MAC_5n:U_MAC.rst
rst => shift_reg_5n:inst_shift_reg.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
IO_in[0] => MAC_5n:U_MAC.IO_in[0]
IO_in[1] => MAC_5n:U_MAC.IO_in[1]
IO_in[2] => MAC_5n:U_MAC.IO_in[2]
IO_in[3] => MAC_5n:U_MAC.IO_in[3]
IO_in[4] => MAC_5n:U_MAC.IO_in[4]
IO_in[5] => MAC_5n:U_MAC.IO_in[5]
IO_in[6] => MAC_5n:U_MAC.IO_in[6]
IO_in[7] => MAC_5n:U_MAC.IO_in[7]
IO_in[8] => MAC_5n:U_MAC.IO_in[8]
IO_in[9] => MAC_5n:U_MAC.IO_in[9]
IO_in[10] => MAC_5n:U_MAC.IO_in[10]
IO_in[11] => MAC_5n:U_MAC.IO_in[11]
IO_in[12] => MAC_5n:U_MAC.IO_in[12]
IO_in[13] => MAC_5n:U_MAC.IO_in[13]
IO_in[14] => MAC_5n:U_MAC.IO_in[14]
IO_in[15] => MAC_5n:U_MAC.IO_in[15]
IO_in[16] => MAC_5n:U_MAC.IO_in[16]
IO_in[17] => MAC_5n:U_MAC.IO_in[17]
IO_in[18] => MAC_5n:U_MAC.IO_in[18]
IO_in[19] => MAC_5n:U_MAC.IO_in[19]
IO_in[20] => MAC_5n:U_MAC.IO_in[20]
IO_in[21] => MAC_5n:U_MAC.IO_in[21]
IO_in[22] => MAC_5n:U_MAC.IO_in[22]
IO_in[23] => MAC_5n:U_MAC.IO_in[23]
IO_in[24] => MAC_5n:U_MAC.IO_in[24]
IO_in[25] => MAC_5n:U_MAC.IO_in[25]
IO_in[26] => MAC_5n:U_MAC.IO_in[26]
IO_in[27] => MAC_5n:U_MAC.IO_in[27]
IO_in[28] => MAC_5n:U_MAC.IO_in[28]
IO_in[29] => MAC_5n:U_MAC.IO_in[29]
IO_in[30] => MAC_5n:U_MAC.IO_in[30]
IO_in[31] => MAC_5n:U_MAC.IO_in[31]
IO_in[32] => MAC_5n:U_MAC.IO_in[32]
IO_in[33] => MAC_5n:U_MAC.IO_in[33]
IO_in[34] => MAC_5n:U_MAC.IO_in[34]
IO_in[35] => MAC_5n:U_MAC.IO_in[35]
IO_in[36] => MAC_5n:U_MAC.IO_in[36]
IO_in[37] => MAC_5n:U_MAC.IO_in[37]
IO_in[38] => MAC_5n:U_MAC.IO_in[38]
IO_in[39] => MAC_5n:U_MAC.IO_in[39]
W_in[0] => shift_reg_5n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_5n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_5n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_5n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_5n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_5n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_5n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_5n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_5n:U_MAC.IO_out[0]
IO_out[1] <= MAC_5n:U_MAC.IO_out[1]
IO_out[2] <= MAC_5n:U_MAC.IO_out[2]
IO_out[3] <= MAC_5n:U_MAC.IO_out[3]
IO_out[4] <= MAC_5n:U_MAC.IO_out[4]
IO_out[5] <= MAC_5n:U_MAC.IO_out[5]
IO_out[6] <= MAC_5n:U_MAC.IO_out[6]
IO_out[7] <= MAC_5n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_5n:inst_shift_reg.W_out[40]
W_out[1] <= shift_reg_5n:inst_shift_reg.W_out[41]
W_out[2] <= shift_reg_5n:inst_shift_reg.W_out[42]
W_out[3] <= shift_reg_5n:inst_shift_reg.W_out[43]
W_out[4] <= shift_reg_5n:inst_shift_reg.W_out[44]
W_out[5] <= shift_reg_5n:inst_shift_reg.W_out[45]
W_out[6] <= shift_reg_5n:inst_shift_reg.W_out[46]
W_out[7] <= shift_reg_5n:inst_shift_reg.W_out[47]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
IO_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
IO_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
IO_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
IO_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
IO_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
IO_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
IO_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
IO_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
IO_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
IO_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
IO_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
IO_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
IO_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
IO_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
IO_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
IO_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
IO_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
IO_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
IO_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
IO_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
IO_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
IO_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
IO_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
IO_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
W_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
W_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
W_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
W_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
W_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
W_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
W_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
W_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
W_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
W_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
W_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
W_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
W_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
W_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
W_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
W_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
W_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
W_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
W_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
W_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
W_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
W_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
W_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
W_in[40] => Add4.IN32
W_in[41] => Add4.IN31
W_in[42] => Add4.IN30
W_in[43] => Add4.IN29
W_in[44] => Add4.IN28
W_in[45] => Add4.IN27
W_in[46] => Add4.IN26
W_in[47] => Add4.IN17
W_in[47] => Add4.IN18
W_in[47] => Add4.IN19
W_in[47] => Add4.IN20
W_in[47] => Add4.IN21
W_in[47] => Add4.IN22
W_in[47] => Add4.IN23
W_in[47] => Add4.IN24
W_in[47] => Add4.IN25
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
W_out[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
W_out[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
W_out[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
W_out[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
W_out[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
W_out[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
W_out[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
W_out[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
W_out[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
W_out[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
W_out[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
W_out[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
W_out[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
W_out[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
W_out[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
W_out[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
W_out[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
W_out[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
W_out[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
W_out[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
W_out[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
W_out[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
W_out[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
W_out[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2
clk => MAC_5n:U_MAC.clk
rst => MAC_5n:U_MAC.rst
rst => shift_reg_5n:inst_shift_reg.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
IO_in[0] => MAC_5n:U_MAC.IO_in[0]
IO_in[1] => MAC_5n:U_MAC.IO_in[1]
IO_in[2] => MAC_5n:U_MAC.IO_in[2]
IO_in[3] => MAC_5n:U_MAC.IO_in[3]
IO_in[4] => MAC_5n:U_MAC.IO_in[4]
IO_in[5] => MAC_5n:U_MAC.IO_in[5]
IO_in[6] => MAC_5n:U_MAC.IO_in[6]
IO_in[7] => MAC_5n:U_MAC.IO_in[7]
IO_in[8] => MAC_5n:U_MAC.IO_in[8]
IO_in[9] => MAC_5n:U_MAC.IO_in[9]
IO_in[10] => MAC_5n:U_MAC.IO_in[10]
IO_in[11] => MAC_5n:U_MAC.IO_in[11]
IO_in[12] => MAC_5n:U_MAC.IO_in[12]
IO_in[13] => MAC_5n:U_MAC.IO_in[13]
IO_in[14] => MAC_5n:U_MAC.IO_in[14]
IO_in[15] => MAC_5n:U_MAC.IO_in[15]
IO_in[16] => MAC_5n:U_MAC.IO_in[16]
IO_in[17] => MAC_5n:U_MAC.IO_in[17]
IO_in[18] => MAC_5n:U_MAC.IO_in[18]
IO_in[19] => MAC_5n:U_MAC.IO_in[19]
IO_in[20] => MAC_5n:U_MAC.IO_in[20]
IO_in[21] => MAC_5n:U_MAC.IO_in[21]
IO_in[22] => MAC_5n:U_MAC.IO_in[22]
IO_in[23] => MAC_5n:U_MAC.IO_in[23]
IO_in[24] => MAC_5n:U_MAC.IO_in[24]
IO_in[25] => MAC_5n:U_MAC.IO_in[25]
IO_in[26] => MAC_5n:U_MAC.IO_in[26]
IO_in[27] => MAC_5n:U_MAC.IO_in[27]
IO_in[28] => MAC_5n:U_MAC.IO_in[28]
IO_in[29] => MAC_5n:U_MAC.IO_in[29]
IO_in[30] => MAC_5n:U_MAC.IO_in[30]
IO_in[31] => MAC_5n:U_MAC.IO_in[31]
IO_in[32] => MAC_5n:U_MAC.IO_in[32]
IO_in[33] => MAC_5n:U_MAC.IO_in[33]
IO_in[34] => MAC_5n:U_MAC.IO_in[34]
IO_in[35] => MAC_5n:U_MAC.IO_in[35]
IO_in[36] => MAC_5n:U_MAC.IO_in[36]
IO_in[37] => MAC_5n:U_MAC.IO_in[37]
IO_in[38] => MAC_5n:U_MAC.IO_in[38]
IO_in[39] => MAC_5n:U_MAC.IO_in[39]
W_in[0] => shift_reg_5n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_5n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_5n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_5n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_5n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_5n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_5n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_5n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_5n:U_MAC.IO_out[0]
IO_out[1] <= MAC_5n:U_MAC.IO_out[1]
IO_out[2] <= MAC_5n:U_MAC.IO_out[2]
IO_out[3] <= MAC_5n:U_MAC.IO_out[3]
IO_out[4] <= MAC_5n:U_MAC.IO_out[4]
IO_out[5] <= MAC_5n:U_MAC.IO_out[5]
IO_out[6] <= MAC_5n:U_MAC.IO_out[6]
IO_out[7] <= MAC_5n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_5n:inst_shift_reg.W_out[40]
W_out[1] <= shift_reg_5n:inst_shift_reg.W_out[41]
W_out[2] <= shift_reg_5n:inst_shift_reg.W_out[42]
W_out[3] <= shift_reg_5n:inst_shift_reg.W_out[43]
W_out[4] <= shift_reg_5n:inst_shift_reg.W_out[44]
W_out[5] <= shift_reg_5n:inst_shift_reg.W_out[45]
W_out[6] <= shift_reg_5n:inst_shift_reg.W_out[46]
W_out[7] <= shift_reg_5n:inst_shift_reg.W_out[47]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
IO_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
IO_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
IO_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
IO_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
IO_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
IO_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
IO_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
IO_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
IO_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
IO_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
IO_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
IO_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
IO_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
IO_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
IO_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
IO_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
IO_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
IO_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
IO_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
IO_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
IO_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
IO_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
IO_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
IO_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
W_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
W_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
W_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
W_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
W_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
W_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
W_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
W_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
W_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
W_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
W_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
W_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
W_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
W_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
W_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
W_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
W_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
W_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
W_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
W_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
W_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
W_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
W_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
W_in[40] => Add4.IN32
W_in[41] => Add4.IN31
W_in[42] => Add4.IN30
W_in[43] => Add4.IN29
W_in[44] => Add4.IN28
W_in[45] => Add4.IN27
W_in[46] => Add4.IN26
W_in[47] => Add4.IN17
W_in[47] => Add4.IN18
W_in[47] => Add4.IN19
W_in[47] => Add4.IN20
W_in[47] => Add4.IN21
W_in[47] => Add4.IN22
W_in[47] => Add4.IN23
W_in[47] => Add4.IN24
W_in[47] => Add4.IN25
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
W_out[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
W_out[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
W_out[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
W_out[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
W_out[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
W_out[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
W_out[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
W_out[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
W_out[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
W_out[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
W_out[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
W_out[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
W_out[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
W_out[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
W_out[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
W_out[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
W_out[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
W_out[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
W_out[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
W_out[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
W_out[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
W_out[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
W_out[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
W_out[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3
clk => MAC_5n:U_MAC.clk
rst => MAC_5n:U_MAC.rst
rst => shift_reg_5n:inst_shift_reg.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
IO_in[0] => MAC_5n:U_MAC.IO_in[0]
IO_in[1] => MAC_5n:U_MAC.IO_in[1]
IO_in[2] => MAC_5n:U_MAC.IO_in[2]
IO_in[3] => MAC_5n:U_MAC.IO_in[3]
IO_in[4] => MAC_5n:U_MAC.IO_in[4]
IO_in[5] => MAC_5n:U_MAC.IO_in[5]
IO_in[6] => MAC_5n:U_MAC.IO_in[6]
IO_in[7] => MAC_5n:U_MAC.IO_in[7]
IO_in[8] => MAC_5n:U_MAC.IO_in[8]
IO_in[9] => MAC_5n:U_MAC.IO_in[9]
IO_in[10] => MAC_5n:U_MAC.IO_in[10]
IO_in[11] => MAC_5n:U_MAC.IO_in[11]
IO_in[12] => MAC_5n:U_MAC.IO_in[12]
IO_in[13] => MAC_5n:U_MAC.IO_in[13]
IO_in[14] => MAC_5n:U_MAC.IO_in[14]
IO_in[15] => MAC_5n:U_MAC.IO_in[15]
IO_in[16] => MAC_5n:U_MAC.IO_in[16]
IO_in[17] => MAC_5n:U_MAC.IO_in[17]
IO_in[18] => MAC_5n:U_MAC.IO_in[18]
IO_in[19] => MAC_5n:U_MAC.IO_in[19]
IO_in[20] => MAC_5n:U_MAC.IO_in[20]
IO_in[21] => MAC_5n:U_MAC.IO_in[21]
IO_in[22] => MAC_5n:U_MAC.IO_in[22]
IO_in[23] => MAC_5n:U_MAC.IO_in[23]
IO_in[24] => MAC_5n:U_MAC.IO_in[24]
IO_in[25] => MAC_5n:U_MAC.IO_in[25]
IO_in[26] => MAC_5n:U_MAC.IO_in[26]
IO_in[27] => MAC_5n:U_MAC.IO_in[27]
IO_in[28] => MAC_5n:U_MAC.IO_in[28]
IO_in[29] => MAC_5n:U_MAC.IO_in[29]
IO_in[30] => MAC_5n:U_MAC.IO_in[30]
IO_in[31] => MAC_5n:U_MAC.IO_in[31]
IO_in[32] => MAC_5n:U_MAC.IO_in[32]
IO_in[33] => MAC_5n:U_MAC.IO_in[33]
IO_in[34] => MAC_5n:U_MAC.IO_in[34]
IO_in[35] => MAC_5n:U_MAC.IO_in[35]
IO_in[36] => MAC_5n:U_MAC.IO_in[36]
IO_in[37] => MAC_5n:U_MAC.IO_in[37]
IO_in[38] => MAC_5n:U_MAC.IO_in[38]
IO_in[39] => MAC_5n:U_MAC.IO_in[39]
W_in[0] => shift_reg_5n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_5n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_5n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_5n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_5n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_5n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_5n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_5n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_5n:U_MAC.IO_out[0]
IO_out[1] <= MAC_5n:U_MAC.IO_out[1]
IO_out[2] <= MAC_5n:U_MAC.IO_out[2]
IO_out[3] <= MAC_5n:U_MAC.IO_out[3]
IO_out[4] <= MAC_5n:U_MAC.IO_out[4]
IO_out[5] <= MAC_5n:U_MAC.IO_out[5]
IO_out[6] <= MAC_5n:U_MAC.IO_out[6]
IO_out[7] <= MAC_5n:U_MAC.IO_out[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
IO_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
IO_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
IO_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
IO_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
IO_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
IO_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
IO_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
IO_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
IO_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
IO_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
IO_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
IO_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
IO_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
IO_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
IO_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
IO_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
IO_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
IO_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
IO_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
IO_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
IO_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
IO_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
IO_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
IO_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
W_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
W_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
W_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
W_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
W_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
W_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
W_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
W_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
W_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
W_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
W_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
W_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
W_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
W_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
W_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
W_in[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
W_in[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
W_in[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
W_in[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
W_in[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
W_in[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
W_in[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
W_in[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
W_in[40] => Add4.IN32
W_in[41] => Add4.IN31
W_in[42] => Add4.IN30
W_in[43] => Add4.IN29
W_in[44] => Add4.IN28
W_in[45] => Add4.IN27
W_in[46] => Add4.IN26
W_in[47] => Add4.IN17
W_in[47] => Add4.IN18
W_in[47] => Add4.IN19
W_in[47] => Add4.IN20
W_in[47] => Add4.IN21
W_in[47] => Add4.IN22
W_in[47] => Add4.IN23
W_in[47] => Add4.IN24
W_in[47] => Add4.IN25
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
W_out[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
W_out[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
W_out[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
W_out[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
W_out[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
W_out[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
W_out[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
W_out[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
W_out[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
W_out[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
W_out[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
W_out[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
W_out[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
W_out[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
W_out[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
W_out[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
W_out[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
W_out[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
W_out[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
W_out[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
W_out[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
W_out[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
W_out[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
W_out[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada0_ReLU_4neuron_8bits_5n_signed:camada0_inst_0|neuron_ReLU_5n:neuron_inst_3|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1
clk => neuron_relu_4n_out:neuron_inst_0.clk
rst => neuron_relu_4n_out:neuron_inst_0.rst
update_weights => neuron_relu_4n_out:neuron_inst_0.update_weights
IO_in[0] => neuron_relu_4n_out:neuron_inst_0.IO_in[0]
IO_in[1] => neuron_relu_4n_out:neuron_inst_0.IO_in[1]
IO_in[2] => neuron_relu_4n_out:neuron_inst_0.IO_in[2]
IO_in[3] => neuron_relu_4n_out:neuron_inst_0.IO_in[3]
IO_in[4] => neuron_relu_4n_out:neuron_inst_0.IO_in[4]
IO_in[5] => neuron_relu_4n_out:neuron_inst_0.IO_in[5]
IO_in[6] => neuron_relu_4n_out:neuron_inst_0.IO_in[6]
IO_in[7] => neuron_relu_4n_out:neuron_inst_0.IO_in[7]
IO_in[8] => neuron_relu_4n_out:neuron_inst_0.IO_in[8]
IO_in[9] => neuron_relu_4n_out:neuron_inst_0.IO_in[9]
IO_in[10] => neuron_relu_4n_out:neuron_inst_0.IO_in[10]
IO_in[11] => neuron_relu_4n_out:neuron_inst_0.IO_in[11]
IO_in[12] => neuron_relu_4n_out:neuron_inst_0.IO_in[12]
IO_in[13] => neuron_relu_4n_out:neuron_inst_0.IO_in[13]
IO_in[14] => neuron_relu_4n_out:neuron_inst_0.IO_in[14]
IO_in[15] => neuron_relu_4n_out:neuron_inst_0.IO_in[15]
IO_in[16] => neuron_relu_4n_out:neuron_inst_0.IO_in[16]
IO_in[17] => neuron_relu_4n_out:neuron_inst_0.IO_in[17]
IO_in[18] => neuron_relu_4n_out:neuron_inst_0.IO_in[18]
IO_in[19] => neuron_relu_4n_out:neuron_inst_0.IO_in[19]
IO_in[20] => neuron_relu_4n_out:neuron_inst_0.IO_in[20]
IO_in[21] => neuron_relu_4n_out:neuron_inst_0.IO_in[21]
IO_in[22] => neuron_relu_4n_out:neuron_inst_0.IO_in[22]
IO_in[23] => neuron_relu_4n_out:neuron_inst_0.IO_in[23]
IO_in[24] => neuron_relu_4n_out:neuron_inst_0.IO_in[24]
IO_in[25] => neuron_relu_4n_out:neuron_inst_0.IO_in[25]
IO_in[26] => neuron_relu_4n_out:neuron_inst_0.IO_in[26]
IO_in[27] => neuron_relu_4n_out:neuron_inst_0.IO_in[27]
IO_in[28] => neuron_relu_4n_out:neuron_inst_0.IO_in[28]
IO_in[29] => neuron_relu_4n_out:neuron_inst_0.IO_in[29]
IO_in[30] => neuron_relu_4n_out:neuron_inst_0.IO_in[30]
IO_in[31] => neuron_relu_4n_out:neuron_inst_0.IO_in[31]
c1_n0_W_in[0] => neuron_relu_4n_out:neuron_inst_0.W_in[0]
c1_n0_W_in[1] => neuron_relu_4n_out:neuron_inst_0.W_in[1]
c1_n0_W_in[2] => neuron_relu_4n_out:neuron_inst_0.W_in[2]
c1_n0_W_in[3] => neuron_relu_4n_out:neuron_inst_0.W_in[3]
c1_n0_W_in[4] => neuron_relu_4n_out:neuron_inst_0.W_in[4]
c1_n0_W_in[5] => neuron_relu_4n_out:neuron_inst_0.W_in[5]
c1_n0_W_in[6] => neuron_relu_4n_out:neuron_inst_0.W_in[6]
c1_n0_W_in[7] => neuron_relu_4n_out:neuron_inst_0.W_in[7]
c1_n0_IO_out[0] <= neuron_relu_4n_out:neuron_inst_0.IO_out[0]
c1_n0_IO_out[1] <= neuron_relu_4n_out:neuron_inst_0.IO_out[1]
c1_n0_IO_out[2] <= neuron_relu_4n_out:neuron_inst_0.IO_out[2]
c1_n0_IO_out[3] <= neuron_relu_4n_out:neuron_inst_0.IO_out[3]
c1_n0_IO_out[4] <= neuron_relu_4n_out:neuron_inst_0.IO_out[4]
c1_n0_IO_out[5] <= neuron_relu_4n_out:neuron_inst_0.IO_out[5]
c1_n0_IO_out[6] <= neuron_relu_4n_out:neuron_inst_0.IO_out[6]
c1_n0_IO_out[7] <= neuron_relu_4n_out:neuron_inst_0.IO_out[7]
c1_n0_W_out[0] <= neuron_relu_4n_out:neuron_inst_0.W_out[0]
c1_n0_W_out[1] <= neuron_relu_4n_out:neuron_inst_0.W_out[1]
c1_n0_W_out[2] <= neuron_relu_4n_out:neuron_inst_0.W_out[2]
c1_n0_W_out[3] <= neuron_relu_4n_out:neuron_inst_0.W_out[3]
c1_n0_W_out[4] <= neuron_relu_4n_out:neuron_inst_0.W_out[4]
c1_n0_W_out[5] <= neuron_relu_4n_out:neuron_inst_0.W_out[5]
c1_n0_W_out[6] <= neuron_relu_4n_out:neuron_inst_0.W_out[6]
c1_n0_W_out[7] <= neuron_relu_4n_out:neuron_inst_0.W_out[7]


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0
clk => MAC_4n:U_MAC.clk
rst => MAC_4n:U_MAC.rst
rst => shift_reg_4n:inst_shift_reg.rst
update_weights => shift_reg_4n:inst_shift_reg.clk
IO_in[0] => MAC_4n:U_MAC.IO_in[0]
IO_in[1] => MAC_4n:U_MAC.IO_in[1]
IO_in[2] => MAC_4n:U_MAC.IO_in[2]
IO_in[3] => MAC_4n:U_MAC.IO_in[3]
IO_in[4] => MAC_4n:U_MAC.IO_in[4]
IO_in[5] => MAC_4n:U_MAC.IO_in[5]
IO_in[6] => MAC_4n:U_MAC.IO_in[6]
IO_in[7] => MAC_4n:U_MAC.IO_in[7]
IO_in[8] => MAC_4n:U_MAC.IO_in[8]
IO_in[9] => MAC_4n:U_MAC.IO_in[9]
IO_in[10] => MAC_4n:U_MAC.IO_in[10]
IO_in[11] => MAC_4n:U_MAC.IO_in[11]
IO_in[12] => MAC_4n:U_MAC.IO_in[12]
IO_in[13] => MAC_4n:U_MAC.IO_in[13]
IO_in[14] => MAC_4n:U_MAC.IO_in[14]
IO_in[15] => MAC_4n:U_MAC.IO_in[15]
IO_in[16] => MAC_4n:U_MAC.IO_in[16]
IO_in[17] => MAC_4n:U_MAC.IO_in[17]
IO_in[18] => MAC_4n:U_MAC.IO_in[18]
IO_in[19] => MAC_4n:U_MAC.IO_in[19]
IO_in[20] => MAC_4n:U_MAC.IO_in[20]
IO_in[21] => MAC_4n:U_MAC.IO_in[21]
IO_in[22] => MAC_4n:U_MAC.IO_in[22]
IO_in[23] => MAC_4n:U_MAC.IO_in[23]
IO_in[24] => MAC_4n:U_MAC.IO_in[24]
IO_in[25] => MAC_4n:U_MAC.IO_in[25]
IO_in[26] => MAC_4n:U_MAC.IO_in[26]
IO_in[27] => MAC_4n:U_MAC.IO_in[27]
IO_in[28] => MAC_4n:U_MAC.IO_in[28]
IO_in[29] => MAC_4n:U_MAC.IO_in[29]
IO_in[30] => MAC_4n:U_MAC.IO_in[30]
IO_in[31] => MAC_4n:U_MAC.IO_in[31]
W_in[0] => shift_reg_4n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_4n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_4n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_4n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_4n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_4n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_4n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_4n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_4n:U_MAC.IO_out[0]
IO_out[1] <= MAC_4n:U_MAC.IO_out[1]
IO_out[2] <= MAC_4n:U_MAC.IO_out[2]
IO_out[3] <= MAC_4n:U_MAC.IO_out[3]
IO_out[4] <= MAC_4n:U_MAC.IO_out[4]
IO_out[5] <= MAC_4n:U_MAC.IO_out[5]
IO_out[6] <= MAC_4n:U_MAC.IO_out[6]
IO_out[7] <= MAC_4n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_4n:inst_shift_reg.W_out[32]
W_out[1] <= shift_reg_4n:inst_shift_reg.W_out[33]
W_out[2] <= shift_reg_4n:inst_shift_reg.W_out[34]
W_out[3] <= shift_reg_4n:inst_shift_reg.W_out[35]
W_out[4] <= shift_reg_4n:inst_shift_reg.W_out[36]
W_out[5] <= shift_reg_4n:inst_shift_reg.W_out[37]
W_out[6] <= shift_reg_4n:inst_shift_reg.W_out[38]
W_out[7] <= shift_reg_4n:inst_shift_reg.W_out[39]


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|MAC_4n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
IO_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
IO_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
IO_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
IO_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
IO_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
IO_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
IO_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
IO_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
IO_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
IO_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
IO_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
IO_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
IO_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
IO_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
IO_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
IO_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
W_in[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
W_in[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
W_in[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
W_in[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
W_in[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
W_in[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
W_in[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
W_in[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
W_in[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
W_in[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
W_in[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
W_in[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
W_in[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
W_in[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
W_in[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
W_in[32] => Add3.IN32
W_in[33] => Add3.IN31
W_in[34] => Add3.IN30
W_in[35] => Add3.IN29
W_in[36] => Add3.IN28
W_in[37] => Add3.IN27
W_in[38] => Add3.IN26
W_in[39] => Add3.IN17
W_in[39] => Add3.IN18
W_in[39] => Add3.IN19
W_in[39] => Add3.IN20
W_in[39] => Add3.IN21
W_in[39] => Add3.IN22
W_in[39] => Add3.IN23
W_in[39] => Add3.IN24
W_in[39] => Add3.IN25
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|MAC_4n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|MAC_4n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|MAC_4n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|MAC_4n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|shift_reg_4n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
W_out[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
W_out[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
W_out[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
W_out[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
W_out[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
W_out[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
W_out[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
W_out[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
W_out[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
W_out[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
W_out[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
W_out[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
W_out[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
W_out[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
W_out[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
W_out[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|shift_reg_4n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|shift_reg_4n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|shift_reg_4n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada1_ReLU_1neuron_8bits_4n_signed:camada1_inst_1|neuron_ReLU_4n_out:neuron_inst_0|shift_reg_4n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2
clk => neuron_relu_1n_out:neuron_inst_0.clk
clk => neuron_relu_1n_out:neuron_inst_1.clk
rst => neuron_relu_1n_out:neuron_inst_0.rst
rst => neuron_relu_1n_out:neuron_inst_1.rst
update_weights => neuron_relu_1n_out:neuron_inst_0.update_weights
update_weights => neuron_relu_1n_out:neuron_inst_1.update_weights
IO_in[0] => neuron_relu_1n_out:neuron_inst_0.IO_in[0]
IO_in[0] => neuron_relu_1n_out:neuron_inst_1.IO_in[0]
IO_in[1] => neuron_relu_1n_out:neuron_inst_0.IO_in[1]
IO_in[1] => neuron_relu_1n_out:neuron_inst_1.IO_in[1]
IO_in[2] => neuron_relu_1n_out:neuron_inst_0.IO_in[2]
IO_in[2] => neuron_relu_1n_out:neuron_inst_1.IO_in[2]
IO_in[3] => neuron_relu_1n_out:neuron_inst_0.IO_in[3]
IO_in[3] => neuron_relu_1n_out:neuron_inst_1.IO_in[3]
IO_in[4] => neuron_relu_1n_out:neuron_inst_0.IO_in[4]
IO_in[4] => neuron_relu_1n_out:neuron_inst_1.IO_in[4]
IO_in[5] => neuron_relu_1n_out:neuron_inst_0.IO_in[5]
IO_in[5] => neuron_relu_1n_out:neuron_inst_1.IO_in[5]
IO_in[6] => neuron_relu_1n_out:neuron_inst_0.IO_in[6]
IO_in[6] => neuron_relu_1n_out:neuron_inst_1.IO_in[6]
IO_in[7] => neuron_relu_1n_out:neuron_inst_0.IO_in[7]
IO_in[7] => neuron_relu_1n_out:neuron_inst_1.IO_in[7]
c2_n0_W_in[0] => neuron_relu_1n_out:neuron_inst_0.W_in[0]
c2_n0_W_in[1] => neuron_relu_1n_out:neuron_inst_0.W_in[1]
c2_n0_W_in[2] => neuron_relu_1n_out:neuron_inst_0.W_in[2]
c2_n0_W_in[3] => neuron_relu_1n_out:neuron_inst_0.W_in[3]
c2_n0_W_in[4] => neuron_relu_1n_out:neuron_inst_0.W_in[4]
c2_n0_W_in[5] => neuron_relu_1n_out:neuron_inst_0.W_in[5]
c2_n0_W_in[6] => neuron_relu_1n_out:neuron_inst_0.W_in[6]
c2_n0_W_in[7] => neuron_relu_1n_out:neuron_inst_0.W_in[7]
c2_n1_W_in[0] => neuron_relu_1n_out:neuron_inst_1.W_in[0]
c2_n1_W_in[1] => neuron_relu_1n_out:neuron_inst_1.W_in[1]
c2_n1_W_in[2] => neuron_relu_1n_out:neuron_inst_1.W_in[2]
c2_n1_W_in[3] => neuron_relu_1n_out:neuron_inst_1.W_in[3]
c2_n1_W_in[4] => neuron_relu_1n_out:neuron_inst_1.W_in[4]
c2_n1_W_in[5] => neuron_relu_1n_out:neuron_inst_1.W_in[5]
c2_n1_W_in[6] => neuron_relu_1n_out:neuron_inst_1.W_in[6]
c2_n1_W_in[7] => neuron_relu_1n_out:neuron_inst_1.W_in[7]
c2_n0_IO_out[0] <= neuron_relu_1n_out:neuron_inst_0.IO_out[0]
c2_n0_IO_out[1] <= neuron_relu_1n_out:neuron_inst_0.IO_out[1]
c2_n0_IO_out[2] <= neuron_relu_1n_out:neuron_inst_0.IO_out[2]
c2_n0_IO_out[3] <= neuron_relu_1n_out:neuron_inst_0.IO_out[3]
c2_n0_IO_out[4] <= neuron_relu_1n_out:neuron_inst_0.IO_out[4]
c2_n0_IO_out[5] <= neuron_relu_1n_out:neuron_inst_0.IO_out[5]
c2_n0_IO_out[6] <= neuron_relu_1n_out:neuron_inst_0.IO_out[6]
c2_n0_IO_out[7] <= neuron_relu_1n_out:neuron_inst_0.IO_out[7]
c2_n1_IO_out[0] <= neuron_relu_1n_out:neuron_inst_1.IO_out[0]
c2_n1_IO_out[1] <= neuron_relu_1n_out:neuron_inst_1.IO_out[1]
c2_n1_IO_out[2] <= neuron_relu_1n_out:neuron_inst_1.IO_out[2]
c2_n1_IO_out[3] <= neuron_relu_1n_out:neuron_inst_1.IO_out[3]
c2_n1_IO_out[4] <= neuron_relu_1n_out:neuron_inst_1.IO_out[4]
c2_n1_IO_out[5] <= neuron_relu_1n_out:neuron_inst_1.IO_out[5]
c2_n1_IO_out[6] <= neuron_relu_1n_out:neuron_inst_1.IO_out[6]
c2_n1_IO_out[7] <= neuron_relu_1n_out:neuron_inst_1.IO_out[7]
c2_n0_W_out[0] <= neuron_relu_1n_out:neuron_inst_0.W_out[0]
c2_n0_W_out[1] <= neuron_relu_1n_out:neuron_inst_0.W_out[1]
c2_n0_W_out[2] <= neuron_relu_1n_out:neuron_inst_0.W_out[2]
c2_n0_W_out[3] <= neuron_relu_1n_out:neuron_inst_0.W_out[3]
c2_n0_W_out[4] <= neuron_relu_1n_out:neuron_inst_0.W_out[4]
c2_n0_W_out[5] <= neuron_relu_1n_out:neuron_inst_0.W_out[5]
c2_n0_W_out[6] <= neuron_relu_1n_out:neuron_inst_0.W_out[6]
c2_n0_W_out[7] <= neuron_relu_1n_out:neuron_inst_0.W_out[7]
c2_n1_W_out[0] <= neuron_relu_1n_out:neuron_inst_1.W_out[0]
c2_n1_W_out[1] <= neuron_relu_1n_out:neuron_inst_1.W_out[1]
c2_n1_W_out[2] <= neuron_relu_1n_out:neuron_inst_1.W_out[2]
c2_n1_W_out[3] <= neuron_relu_1n_out:neuron_inst_1.W_out[3]
c2_n1_W_out[4] <= neuron_relu_1n_out:neuron_inst_1.W_out[4]
c2_n1_W_out[5] <= neuron_relu_1n_out:neuron_inst_1.W_out[5]
c2_n1_W_out[6] <= neuron_relu_1n_out:neuron_inst_1.W_out[6]
c2_n1_W_out[7] <= neuron_relu_1n_out:neuron_inst_1.W_out[7]


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_0
clk => MAC_1n:U_MAC.clk
rst => MAC_1n:U_MAC.rst
rst => shift_reg_1n:inst_shift_reg.rst
update_weights => shift_reg_1n:inst_shift_reg.clk
IO_in[0] => MAC_1n:U_MAC.IO_in[0]
IO_in[1] => MAC_1n:U_MAC.IO_in[1]
IO_in[2] => MAC_1n:U_MAC.IO_in[2]
IO_in[3] => MAC_1n:U_MAC.IO_in[3]
IO_in[4] => MAC_1n:U_MAC.IO_in[4]
IO_in[5] => MAC_1n:U_MAC.IO_in[5]
IO_in[6] => MAC_1n:U_MAC.IO_in[6]
IO_in[7] => MAC_1n:U_MAC.IO_in[7]
W_in[0] => shift_reg_1n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_1n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_1n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_1n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_1n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_1n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_1n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_1n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_1n:U_MAC.IO_out[0]
IO_out[1] <= MAC_1n:U_MAC.IO_out[1]
IO_out[2] <= MAC_1n:U_MAC.IO_out[2]
IO_out[3] <= MAC_1n:U_MAC.IO_out[3]
IO_out[4] <= MAC_1n:U_MAC.IO_out[4]
IO_out[5] <= MAC_1n:U_MAC.IO_out[5]
IO_out[6] <= MAC_1n:U_MAC.IO_out[6]
IO_out[7] <= MAC_1n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_1n:inst_shift_reg.W_out[8]
W_out[1] <= shift_reg_1n:inst_shift_reg.W_out[9]
W_out[2] <= shift_reg_1n:inst_shift_reg.W_out[10]
W_out[3] <= shift_reg_1n:inst_shift_reg.W_out[11]
W_out[4] <= shift_reg_1n:inst_shift_reg.W_out[12]
W_out[5] <= shift_reg_1n:inst_shift_reg.W_out[13]
W_out[6] <= shift_reg_1n:inst_shift_reg.W_out[14]
W_out[7] <= shift_reg_1n:inst_shift_reg.W_out[15]


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_0|MAC_1n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => Add0.IN16
W_in[9] => Add0.IN15
W_in[10] => Add0.IN14
W_in[11] => Add0.IN13
W_in[12] => Add0.IN12
W_in[13] => Add0.IN11
W_in[14] => Add0.IN10
W_in[15] => Add0.IN1
W_in[15] => Add0.IN2
W_in[15] => Add0.IN3
W_in[15] => Add0.IN4
W_in[15] => Add0.IN5
W_in[15] => Add0.IN6
W_in[15] => Add0.IN7
W_in[15] => Add0.IN8
W_in[15] => Add0.IN9
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_0|MAC_1n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_0|shift_reg_1n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_0|shift_reg_1n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_1
clk => MAC_1n:U_MAC.clk
rst => MAC_1n:U_MAC.rst
rst => shift_reg_1n:inst_shift_reg.rst
update_weights => shift_reg_1n:inst_shift_reg.clk
IO_in[0] => MAC_1n:U_MAC.IO_in[0]
IO_in[1] => MAC_1n:U_MAC.IO_in[1]
IO_in[2] => MAC_1n:U_MAC.IO_in[2]
IO_in[3] => MAC_1n:U_MAC.IO_in[3]
IO_in[4] => MAC_1n:U_MAC.IO_in[4]
IO_in[5] => MAC_1n:U_MAC.IO_in[5]
IO_in[6] => MAC_1n:U_MAC.IO_in[6]
IO_in[7] => MAC_1n:U_MAC.IO_in[7]
W_in[0] => shift_reg_1n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_1n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_1n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_1n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_1n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_1n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_1n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_1n:inst_shift_reg.W_in[7]
IO_out[0] <= MAC_1n:U_MAC.IO_out[0]
IO_out[1] <= MAC_1n:U_MAC.IO_out[1]
IO_out[2] <= MAC_1n:U_MAC.IO_out[2]
IO_out[3] <= MAC_1n:U_MAC.IO_out[3]
IO_out[4] <= MAC_1n:U_MAC.IO_out[4]
IO_out[5] <= MAC_1n:U_MAC.IO_out[5]
IO_out[6] <= MAC_1n:U_MAC.IO_out[6]
IO_out[7] <= MAC_1n:U_MAC.IO_out[7]
W_out[0] <= shift_reg_1n:inst_shift_reg.W_out[8]
W_out[1] <= shift_reg_1n:inst_shift_reg.W_out[9]
W_out[2] <= shift_reg_1n:inst_shift_reg.W_out[10]
W_out[3] <= shift_reg_1n:inst_shift_reg.W_out[11]
W_out[4] <= shift_reg_1n:inst_shift_reg.W_out[12]
W_out[5] <= shift_reg_1n:inst_shift_reg.W_out[13]
W_out[6] <= shift_reg_1n:inst_shift_reg.W_out[14]
W_out[7] <= shift_reg_1n:inst_shift_reg.W_out[15]


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_1|MAC_1n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => Add0.IN16
W_in[9] => Add0.IN15
W_in[10] => Add0.IN14
W_in[11] => Add0.IN13
W_in[12] => Add0.IN12
W_in[13] => Add0.IN11
W_in[14] => Add0.IN10
W_in[15] => Add0.IN1
W_in[15] => Add0.IN2
W_in[15] => Add0.IN3
W_in[15] => Add0.IN4
W_in[15] => Add0.IN5
W_in[15] => Add0.IN6
W_in[15] => Add0.IN7
W_in[15] => Add0.IN8
W_in[15] => Add0.IN9
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_1|MAC_1n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_1|shift_reg_1n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]


|top|camada2_ReLU_2neuron_8bits_1n_signed:camada2_inst_2|neuron_ReLU_1n_out:neuron_inst_1|shift_reg_1n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3
clk => neuron_sigmoid_2n:neuron_inst_0.clk
clk => neuron_sigmoid_2n:neuron_inst_1.clk
clk => neuron_sigmoid_2n:neuron_inst_2.clk
rst => neuron_sigmoid_2n:neuron_inst_0.rst
rst => neuron_sigmoid_2n:neuron_inst_1.rst
rst => neuron_sigmoid_2n:neuron_inst_2.rst
update_weights => neuron_sigmoid_2n:neuron_inst_0.update_weights
update_weights => neuron_sigmoid_2n:neuron_inst_1.update_weights
update_weights => neuron_sigmoid_2n:neuron_inst_2.update_weights
IO_in[0] => neuron_sigmoid_2n:neuron_inst_0.IO_in[0]
IO_in[0] => neuron_sigmoid_2n:neuron_inst_1.IO_in[0]
IO_in[0] => neuron_sigmoid_2n:neuron_inst_2.IO_in[0]
IO_in[1] => neuron_sigmoid_2n:neuron_inst_0.IO_in[1]
IO_in[1] => neuron_sigmoid_2n:neuron_inst_1.IO_in[1]
IO_in[1] => neuron_sigmoid_2n:neuron_inst_2.IO_in[1]
IO_in[2] => neuron_sigmoid_2n:neuron_inst_0.IO_in[2]
IO_in[2] => neuron_sigmoid_2n:neuron_inst_1.IO_in[2]
IO_in[2] => neuron_sigmoid_2n:neuron_inst_2.IO_in[2]
IO_in[3] => neuron_sigmoid_2n:neuron_inst_0.IO_in[3]
IO_in[3] => neuron_sigmoid_2n:neuron_inst_1.IO_in[3]
IO_in[3] => neuron_sigmoid_2n:neuron_inst_2.IO_in[3]
IO_in[4] => neuron_sigmoid_2n:neuron_inst_0.IO_in[4]
IO_in[4] => neuron_sigmoid_2n:neuron_inst_1.IO_in[4]
IO_in[4] => neuron_sigmoid_2n:neuron_inst_2.IO_in[4]
IO_in[5] => neuron_sigmoid_2n:neuron_inst_0.IO_in[5]
IO_in[5] => neuron_sigmoid_2n:neuron_inst_1.IO_in[5]
IO_in[5] => neuron_sigmoid_2n:neuron_inst_2.IO_in[5]
IO_in[6] => neuron_sigmoid_2n:neuron_inst_0.IO_in[6]
IO_in[6] => neuron_sigmoid_2n:neuron_inst_1.IO_in[6]
IO_in[6] => neuron_sigmoid_2n:neuron_inst_2.IO_in[6]
IO_in[7] => neuron_sigmoid_2n:neuron_inst_0.IO_in[7]
IO_in[7] => neuron_sigmoid_2n:neuron_inst_1.IO_in[7]
IO_in[7] => neuron_sigmoid_2n:neuron_inst_2.IO_in[7]
IO_in[8] => neuron_sigmoid_2n:neuron_inst_0.IO_in[8]
IO_in[8] => neuron_sigmoid_2n:neuron_inst_1.IO_in[8]
IO_in[8] => neuron_sigmoid_2n:neuron_inst_2.IO_in[8]
IO_in[9] => neuron_sigmoid_2n:neuron_inst_0.IO_in[9]
IO_in[9] => neuron_sigmoid_2n:neuron_inst_1.IO_in[9]
IO_in[9] => neuron_sigmoid_2n:neuron_inst_2.IO_in[9]
IO_in[10] => neuron_sigmoid_2n:neuron_inst_0.IO_in[10]
IO_in[10] => neuron_sigmoid_2n:neuron_inst_1.IO_in[10]
IO_in[10] => neuron_sigmoid_2n:neuron_inst_2.IO_in[10]
IO_in[11] => neuron_sigmoid_2n:neuron_inst_0.IO_in[11]
IO_in[11] => neuron_sigmoid_2n:neuron_inst_1.IO_in[11]
IO_in[11] => neuron_sigmoid_2n:neuron_inst_2.IO_in[11]
IO_in[12] => neuron_sigmoid_2n:neuron_inst_0.IO_in[12]
IO_in[12] => neuron_sigmoid_2n:neuron_inst_1.IO_in[12]
IO_in[12] => neuron_sigmoid_2n:neuron_inst_2.IO_in[12]
IO_in[13] => neuron_sigmoid_2n:neuron_inst_0.IO_in[13]
IO_in[13] => neuron_sigmoid_2n:neuron_inst_1.IO_in[13]
IO_in[13] => neuron_sigmoid_2n:neuron_inst_2.IO_in[13]
IO_in[14] => neuron_sigmoid_2n:neuron_inst_0.IO_in[14]
IO_in[14] => neuron_sigmoid_2n:neuron_inst_1.IO_in[14]
IO_in[14] => neuron_sigmoid_2n:neuron_inst_2.IO_in[14]
IO_in[15] => neuron_sigmoid_2n:neuron_inst_0.IO_in[15]
IO_in[15] => neuron_sigmoid_2n:neuron_inst_1.IO_in[15]
IO_in[15] => neuron_sigmoid_2n:neuron_inst_2.IO_in[15]
c3_n0_W_in[0] => neuron_sigmoid_2n:neuron_inst_0.W_in[0]
c3_n0_W_in[1] => neuron_sigmoid_2n:neuron_inst_0.W_in[1]
c3_n0_W_in[2] => neuron_sigmoid_2n:neuron_inst_0.W_in[2]
c3_n0_W_in[3] => neuron_sigmoid_2n:neuron_inst_0.W_in[3]
c3_n0_W_in[4] => neuron_sigmoid_2n:neuron_inst_0.W_in[4]
c3_n0_W_in[5] => neuron_sigmoid_2n:neuron_inst_0.W_in[5]
c3_n0_W_in[6] => neuron_sigmoid_2n:neuron_inst_0.W_in[6]
c3_n0_W_in[7] => neuron_sigmoid_2n:neuron_inst_0.W_in[7]
c3_n1_W_in[0] => neuron_sigmoid_2n:neuron_inst_1.W_in[0]
c3_n1_W_in[1] => neuron_sigmoid_2n:neuron_inst_1.W_in[1]
c3_n1_W_in[2] => neuron_sigmoid_2n:neuron_inst_1.W_in[2]
c3_n1_W_in[3] => neuron_sigmoid_2n:neuron_inst_1.W_in[3]
c3_n1_W_in[4] => neuron_sigmoid_2n:neuron_inst_1.W_in[4]
c3_n1_W_in[5] => neuron_sigmoid_2n:neuron_inst_1.W_in[5]
c3_n1_W_in[6] => neuron_sigmoid_2n:neuron_inst_1.W_in[6]
c3_n1_W_in[7] => neuron_sigmoid_2n:neuron_inst_1.W_in[7]
c3_n2_W_in[0] => neuron_sigmoid_2n:neuron_inst_2.W_in[0]
c3_n2_W_in[1] => neuron_sigmoid_2n:neuron_inst_2.W_in[1]
c3_n2_W_in[2] => neuron_sigmoid_2n:neuron_inst_2.W_in[2]
c3_n2_W_in[3] => neuron_sigmoid_2n:neuron_inst_2.W_in[3]
c3_n2_W_in[4] => neuron_sigmoid_2n:neuron_inst_2.W_in[4]
c3_n2_W_in[5] => neuron_sigmoid_2n:neuron_inst_2.W_in[5]
c3_n2_W_in[6] => neuron_sigmoid_2n:neuron_inst_2.W_in[6]
c3_n2_W_in[7] => neuron_sigmoid_2n:neuron_inst_2.W_in[7]
c3_n0_IO_out[0] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[0]
c3_n0_IO_out[1] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[1]
c3_n0_IO_out[2] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[2]
c3_n0_IO_out[3] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[3]
c3_n0_IO_out[4] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[4]
c3_n0_IO_out[5] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[5]
c3_n0_IO_out[6] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[6]
c3_n0_IO_out[7] <= neuron_sigmoid_2n:neuron_inst_0.IO_out[7]
c3_n1_IO_out[0] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[0]
c3_n1_IO_out[1] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[1]
c3_n1_IO_out[2] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[2]
c3_n1_IO_out[3] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[3]
c3_n1_IO_out[4] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[4]
c3_n1_IO_out[5] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[5]
c3_n1_IO_out[6] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[6]
c3_n1_IO_out[7] <= neuron_sigmoid_2n:neuron_inst_1.IO_out[7]
c3_n2_IO_out[0] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[0]
c3_n2_IO_out[1] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[1]
c3_n2_IO_out[2] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[2]
c3_n2_IO_out[3] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[3]
c3_n2_IO_out[4] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[4]
c3_n2_IO_out[5] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[5]
c3_n2_IO_out[6] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[6]
c3_n2_IO_out[7] <= neuron_sigmoid_2n:neuron_inst_2.IO_out[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0
clk => MAC_2n:U_MAC.clk
rst => MAC_2n:U_MAC.rst
rst => shift_reg_2n:inst_shift_reg.rst
update_weights => shift_reg_2n:inst_shift_reg.clk
IO_in[0] => MAC_2n:U_MAC.IO_in[0]
IO_in[1] => MAC_2n:U_MAC.IO_in[1]
IO_in[2] => MAC_2n:U_MAC.IO_in[2]
IO_in[3] => MAC_2n:U_MAC.IO_in[3]
IO_in[4] => MAC_2n:U_MAC.IO_in[4]
IO_in[5] => MAC_2n:U_MAC.IO_in[5]
IO_in[6] => MAC_2n:U_MAC.IO_in[6]
IO_in[7] => MAC_2n:U_MAC.IO_in[7]
IO_in[8] => MAC_2n:U_MAC.IO_in[8]
IO_in[9] => MAC_2n:U_MAC.IO_in[9]
IO_in[10] => MAC_2n:U_MAC.IO_in[10]
IO_in[11] => MAC_2n:U_MAC.IO_in[11]
IO_in[12] => MAC_2n:U_MAC.IO_in[12]
IO_in[13] => MAC_2n:U_MAC.IO_in[13]
IO_in[14] => MAC_2n:U_MAC.IO_in[14]
IO_in[15] => MAC_2n:U_MAC.IO_in[15]
W_in[0] => shift_reg_2n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_2n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_2n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_2n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_2n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_2n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_2n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_2n:inst_shift_reg.W_in[7]
IO_out[0] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[0]
IO_out[1] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[1]
IO_out[2] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[2]
IO_out[3] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[3]
IO_out[4] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[4]
IO_out[5] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[5]
IO_out[6] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[6]
IO_out[7] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => _.DATAB
W_in[17] => _.DATAB
W_in[18] => _.DATAB
W_in[19] => _.DATAB
W_in[20] => _.DATAB
W_in[21] => _.DATAB
W_in[22] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_0|ROM_fx_8bitaddr_8width:U_ROM
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux3.IN263
address[0] => Mux4.IN263
address[0] => Mux5.IN263
address[1] => Mux0.IN134
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN262
address[1] => Mux4.IN262
address[1] => Mux5.IN262
address[2] => Mux0.IN133
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN261
address[2] => Mux4.IN261
address[2] => Mux5.IN261
address[3] => Mux0.IN132
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN260
address[3] => Mux4.IN260
address[3] => Mux5.IN260
address[4] => Mux0.IN131
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN259
address[4] => Mux4.IN259
address[4] => Mux5.IN259
address[5] => Mux0.IN130
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN258
address[5] => Mux4.IN258
address[5] => Mux5.IN258
address[6] => Mux0.IN129
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN257
address[6] => Mux4.IN257
address[6] => Mux5.IN257
address[7] => Mux0.IN128
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN256
address[7] => Mux4.IN256
address[7] => Mux5.IN256
address[7] => data_out[6].DATAIN
data_out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= <GND>


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1
clk => MAC_2n:U_MAC.clk
rst => MAC_2n:U_MAC.rst
rst => shift_reg_2n:inst_shift_reg.rst
update_weights => shift_reg_2n:inst_shift_reg.clk
IO_in[0] => MAC_2n:U_MAC.IO_in[0]
IO_in[1] => MAC_2n:U_MAC.IO_in[1]
IO_in[2] => MAC_2n:U_MAC.IO_in[2]
IO_in[3] => MAC_2n:U_MAC.IO_in[3]
IO_in[4] => MAC_2n:U_MAC.IO_in[4]
IO_in[5] => MAC_2n:U_MAC.IO_in[5]
IO_in[6] => MAC_2n:U_MAC.IO_in[6]
IO_in[7] => MAC_2n:U_MAC.IO_in[7]
IO_in[8] => MAC_2n:U_MAC.IO_in[8]
IO_in[9] => MAC_2n:U_MAC.IO_in[9]
IO_in[10] => MAC_2n:U_MAC.IO_in[10]
IO_in[11] => MAC_2n:U_MAC.IO_in[11]
IO_in[12] => MAC_2n:U_MAC.IO_in[12]
IO_in[13] => MAC_2n:U_MAC.IO_in[13]
IO_in[14] => MAC_2n:U_MAC.IO_in[14]
IO_in[15] => MAC_2n:U_MAC.IO_in[15]
W_in[0] => shift_reg_2n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_2n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_2n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_2n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_2n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_2n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_2n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_2n:inst_shift_reg.W_in[7]
IO_out[0] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[0]
IO_out[1] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[1]
IO_out[2] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[2]
IO_out[3] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[3]
IO_out[4] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[4]
IO_out[5] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[5]
IO_out[6] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[6]
IO_out[7] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => _.DATAB
W_in[17] => _.DATAB
W_in[18] => _.DATAB
W_in[19] => _.DATAB
W_in[20] => _.DATAB
W_in[21] => _.DATAB
W_in[22] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_1|ROM_fx_8bitaddr_8width:U_ROM
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux3.IN263
address[0] => Mux4.IN263
address[0] => Mux5.IN263
address[1] => Mux0.IN134
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN262
address[1] => Mux4.IN262
address[1] => Mux5.IN262
address[2] => Mux0.IN133
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN261
address[2] => Mux4.IN261
address[2] => Mux5.IN261
address[3] => Mux0.IN132
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN260
address[3] => Mux4.IN260
address[3] => Mux5.IN260
address[4] => Mux0.IN131
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN259
address[4] => Mux4.IN259
address[4] => Mux5.IN259
address[5] => Mux0.IN130
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN258
address[5] => Mux4.IN258
address[5] => Mux5.IN258
address[6] => Mux0.IN129
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN257
address[6] => Mux4.IN257
address[6] => Mux5.IN257
address[7] => Mux0.IN128
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN256
address[7] => Mux4.IN256
address[7] => Mux5.IN256
address[7] => data_out[6].DATAIN
data_out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= <GND>


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2
clk => MAC_2n:U_MAC.clk
rst => MAC_2n:U_MAC.rst
rst => shift_reg_2n:inst_shift_reg.rst
update_weights => shift_reg_2n:inst_shift_reg.clk
IO_in[0] => MAC_2n:U_MAC.IO_in[0]
IO_in[1] => MAC_2n:U_MAC.IO_in[1]
IO_in[2] => MAC_2n:U_MAC.IO_in[2]
IO_in[3] => MAC_2n:U_MAC.IO_in[3]
IO_in[4] => MAC_2n:U_MAC.IO_in[4]
IO_in[5] => MAC_2n:U_MAC.IO_in[5]
IO_in[6] => MAC_2n:U_MAC.IO_in[6]
IO_in[7] => MAC_2n:U_MAC.IO_in[7]
IO_in[8] => MAC_2n:U_MAC.IO_in[8]
IO_in[9] => MAC_2n:U_MAC.IO_in[9]
IO_in[10] => MAC_2n:U_MAC.IO_in[10]
IO_in[11] => MAC_2n:U_MAC.IO_in[11]
IO_in[12] => MAC_2n:U_MAC.IO_in[12]
IO_in[13] => MAC_2n:U_MAC.IO_in[13]
IO_in[14] => MAC_2n:U_MAC.IO_in[14]
IO_in[15] => MAC_2n:U_MAC.IO_in[15]
W_in[0] => shift_reg_2n:inst_shift_reg.W_in[0]
W_in[1] => shift_reg_2n:inst_shift_reg.W_in[1]
W_in[2] => shift_reg_2n:inst_shift_reg.W_in[2]
W_in[3] => shift_reg_2n:inst_shift_reg.W_in[3]
W_in[4] => shift_reg_2n:inst_shift_reg.W_in[4]
W_in[5] => shift_reg_2n:inst_shift_reg.W_in[5]
W_in[6] => shift_reg_2n:inst_shift_reg.W_in[6]
W_in[7] => shift_reg_2n:inst_shift_reg.W_in[7]
IO_out[0] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[0]
IO_out[1] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[1]
IO_out[2] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[2]
IO_out[3] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[3]
IO_out[4] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[4]
IO_out[5] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[5]
IO_out[6] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[6]
IO_out[7] <= ROM_fx_8bitaddr_8width:U_ROM.data_out[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|MAC_2n:U_MAC
clk => IO_out[0]~reg0.CLK
clk => IO_out[1]~reg0.CLK
clk => IO_out[2]~reg0.CLK
clk => IO_out[3]~reg0.CLK
clk => IO_out[4]~reg0.CLK
clk => IO_out[5]~reg0.CLK
clk => IO_out[6]~reg0.CLK
clk => IO_out[7]~reg0.CLK
rst => IO_out[0]~reg0.ACLR
rst => IO_out[1]~reg0.ACLR
rst => IO_out[2]~reg0.ACLR
rst => IO_out[3]~reg0.ACLR
rst => IO_out[4]~reg0.ACLR
rst => IO_out[5]~reg0.ACLR
rst => IO_out[6]~reg0.ACLR
rst => IO_out[7]~reg0.ACLR
IO_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
IO_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
IO_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
IO_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
IO_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
IO_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
IO_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
IO_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
IO_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
IO_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
IO_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
IO_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
IO_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
IO_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
IO_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
IO_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
W_in[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
W_in[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
W_in[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
W_in[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
W_in[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
W_in[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
W_in[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
W_in[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
W_in[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
W_in[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
W_in[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
W_in[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
W_in[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
W_in[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
W_in[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
W_in[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
W_in[16] => _.DATAB
W_in[17] => _.DATAB
W_in[18] => _.DATAB
W_in[19] => _.DATAB
W_in[20] => _.DATAB
W_in[21] => _.DATAB
W_in[22] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
W_in[23] => _.DATAB
IO_out[0] <= IO_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[1] <= IO_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[2] <= IO_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[3] <= IO_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[4] <= IO_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[5] <= IO_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[6] <= IO_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_out[7] <= IO_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|shift_reg_2n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
W_in[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
W_in[0] => W_out[0].DATAIN
W_in[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
W_in[1] => W_out[1].DATAIN
W_in[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
W_in[2] => W_out[2].DATAIN
W_in[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
W_in[3] => W_out[3].DATAIN
W_in[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
W_in[4] => W_out[4].DATAIN
W_in[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
W_in[5] => W_out[5].DATAIN
W_in[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
W_in[6] => W_out[6].DATAIN
W_in[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
W_in[7] => W_out[7].DATAIN
W_out[0] <= W_in[0].DB_MAX_OUTPUT_PORT_TYPE
W_out[1] <= W_in[1].DB_MAX_OUTPUT_PORT_TYPE
W_out[2] <= W_in[2].DB_MAX_OUTPUT_PORT_TYPE
W_out[3] <= W_in[3].DB_MAX_OUTPUT_PORT_TYPE
W_out[4] <= W_in[4].DB_MAX_OUTPUT_PORT_TYPE
W_out[5] <= W_in[5].DB_MAX_OUTPUT_PORT_TYPE
W_out[6] <= W_in[6].DB_MAX_OUTPUT_PORT_TYPE
W_out[7] <= W_in[7].DB_MAX_OUTPUT_PORT_TYPE
W_out[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
W_out[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
W_out[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
W_out[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
W_out[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
W_out[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
W_out[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
W_out[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
W_out[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
W_out[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
W_out[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
W_out[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
W_out[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
W_out[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
W_out[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
W_out[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|camada3_Sigmoid_3neuron_8bits_2n_signed:camada3_inst_3|neuron_Sigmoid_2n:neuron_inst_2|ROM_fx_8bitaddr_8width:U_ROM
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux3.IN263
address[0] => Mux4.IN263
address[0] => Mux5.IN263
address[1] => Mux0.IN134
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN262
address[1] => Mux4.IN262
address[1] => Mux5.IN262
address[2] => Mux0.IN133
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN261
address[2] => Mux4.IN261
address[2] => Mux5.IN261
address[3] => Mux0.IN132
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN260
address[3] => Mux4.IN260
address[3] => Mux5.IN260
address[4] => Mux0.IN131
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN259
address[4] => Mux4.IN259
address[4] => Mux5.IN259
address[5] => Mux0.IN130
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN258
address[5] => Mux4.IN258
address[5] => Mux5.IN258
address[6] => Mux0.IN129
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN257
address[6] => Mux4.IN257
address[6] => Mux5.IN257
address[7] => Mux0.IN128
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN256
address[7] => Mux4.IN256
address[7] => Mux5.IN256
address[7] => data_out[6].DATAIN
data_out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= <GND>


