library ieee;
use ieee.std_logic_1164.all;

entity ff_jk is
  port (
    J		  :   in  std_logic;
	 K		  :   in  std_logic;
	 Clk	  :	in  std_logic;
    Q	 	  :   out std_logic;
	 Q_n 	  :	out std_logic;
	 Preset :	in std_logic;
	 Clear  :	in std_logic
	 );
end ff_jk;

architecture structural of ff_jk is
begin

	PROCESS (Preset, Clear, Clk)
	BEGIN
		IF Clear = '1' THEN
			Q <= '0';
			Q_n <= '1';
		ELSIF Preset = '1' THEN
			Q <= '1';
			Q_n <= '0';
		ELSIF Clk'EVENT and Clk = '1' THEN
			Q <= D;
			Q_n <= not(D);
		END IF;
	END PROCESS;
END structural;
		