# Step 3 - RTL Testbench

## ğŸ“‹ Tá»•ng Quan

Pháº§n nÃ y mÃ´ táº£ cáº¥u trÃºc vÃ  káº¿t quáº£ cá»§a cÃ¡c testbench Ä‘Æ°á»£c sá»­ dá»¥ng Ä‘á»ƒ verify AES Accelerator. CÃ¡c testbench Ä‘Æ°á»£c thiáº¿t káº¿ Ä‘á»ƒ kiá»ƒm tra toÃ n diá»‡n chá»©c nÄƒng cá»§a tá»«ng module, Ä‘áº£m báº£o tÃ­nh chÃ­nh xÃ¡c cá»§a thuáº­t toÃ¡n AES theo chuáº©n NIST FIPS 197, vÃ  validate sá»± tÃ­ch há»£p giá»¯a cÃ¡c module con.

---

## ğŸ—ï¸ Cáº¥u TrÃºc Testbench

### **Testbench Hierarchy**
```
Testbench Files
â”œâ”€â”€ tb_aes.v (Top-level AES)
â”œâ”€â”€ tb_aes_core.v (Core Control)
â”œâ”€â”€ tb_aes_key_mem.v (Key Memory)
â”œâ”€â”€ tb_aes_encipher_block.v (Encryption)
â””â”€â”€ tb_aes_decipher_block.v (Decryption)
```

### **Test Strategy**
- **Functional Testing**: Verify chá»©c nÄƒng cÆ¡ báº£n cá»§a tá»«ng module
- **NIST Compliance**: Sá»­ dá»¥ng NIST test vectors chuáº©n
- **Coverage Testing**: Äáº£m báº£o Ä‘á»™ bao phá»§ code vÃ  functionality
- **Edge Case Testing**: Test cÃ¡c trÆ°á»ng há»£p Ä‘áº·c biá»‡t vÃ  boundary conditions

---

## ğŸ”§ CÃ¡c Testbench ChÃ­nh

### **1. tb_aes.v - Top-Level Testing**
- **Má»¥c Ä‘Ã­ch**: Test toÃ n bá»™ há»‡ thá»‘ng AES end-to-end
- **Test Cases**: 
  - AES-128 encryption/decryption
  - AES-256 encryption/decryption
  - NIST test vector verification
  - Round-trip testing (encrypt â†’ decrypt â†’ original)
- **Coverage**: Integration testing, bus interface, control flow

### **2. tb_aes_core.v - Control Logic Testing**
- **Má»¥c Ä‘Ã­ch**: Verify state machine vÃ  control logic
- **Test Cases**:
  - State transitions (IDLE â†’ INIT â†’ NEXT â†’ IDLE)
  - Control signal validation
  - Round counter logic
  - Error handling
- **Coverage**: State machine coverage, control signal coverage

### **3. tb_aes_key_mem.v - Key Management Testing**
- **Má»¥c Ä‘Ã­ch**: Test key expansion algorithm
- **Test Cases**:
  - AES-128 key expansion (11 round keys)
  - AES-256 key expansion (15 round keys)
  - S-box integration
  - Round constants (Rcon) verification
- **Coverage**: Key expansion coverage, S-box coverage

### **4. tb_aes_encipher_block.v - Encryption Testing**
- **Má»¥c Ä‘Ã­ch**: Verify encryption transformations
- **Test Cases**:
  - SubBytes transformation
  - ShiftRows transformation
  - MixColumns transformation
  - AddRoundKey operation
  - Galois Field arithmetic (gm2, gm3)
- **Coverage**: Transformation coverage, mathematical correctness

### **5. tb_aes_decipher_block.v - Decryption Testing**
- **Má»¥c Ä‘Ã­ch**: Verify decryption transformations
- **Test Cases**:
  - InvSubBytes transformation
  - InvShiftRows transformation
  - InvMixColumns transformation
  - AddRoundKey operation
  - Inverse Galois Field arithmetic (gm9, gm11, gm13, gm14)
- **Coverage**: Inverse transformation coverage, round-trip verification

---

## ğŸ¯ Verification Methodology

### **Test Vector Strategy**
- **NIST FIPS 197**: Sá»­ dá»¥ng test vectors chuáº©n quá»‘c táº¿
- **Known Plaintext**: Test vá»›i plaintext vÃ  ciphertext Ä‘Ã£ biáº¿t
- **Round-trip Testing**: Verify encryption â†’ decryption â†’ original
- **Edge Cases**: Test vá»›i all-zero, all-one, vÃ  boundary values

---

## ğŸ“Š Káº¿t Quáº£ Testbench

### **Functional Verification Results**

#### **tb_aes.v - Top-Level**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **AES-128 Encryption** | 1 | 1 | 0 | 100% |
| **AES-128 Decryption** | 1 | 1 | 0 | 100% |
| **AES-256 Encryption** | 1 | 1 | 0 | 100% |
| **AES-256 Decryption** | 1 | 1 | 0 | 100% |
| **Total** | **4** | **4** | **0** | **100%** |

#### **tb_aes_core.v - Control Logic**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **State Machine** | 4 | 4 | 0 | 100% |
| **AES-128 Encryption Flow** | 1 | 1 | 0 | 100% |
| **AES-256 Decryption Flow** | 1 | 1 | 0 | 100% |
| **Reset Functionality** | 2 | 2 | 0 | 100% |
| **Total** | **8** | **8** | **0** | **100%** |

#### **tb_aes_key_mem.v - Key Memory**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **AES-128 Key Expansion** | 11 | 11 | 0 | 100% |
| **AES-256 Key Expansion** | 15 | 15 | 0 | 100% |
| **Edge Cases** | 3 | 3 | 0 | 100% |
| **Reset Functionality** | 2 | 2 | 0 | 100% |
| **Total** | **31** | **31** | **0** | **100%** |

#### **tb_aes_encipher_block.v - Encryption**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **SubBytes Transformation** | 2 | 2 | 0 | 100% |
| **ShiftRows Transformation** | 2 | 2 | 0 | 100% |
| **MixColumns Transformation** | 1 | 1 | 0 | 100% |
| **AddRoundKey Transformation** | 1 | 1 | 0 | 100% |
| **Complete Round Processing** | 1 | 1 | 0 | 100% |
| **Total** | **7** | **7** | **0** | **100%** |

#### **tb_aes_decipher_block.v - Decryption**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **InvSubBytes Transformation** | 2 | 2 | 0 | 100% |
| **InvShiftRows Transformation** | 2 | 2 | 0 | 100% |
| **InvMixColumns Transformation** | 2 | 2 | 0 | 100% |
| **AddRoundKey Transformation** | 1 | 1 | 0 | 100% |
| **Complete Decryption Round** | 1 | 1 | 0 | 100% |
| **Round-trip Testing** | 1 | 1 | 0 | 100% |
| **Total** | **9** | **9** | **0** | **100%** |

### **Tá»•ng Káº¿t Coverage**
| Module | Test Cases | Passed | Failed | Success Rate |
|--------|------------|--------|--------|--------------|
| **Top-Level (aes.v)** | 4 | 4 | 0 | 100% |
| **Core Control** | 8 | 8 | 0 | 100% |
| **Key Memory** | 31 | 31 | 0 | 100% |
| **Encryption** | 7 | 7 | 0 | 100% |
| **Decryption** | 9 | 9 | 0 | 100% |
| **Grand Total** | **59** | **59** | **0** | **100%** |

---

## ğŸ”— LiÃªn Káº¿t TÃ i Liá»‡u

### **ğŸ“š TÃ i Liá»‡u LÃ½ Thuyáº¿t**
- **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n

### **ğŸ—ï¸ Thiáº¿t Káº¿ RTL**
- **[02_rtl_design.md](02_rtl_design.md)** - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn trung tÃ¢m
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module quáº£n lÃ½ khÃ³a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£

### **ğŸ§ª Testbench vÃ  Verification**
- **[03_rtl_testbench.md](03_rtl_testbench.md)** â† Báº¡n Ä‘ang á»Ÿ Ä‘Ã¢y
- **[tb_aes.md](tb_aes.md)** - Testbench module chÃ­nh AES
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module giáº£i mÃ£

### **ğŸ”§ HÆ°á»›ng Dáº«n Thá»±c HÃ nh**
- **[cpu_flow.md](cpu_flow.md)** - Luá»“ng thá»±c thi CPU khi giao tiáº¿p vá»›i AES core
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy trÃ¬nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai

---

*ğŸ“ TÃ i liá»‡u Ä‘Æ°á»£c cáº­p nháº­t láº§n cuá»‘i: ThÃ¡ng 12/2024*
*ğŸ”§ Dá»± Ã¡n: AES Accelerator trÃªn Caravel Platform*
