--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise x:\xw\8612\xilinx_test\hdsdgen_x5\hdsd_gen.ise
-intstyle ise -e 3 -l 3 -s 11 -xml smpte_259 smpte_259.ncd -o smpte_259.twr
smpte_259.pcf


Design file:              smpte_259.ncd
Physical constraint file: smpte_259.pcf
Device,speed:             xc4vfx20,-11 (ADVANCED 1.54 2005-05-25, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock txclk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
DVB_EN      |    3.381(R)|   -1.427(R)|txclk_BUFGP       |   0.000|
SCD_en      |    3.381(R)|   -1.422(R)|txclk_BUFGP       |   0.000|
SVS_en      |    3.384(R)|   -1.429(R)|txclk_BUFGP       |   0.000|
data<0>     |    3.410(R)|   -1.448(R)|txclk_BUFGP       |   0.000|
data<1>     |    3.395(R)|   -1.438(R)|txclk_BUFGP       |   0.000|
data<2>     |    3.392(R)|   -1.436(R)|txclk_BUFGP       |   0.000|
data<3>     |    3.364(R)|   -1.410(R)|txclk_BUFGP       |   0.000|
data<4>     |    3.365(R)|   -1.411(R)|txclk_BUFGP       |   0.000|
data<5>     |    3.383(R)|   -1.428(R)|txclk_BUFGP       |   0.000|
data<6>     |    3.351(R)|   -1.397(R)|txclk_BUFGP       |   0.000|
data<7>     |    3.406(R)|   -1.447(R)|txclk_BUFGP       |   0.000|
data<8>     |    3.368(R)|   -1.412(R)|txclk_BUFGP       |   0.000|
data<9>     |    3.374(R)|   -1.417(R)|txclk_BUFGP       |   0.000|
ena_in      |    3.372(R)|   -1.414(R)|txclk_BUFGP       |   0.000|
enn_in      |    3.380(R)|   -1.421(R)|txclk_BUFGP       |   0.000|
trs_filt    |    3.387(R)|   -1.427(R)|txclk_BUFGP       |   0.000|
txbypass    |    3.418(R)|   -1.455(R)|txclk_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock txclk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
ena_out      |    8.366(R)|txclk_BUFGP       |   0.000|
trs_out      |    8.306(R)|txclk_BUFGP       |   0.000|
txdata_out<0>|    8.300(R)|txclk_BUFGP       |   0.000|
txdata_out<1>|    8.346(R)|txclk_BUFGP       |   0.000|
txdata_out<2>|    8.372(R)|txclk_BUFGP       |   0.000|
txdata_out<3>|    8.289(R)|txclk_BUFGP       |   0.000|
txdata_out<4>|    8.349(R)|txclk_BUFGP       |   0.000|
txdata_out<5>|    8.335(R)|txclk_BUFGP       |   0.000|
txdata_out<6>|    8.341(R)|txclk_BUFGP       |   0.000|
txdata_out<7>|    8.316(R)|txclk_BUFGP       |   0.000|
txdata_out<8>|    8.325(R)|txclk_BUFGP       |   0.000|
txdata_out<9>|    9.287(R)|txclk_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock txclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
txclk          |    4.446|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
txoe           |ena_out        |    5.862|
txoe           |trs_out        |    5.596|
txoe           |txdata_out<0>  |    5.590|
txoe           |txdata_out<1>  |    5.631|
txoe           |txdata_out<2>  |    5.868|
txoe           |txdata_out<3>  |    6.142|
txoe           |txdata_out<4>  |    6.039|
txoe           |txdata_out<5>  |    5.620|
txoe           |txdata_out<6>  |    6.031|
txoe           |txdata_out<7>  |    5.801|
txoe           |txdata_out<8>  |    6.007|
txoe           |txdata_out<9>  |    5.808|
---------------+---------------+---------+

Analysis completed Wed Jul 20 17:06:42 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 161 MB
