
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/iot/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/piso.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/piso.v' to AST representation.
Storing AST representation for module `$abstract\piso'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/tbu.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/tbu.v' to AST representation.
Storing AST representation for module `$abstract\tbu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/viterbi_core.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/viterbi_core.v' to AST representation.
Storing AST representation for module `$abstract\viterbi_core'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/pmu.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/pmu.v' to AST representation.
Storing AST representation for module `$abstract\pmu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/system_top.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/system_top.v' to AST representation.
Storing AST representation for module `$abstract\system_top'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/sipo.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/sipo.v' to AST representation.
Storing AST representation for module `$abstract\sipo'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/acsu.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/acsu.v' to AST representation.
Storing AST representation for module `$abstract\acsu'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/bmu.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/bmu.v' to AST representation.
Storing AST representation for module `$abstract\bmu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/viterbi/src/sync_fifo.v
Parsing SystemVerilog input from `/openlane/designs/viterbi/src/sync_fifo.v' to AST representation.
Storing AST representation for module `$abstract\sync_fifo'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

12. Executing AST frontend in derive mode using pre-parsed AST for module `\system_top'.
Generating RTLIL representation for module `\system_top'.

12.1. Analyzing design hierarchy..
Top module:  \system_top

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sipo'.
Generating RTLIL representation for module `\sipo'.

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\viterbi_core'.
Generating RTLIL representation for module `\viterbi_core'.

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\piso'.
Generating RTLIL representation for module `\piso'.
Parameter \DATA_WIDTH = 16
Parameter \DEPTH = 16

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_fifo'.
Parameter \DATA_WIDTH = 16
Parameter \DEPTH = 16
Generating RTLIL representation for module `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo'.
Warning: Replacing memory \mem with list of registers. See /openlane/designs/viterbi/src/sync_fifo.v:34

12.6. Analyzing design hierarchy..
Top module:  \system_top
Used module:     \sipo
Used module:     \viterbi_core
Used module:     \piso
Used module:     $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\tbu'.
Generating RTLIL representation for module `\tbu'.

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pmu'.
Generating RTLIL representation for module `\pmu'.

12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\acsu'.
Generating RTLIL representation for module `\acsu'.

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\bmu'.
Generating RTLIL representation for module `\bmu'.

12.11. Analyzing design hierarchy..
Top module:  \system_top
Used module:     \sipo
Used module:     \viterbi_core
Used module:         \tbu
Used module:         \pmu
Used module:         \acsu
Used module:         \bmu
Used module:     \piso
Used module:     $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo

12.12. Analyzing design hierarchy..
Top module:  \system_top
Used module:     \sipo
Used module:     \viterbi_core
Used module:         \tbu
Used module:         \pmu
Used module:         \acsu
Used module:         \bmu
Used module:     \piso
Used module:     $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo
Removing unused module `$abstract\sync_fifo'.
Removing unused module `$abstract\bmu'.
Removing unused module `$abstract\acsu'.
Removing unused module `$abstract\sipo'.
Removing unused module `$abstract\system_top'.
Removing unused module `$abstract\pmu'.
Removing unused module `$abstract\viterbi_core'.
Removing unused module `$abstract\tbu'.
Removing unused module `$abstract\piso'.
Removed 9 unused modules.

13. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/hierarchy.dot'.
Dumping module system_top to page 1.
Renaming module system_top to system_top.

14. Executing TRIBUF pass.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \system_top
Used module:     \sipo
Used module:     \viterbi_core
Used module:         \tbu
Used module:         \pmu
Used module:         \acsu
Used module:         \bmu
Used module:     \piso
Used module:     $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo

15.2. Analyzing design hierarchy..
Top module:  \system_top
Used module:     \sipo
Used module:     \viterbi_core
Used module:         \tbu
Used module:         \pmu
Used module:         \acsu
Used module:         \bmu
Used module:     \piso
Used module:     $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo
Removed 0 unused modules.

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

17. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/acsu.v:21$71 in module acsu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/pmu.v:13$69 in module pmu.
Marked 10 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/tbu.v:27$45 in module tbu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37 in module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
Removed 1 dead cases from process $proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25 in module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25 in module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14 in module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/piso.v:25$5 in module piso.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/viterbi/src/sipo.v:12$1 in module sipo.
Removed a total of 1 dead cases.

18. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 44 assignments to connections.

19. Executing PROC_INIT pass (extract init attributes).

20. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
Found async reset \rst_n in `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
Found async reset \rst_n in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37'.
Found async reset \rst_n in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
Found async reset \rst_n in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
Found async reset \rst_n in `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
Found async reset \rst_n in `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.

21. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~25 debug messages>

22. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
     1/8: $4\dec_bits_o[3:3]
     2/8: $1\pm_s3_o[7:0]
     3/8: $3\dec_bits_o[2:2]
     4/8: $1\pm_s2_o[7:0]
     5/8: $2\dec_bits_o[1:1]
     6/8: $1\pm_s1_o[7:0]
     7/8: $1\dec_bits_o[0:0]
     8/8: $1\pm_s0_o[7:0]
Creating decoders for process `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
     1/4: $0\pm_current_s3_o[7:0]
     2/4: $0\pm_current_s2_o[7:0]
     3/4: $0\pm_current_s1_o[7:0]
     4/4: $0\pm_current_s0_o[7:0]
Creating decoders for process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
     1/8: $0\valid_o[0:0]
     2/8: $0\pipeline_full[0:0]
     3/8: $0\latency_counter[3:0]
     4/8: $0\history_s3[14:0]
     5/8: $0\history_s2[14:0]
     6/8: $0\history_s1[14:0]
     7/8: $0\decoded_bit_o[0:0]
     8/8: $0\history_s0[14:0]
Creating decoders for process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37'.
     1/1: $0\count[4:0]
Creating decoders for process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
     1/7: $3$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_DATA[15:0]$35
     2/7: $2$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_DATA[15:0]$34
     3/7: $2$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_ADDR[3:0]$33
     4/7: $1$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_DATA[15:0]$30
     5/7: $1$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_ADDR[3:0]$29
     6/7: $0\rd_ptr[3:0]
     7/7: $0\rd_data_o[15:0]
Creating decoders for process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
     1/21: $2$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_ADDR[3:0]$22
     2/21: $2$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_DATA[15:0]$23
     3/21: $1$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_DATA[15:0]$19
     4/21: $1$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_ADDR[3:0]$18
     5/21: $0\mem[15][15:0]
     6/21: $0\mem[14][15:0]
     7/21: $0\mem[13][15:0]
     8/21: $0\mem[12][15:0]
     9/21: $0\mem[11][15:0]
    10/21: $0\mem[10][15:0]
    11/21: $0\mem[9][15:0]
    12/21: $0\mem[8][15:0]
    13/21: $0\mem[7][15:0]
    14/21: $0\mem[6][15:0]
    15/21: $0\mem[5][15:0]
    16/21: $0\mem[4][15:0]
    17/21: $0\mem[3][15:0]
    18/21: $0\mem[2][15:0]
    19/21: $0\mem[1][15:0]
    20/21: $0\mem[0][15:0]
    21/21: $0\wr_ptr[3:0]
Creating decoders for process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
     1/6: $0\state[1:0]
     2/6: $0\shift_reg[15:0]
     3/6: $0\count[3:0]
     4/6: $0\valid_serial_o[0:0]
     5/6: $0\data_serial_o[1:0]
     6/6: $0\fifo_rd_en_o[0:0]
Creating decoders for process `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
     1/3: $0\byte_ready_o[0:0]
     2/3: $0\count[2:0]
     3/3: $0\data_parallel_o[7:0]
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$149'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$142'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$135'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$128'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$121'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$114'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$107'.
Creating decoders for process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$100'.

23. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\acsu.\dec_bits_o' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\pm_s0_o' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\pm_s1_o' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\pm_s2_o' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\pm_s3_o' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path0_cand0' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path0_cand1' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path1_cand0' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path1_cand1' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path2_cand0' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path2_cand1' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path3_cand0' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\acsu.\path3_cand1' from process `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:35$91.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$149'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:35$99.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$149'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:35$99.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$149'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:34$90.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$142'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:34$98.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$142'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:34$98.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$142'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:32$89.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$135'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:32$97.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$135'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:32$97.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$135'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:31$88.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$128'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:31$96.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$128'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:31$96.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$128'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:29$87.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$121'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:29$95.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$121'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:29$95.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$121'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:28$86.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$114'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:28$94.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$114'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:28$94.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$114'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:26$85.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$107'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:26$93.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$107'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:26$93.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$107'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:25$84.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$100'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:25$92.$result' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$100'.
No latch inferred for signal `\bmu.\hamming_dist$func$/openlane/designs/viterbi/src/bmu.v:25$92.in_bits' from process `\bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$100'.

24. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pmu.\pm_current_s0_o' using process `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
  created $adff cell `$procdff$546' with positive edge clock and negative level reset.
Creating register for signal `\pmu.\pm_current_s1_o' using process `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
  created $adff cell `$procdff$547' with positive edge clock and negative level reset.
Creating register for signal `\pmu.\pm_current_s2_o' using process `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
  created $adff cell `$procdff$548' with positive edge clock and negative level reset.
Creating register for signal `\pmu.\pm_current_s3_o' using process `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
  created $adff cell `$procdff$549' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\valid_o' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$550' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\history_s0' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$551' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\decoded_bit_o' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$552' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\history_s1' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$553' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\history_s2' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$554' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\history_s3' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$555' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\latency_counter' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$556' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\pipeline_full' using process `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
  created $adff cell `$procdff$557' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\count' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37'.
  created $adff cell `$procdff$558' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\rd_data_o' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
  created $adff cell `$procdff$559' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\rd_ptr' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
  created $adff cell `$procdff$560' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_ADDR' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
  created $adff cell `$procdff$561' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_DATA' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
  created $adff cell `$procdff$562' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\wr_ptr' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $adff cell `$procdff$563' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[0]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[1]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[2]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[3]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[4]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[5]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[6]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[7]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[8]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[9]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[10]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[11]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[12]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[13]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[14]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.\mem[15]' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_ADDR' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $adff cell `$procdff$612' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$mem2reg_wr$\mem$/openlane/designs/viterbi/src/sync_fifo.v:34$10_DATA' using process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
  created $adff cell `$procdff$613' with positive edge clock and negative level reset.
Creating register for signal `\piso.\fifo_rd_en_o' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$614' with positive edge clock and negative level reset.
Creating register for signal `\piso.\data_serial_o' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$615' with positive edge clock and negative level reset.
Creating register for signal `\piso.\valid_serial_o' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$616' with positive edge clock and negative level reset.
Creating register for signal `\piso.\count' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$617' with positive edge clock and negative level reset.
Creating register for signal `\piso.\shift_reg' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$618' with positive edge clock and negative level reset.
Creating register for signal `\piso.\state' using process `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
  created $adff cell `$procdff$619' with positive edge clock and negative level reset.
Creating register for signal `\sipo.\data_parallel_o' using process `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
  created $adff cell `$procdff$620' with positive edge clock and negative level reset.
Creating register for signal `\sipo.\byte_ready_o' using process `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
  created $adff cell `$procdff$621' with positive edge clock and negative level reset.
Creating register for signal `\sipo.\count' using process `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
  created $adff cell `$procdff$622' with positive edge clock and negative level reset.

25. Executing PROC_MEMWR pass (convert process memory writes to cells).

26. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
Removing empty process `acsu.$proc$/openlane/designs/viterbi/src/acsu.v:21$71'.
Found and cleaned up 1 empty switch in `\pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
Removing empty process `pmu.$proc$/openlane/designs/viterbi/src/pmu.v:13$69'.
Found and cleaned up 10 empty switches in `\tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
Removing empty process `tbu.$proc$/openlane/designs/viterbi/src/tbu.v:27$45'.
Found and cleaned up 1 empty switch in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37'.
Removing empty process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:51$37'.
Found and cleaned up 2 empty switches in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
Removing empty process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:40$25'.
Found and cleaned up 2 empty switches in `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
Removing empty process `$paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.$proc$/openlane/designs/viterbi/src/sync_fifo.v:30$14'.
Found and cleaned up 3 empty switches in `\piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
Removing empty process `piso.$proc$/openlane/designs/viterbi/src/piso.v:25$5'.
Found and cleaned up 2 empty switches in `\sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
Removing empty process `sipo.$proc$/openlane/designs/viterbi/src/sipo.v:12$1'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$149'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$142'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$135'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$128'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$121'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$114'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$107'.
Removing empty process `bmu.$proc$/openlane/designs/viterbi/src/bmu.v:0$100'.
Cleaned up 25 empty switches.

27. Executing CHECK pass (checking for obvious problems).
Checking module system_top...
Checking module acsu...
Checking module pmu...
Checking module tbu...
Checking module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo...
Checking module piso...
Checking module viterbi_core...
Checking module sipo...
Checking module bmu...
Found and reported 0 problems.

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
Optimizing module acsu.
Optimizing module pmu.
Optimizing module tbu.
<suppressed ~12 debug messages>
Optimizing module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
<suppressed ~3 debug messages>
Optimizing module piso.
<suppressed ~5 debug messages>
Optimizing module viterbi_core.
Optimizing module sipo.
Optimizing module bmu.
<suppressed ~16 debug messages>

29. Executing FLATTEN pass (flatten design).
Deleting now unused module acsu.
Deleting now unused module pmu.
Deleting now unused module tbu.
Deleting now unused module $paramod$9db2c97adedae21078359dfebf9935605ebfbfdc\sync_fifo.
Deleting now unused module piso.
Deleting now unused module viterbi_core.
Deleting now unused module sipo.
Deleting now unused module bmu.
<suppressed ~8 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~8 debug messages>

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 21 unused cells and 248 unused wires.
<suppressed ~25 debug messages>

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_viterbi_core.\u_tbu.$procmux$198: \u_viterbi_core.u_tbu.pipeline_full -> 1'1
      Replacing known input bits on port A of cell $flatten\u_viterbi_core.\u_tbu.$procmux$196: \u_viterbi_core.u_tbu.pipeline_full -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_input_fifo.$procmux$269.
Removed 1 multiplexer ports.
<suppressed ~45 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
    New ctrl vector for $pmux cell $flatten\u_piso.$procmux$532: { $flatten\u_piso.$procmux$501_CMP $auto$opt_reduce.cc:134:opt_pmux$640 }
  Optimizing cells in module \system_top.
Performed a total of 1 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

32.9. Rerunning OPT passes. (Maybe there is more to do..)

32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

32.13. Executing OPT_DFF pass (perform DFF optimizations).

32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

32.16. Finished OPT passes. (There is nothing left to do.)

33. Executing FSM pass (extract and optimize FSM).

33.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking system_top.u_piso.state as FSM state register:
    Circuit seems to be self-resetting.

33.2. Executing FSM_EXTRACT pass (extracting FSM from design).

33.3. Executing FSM_OPT pass (simple optimizations of FSMs).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

33.5. Executing FSM_OPT pass (simple optimizations of FSMs).

33.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

33.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

33.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$557 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$198_Y, Q = \u_viterbi_core.u_tbu.pipeline_full).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$556 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52_Y [3:0], Q = \u_viterbi_core.u_tbu.latency_counter).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$555 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$210_Y, Q = \u_viterbi_core.u_tbu.history_s3).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$554 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$216_Y, Q = \u_viterbi_core.u_tbu.history_s2).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$553 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$222_Y, Q = \u_viterbi_core.u_tbu.history_s1).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$552 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$234_Y, Q = \u_viterbi_core.u_tbu.decoded_bit_o).
Adding EN signal on $flatten\u_viterbi_core.\u_tbu.$procdff$551 ($adff) from module system_top (D = $flatten\u_viterbi_core.\u_tbu.$procmux$243_Y, Q = \u_viterbi_core.u_tbu.history_s0).
Adding EN signal on $flatten\u_viterbi_core.\u_pmu.$procdff$549 ($adff) from module system_top (D = \u_viterbi_core.u_pmu.pm_new_s3_i, Q = \u_viterbi_core.u_pmu.pm_current_s3_o).
Adding EN signal on $flatten\u_viterbi_core.\u_pmu.$procdff$548 ($adff) from module system_top (D = \u_viterbi_core.u_pmu.pm_new_s2_i, Q = \u_viterbi_core.u_pmu.pm_current_s2_o).
Adding EN signal on $flatten\u_viterbi_core.\u_pmu.$procdff$547 ($adff) from module system_top (D = \u_viterbi_core.u_pmu.pm_new_s1_i, Q = \u_viterbi_core.u_pmu.pm_current_s1_o).
Adding EN signal on $flatten\u_viterbi_core.\u_pmu.$procdff$546 ($adff) from module system_top (D = \u_viterbi_core.u_pmu.pm_new_s0_i, Q = \u_viterbi_core.u_pmu.pm_current_s0_o).
Adding EN signal on $flatten\u_sipo.$procdff$622 ($adff) from module system_top (D = $flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3_Y [2:0], Q = \u_sipo.count).
Adding EN signal on $flatten\u_sipo.$procdff$620 ($adff) from module system_top (D = { \u_viterbi_core.u_tbu.decoded_bit_o \u_sipo.data_parallel_o [7:1] }, Q = \u_sipo.data_parallel_o).
Adding EN signal on $flatten\u_piso.$procdff$619 ($adff) from module system_top (D = $flatten\u_piso.$0\state[1:0], Q = \u_piso.state).
Adding EN signal on $flatten\u_piso.$procdff$618 ($adff) from module system_top (D = $flatten\u_piso.$0\shift_reg[15:0], Q = \u_piso.shift_reg).
Adding EN signal on $flatten\u_piso.$procdff$617 ($adff) from module system_top (D = $flatten\u_piso.$0\count[3:0], Q = \u_piso.count).
Adding EN signal on $flatten\u_piso.$procdff$616 ($adff) from module system_top (D = $flatten\u_piso.$0\valid_serial_o[0:0], Q = \u_piso.valid_serial_o).
Adding EN signal on $flatten\u_piso.$procdff$615 ($adff) from module system_top (D = $flatten\u_piso.$0\data_serial_o[1:0], Q = \u_piso.data_serial_o).
Adding EN signal on $flatten\u_piso.$procdff$614 ($adff) from module system_top (D = $flatten\u_piso.$0\fifo_rd_en_o[0:0], Q = \u_piso.fifo_rd_en_o).
Adding EN signal on $flatten\u_input_fifo.$procdff$611 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[15]).
Adding EN signal on $flatten\u_input_fifo.$procdff$608 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[14]).
Adding EN signal on $flatten\u_input_fifo.$procdff$605 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[13]).
Adding EN signal on $flatten\u_input_fifo.$procdff$602 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[12]).
Adding EN signal on $flatten\u_input_fifo.$procdff$599 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[11]).
Adding EN signal on $flatten\u_input_fifo.$procdff$596 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[10]).
Adding EN signal on $flatten\u_input_fifo.$procdff$593 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[9]).
Adding EN signal on $flatten\u_input_fifo.$procdff$590 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[8]).
Adding EN signal on $flatten\u_input_fifo.$procdff$587 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[7]).
Adding EN signal on $flatten\u_input_fifo.$procdff$584 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[6]).
Adding EN signal on $flatten\u_input_fifo.$procdff$581 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[5]).
Adding EN signal on $flatten\u_input_fifo.$procdff$578 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[4]).
Adding EN signal on $flatten\u_input_fifo.$procdff$575 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[3]).
Adding EN signal on $flatten\u_input_fifo.$procdff$572 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[2]).
Adding EN signal on $flatten\u_input_fifo.$procdff$569 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[1]).
Adding EN signal on $flatten\u_input_fifo.$procdff$566 ($dff) from module system_top (D = \data_i, Q = \u_input_fifo.mem[0]).
Adding EN signal on $flatten\u_input_fifo.$procdff$563 ($adff) from module system_top (D = $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24_Y [3:0], Q = \u_input_fifo.wr_ptr).
Adding EN signal on $flatten\u_input_fifo.$procdff$560 ($adff) from module system_top (D = $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36_Y [3:0], Q = \u_input_fifo.rd_ptr).
Adding EN signal on $flatten\u_input_fifo.$procdff$559 ($adff) from module system_top (D = $flatten\u_input_fifo.$3$mem2reg_rd$\mem$/openlane/designs/viterbi/src/sync_fifo.v:45$11_DATA[15:0]$35, Q = \u_input_fifo.rd_data_o).
Adding EN signal on $flatten\u_input_fifo.$procdff$558 ($adff) from module system_top (D = $flatten\u_input_fifo.$0\count[4:0], Q = \u_input_fifo.count).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 66 unused cells and 66 unused wires.
<suppressed ~67 debug messages>

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~6 debug messages>

34.9. Rerunning OPT passes. (Maybe there is more to do..)

34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

34.13. Executing OPT_DFF pass (perform DFF optimizations).

34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

34.16. Rerunning OPT passes. (Maybe there is more to do..)

34.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

34.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

34.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

34.20. Executing OPT_DFF pass (perform DFF optimizations).

34.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

34.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

34.23. Finished OPT passes. (There is nothing left to do.)

35. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell system_top.$auto$opt_dff.cc:195:make_patterns_logic$671 ($ne).
Removed top 3 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$466_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$447_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$429_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$412_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$396_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$381_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$367_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$267_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$266_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$265_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$264_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$263_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$262_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell system_top.$flatten\u_input_fifo.$procmux$261_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_input_fifo.$procmux$249_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44 ($sub).
Removed top 27 bits (of 32) from port Y of cell system_top.$flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44 ($sub).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43 ($add).
Removed top 27 bits (of 32) from port Y of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43 ($add).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36 ($add).
Removed top 28 bits (of 32) from port Y of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36 ($add).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24 ($add).
Removed top 28 bits (of 32) from port Y of cell system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24 ($add).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_piso.$procmux$498_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9 ($sub).
Removed top 28 bits (of 32) from port Y of cell system_top.$flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9 ($sub).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_piso.$gt$/openlane/designs/viterbi/src/piso.v:63$8 ($gt).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52 ($add).
Removed top 28 bits (of 32) from port Y of cell system_top.$flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52 ($add).
Removed top 1 bits (of 2) from port A of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$106 ($add).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$106 ($add).
Removed top 1 bits (of 2) from port A of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$113 ($add).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$113 ($add).
Removed top 1 bits (of 2) from port A of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$141 ($add).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$141 ($add).
Removed top 1 bits (of 2) from port A of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$134 ($add).
Removed top 1 bits (of 2) from port B of cell system_top.$flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$134 ($add).
Removed top 31 bits (of 32) from port B of cell system_top.$flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3 ($add).
Removed top 29 bits (of 32) from port Y of cell system_top.$flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3 ($add).
Removed top 28 bits (of 32) from wire system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24_Y.
Removed top 28 bits (of 32) from wire system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36_Y.
Removed top 27 bits (of 32) from wire system_top.$flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43_Y.
Removed top 27 bits (of 32) from wire system_top.$flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44_Y.
Removed top 28 bits (of 32) from wire system_top.$flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9_Y.
Removed top 29 bits (of 32) from wire system_top.$flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3_Y.
Removed top 28 bits (of 32) from wire system_top.$flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52_Y.

36. Executing PEEPOPT pass (run peephole optimizers).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

38. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module system_top:
  creating $macc model for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24 ($add).
  creating $macc model for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36 ($add).
  creating $macc model for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43 ($add).
  creating $macc model for $flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44 ($sub).
  creating $macc model for $flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9 ($sub).
  creating $macc model for $flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:24$72 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:25$73 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:37$75 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:38$76 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:50$78 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:51$79 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:63$81 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:64$82 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$106 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$113 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$134 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$141 ($add).
  creating $macc model for $flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52 ($add).
  creating $alu model for $macc $flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$141.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$134.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$113.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$106.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:64$82.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:63$81.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:51$79.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:50$78.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:38$76.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:37$75.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:25$73.
  creating $alu model for $macc $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:24$72.
  creating $alu model for $macc $flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3.
  creating $alu model for $macc $flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9.
  creating $alu model for $macc $flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44.
  creating $alu model for $macc $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43.
  creating $alu model for $macc $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36.
  creating $alu model for $macc $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24.
  creating $alu model for $flatten\u_piso.$gt$/openlane/designs/viterbi/src/piso.v:63$8 ($gt): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:27$74 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:40$77 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:53$80 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:66$83 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$54 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$55 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$57 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$59 ($le): merged with $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$54.
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$60 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$62 ($le): new $alu
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$64 ($le): merged with $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$55.
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$65 ($le): merged with $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$60.
  creating $alu model for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$67 ($le): new $alu
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$67: $auto$alumacc.cc:485:replace_alu$770
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$62: $auto$alumacc.cc:485:replace_alu$783
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$60, $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$65: $auto$alumacc.cc:485:replace_alu$792
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$57: $auto$alumacc.cc:485:replace_alu$807
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$55, $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:64$64: $auto$alumacc.cc:485:replace_alu$816
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:60$54, $flatten\u_viterbi_core.\u_tbu.$le$/openlane/designs/viterbi/src/tbu.v:62$59: $auto$alumacc.cc:485:replace_alu$831
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:66$83: $auto$alumacc.cc:485:replace_alu$846
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:53$80: $auto$alumacc.cc:485:replace_alu$859
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:40$77: $auto$alumacc.cc:485:replace_alu$872
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$le$/openlane/designs/viterbi/src/acsu.v:27$74: $auto$alumacc.cc:485:replace_alu$885
  creating $alu cell for $flatten\u_piso.$gt$/openlane/designs/viterbi/src/piso.v:63$8: $auto$alumacc.cc:485:replace_alu$898
  creating $alu cell for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:35$24: $auto$alumacc.cc:485:replace_alu$903
  creating $alu cell for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:46$36: $auto$alumacc.cc:485:replace_alu$906
  creating $alu cell for $flatten\u_input_fifo.$add$/openlane/designs/viterbi/src/sync_fifo.v:56$43: $auto$alumacc.cc:485:replace_alu$909
  creating $alu cell for $flatten\u_input_fifo.$sub$/openlane/designs/viterbi/src/sync_fifo.v:57$44: $auto$alumacc.cc:485:replace_alu$912
  creating $alu cell for $flatten\u_piso.$sub$/openlane/designs/viterbi/src/piso.v:67$9: $auto$alumacc.cc:485:replace_alu$915
  creating $alu cell for $flatten\u_sipo.$add$/openlane/designs/viterbi/src/sipo.v:28$3: $auto$alumacc.cc:485:replace_alu$918
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:24$72: $auto$alumacc.cc:485:replace_alu$921
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:25$73: $auto$alumacc.cc:485:replace_alu$924
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:37$75: $auto$alumacc.cc:485:replace_alu$927
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:38$76: $auto$alumacc.cc:485:replace_alu$930
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:50$78: $auto$alumacc.cc:485:replace_alu$933
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:51$79: $auto$alumacc.cc:485:replace_alu$936
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:63$81: $auto$alumacc.cc:485:replace_alu$939
  creating $alu cell for $flatten\u_viterbi_core.\u_acsu.$add$/openlane/designs/viterbi/src/acsu.v:64$82: $auto$alumacc.cc:485:replace_alu$942
  creating $alu cell for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$106: $auto$alumacc.cc:485:replace_alu$945
  creating $alu cell for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$113: $auto$alumacc.cc:485:replace_alu$948
  creating $alu cell for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$134: $auto$alumacc.cc:485:replace_alu$951
  creating $alu cell for $flatten\u_viterbi_core.\u_bmu.$add$/openlane/designs/viterbi/src/bmu.v:20$141: $auto$alumacc.cc:485:replace_alu$954
  creating $alu cell for $flatten\u_viterbi_core.\u_tbu.$add$/openlane/designs/viterbi/src/tbu.v:54$52: $auto$alumacc.cc:485:replace_alu$957
  created 30 $alu and 0 $macc cells.

39. Executing SHARE pass (SAT-based resource sharing).

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~5 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

40.6. Executing OPT_DFF pass (perform DFF optimizations).

40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

40.9. Rerunning OPT passes. (Maybe there is more to do..)

40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

40.13. Executing OPT_DFF pass (perform DFF optimizations).

40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

40.16. Finished OPT passes. (There is nothing left to do.)

41. Executing MEMORY pass.

41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~20 debug messages>

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

43.3. Executing OPT_DFF pass (perform DFF optimizations).

43.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

43.5. Finished fast OPT passes.

44. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~1 debug messages>

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
    New ctrl vector for $pmux cell $flatten\u_piso.$procmux$496: { $flatten\u_piso.$procmux$501_CMP $flatten\u_piso.$procmux$498_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_piso.$procmux$506:
      Old ports: A={ \u_input_fifo.rd_data_o [13:0] 2'00 }, B={ \u_piso.shift_reg [13:0] 2'00 }, Y=$flatten\u_piso.$0\shift_reg[15:0]
      New ports: A=\u_input_fifo.rd_data_o [13:0], B=\u_piso.shift_reg [13:0], Y=$flatten\u_piso.$0\shift_reg[15:0] [15:2]
      New connections: $flatten\u_piso.$0\shift_reg[15:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$210:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s3 [13:0] 1'1 }, B={ \u_viterbi_core.u_tbu.history_s2 [13:0] 1'1 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$210_Y
      New ports: A=\u_viterbi_core.u_tbu.history_s3 [13:0], B=\u_viterbi_core.u_tbu.history_s2 [13:0], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$210_Y [14:1]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$210_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$216:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s1 [13:0] 1'1 }, B={ \u_viterbi_core.u_tbu.history_s0 [13:0] 1'1 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$216_Y
      New ports: A=\u_viterbi_core.u_tbu.history_s1 [13:0], B=\u_viterbi_core.u_tbu.history_s0 [13:0], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$216_Y [14:1]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$216_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$222:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s3 [13:0] 1'0 }, B={ \u_viterbi_core.u_tbu.history_s2 [13:0] 1'0 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$222_Y
      New ports: A=\u_viterbi_core.u_tbu.history_s3 [13:0], B=\u_viterbi_core.u_tbu.history_s2 [13:0], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$222_Y [14:1]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$222_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$243:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s1 [13:0] 1'0 }, B={ \u_viterbi_core.u_tbu.history_s0 [13:0] 1'0 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$243_Y
      New ports: A=\u_viterbi_core.u_tbu.history_s1 [13:0], B=\u_viterbi_core.u_tbu.history_s0 [13:0], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$243_Y [14:1]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$243_Y [0] = 1'0
  Optimizing cells in module \system_top.
Performed a total of 6 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_input_fifo.$procmux$248 in front of them:
        $auto$alumacc.cc:485:replace_alu$912
        $auto$alumacc.cc:485:replace_alu$909

45.7. Executing OPT_DFF pass (perform DFF optimizations).

45.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

45.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~2 debug messages>

45.10. Rerunning OPT passes. (Maybe there is more to do..)

45.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

45.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$963:
      Old ports: A=5'11111, B=5'00001, Y=$auto$rtlil.cc:2573:Mux$964
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2573:Mux$964 [1]
      New connections: { $auto$rtlil.cc:2573:Mux$964 [4:2] $auto$rtlil.cc:2573:Mux$964 [0] } = { $auto$rtlil.cc:2573:Mux$964 [1] $auto$rtlil.cc:2573:Mux$964 [1] $auto$rtlil.cc:2573:Mux$964 [1] 1'1 }
  Optimizing cells in module \system_top.
Performed a total of 1 changes.

45.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.14. Executing OPT_SHARE pass.

45.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$649 ($adffe) from module system_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$653 ($adffe) from module system_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$667 ($adffe) from module system_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$667 ($adffe) from module system_top.

45.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

45.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~1 debug messages>

45.18. Rerunning OPT passes. (Maybe there is more to do..)

45.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

45.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$216:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s1 [13:1] 1'0 }, B={ \u_viterbi_core.u_tbu.history_s0 [13:1] 1'0 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$216_Y [14:1]
      New ports: A=\u_viterbi_core.u_tbu.history_s1 [13:1], B=\u_viterbi_core.u_tbu.history_s0 [13:1], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$216_Y [14:2]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$216_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_viterbi_core.\u_tbu.$procmux$243:
      Old ports: A={ \u_viterbi_core.u_tbu.history_s1 [13:1] 1'0 }, B={ \u_viterbi_core.u_tbu.history_s0 [13:1] 1'0 }, Y=$flatten\u_viterbi_core.\u_tbu.$procmux$243_Y [14:1]
      New ports: A=\u_viterbi_core.u_tbu.history_s1 [13:1], B=\u_viterbi_core.u_tbu.history_s0 [13:1], Y=$flatten\u_viterbi_core.\u_tbu.$procmux$243_Y [14:2]
      New connections: $flatten\u_viterbi_core.\u_tbu.$procmux$243_Y [1] = 1'0
  Optimizing cells in module \system_top.
Performed a total of 2 changes.

45.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.22. Executing OPT_SHARE pass.

45.23. Executing OPT_DFF pass (perform DFF optimizations).

45.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

45.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

45.26. Rerunning OPT passes. (Maybe there is more to do..)

45.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

45.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

45.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.30. Executing OPT_SHARE pass.

45.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$648 ($adffe) from module system_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$968 ($adffe) from module system_top.

45.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

45.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

45.34. Rerunning OPT passes. (Maybe there is more to do..)

45.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

45.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

45.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

45.38. Executing OPT_SHARE pass.

45.39. Executing OPT_DFF pass (perform DFF optimizations).

45.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

45.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

45.42. Finished OPT passes. (There is nothing left to do.)

46. Executing TECHMAP pass (map to technology primitives).

46.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

46.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$e85bcdd999a9f7e1064fcb77207041270947b77a\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1886 debug messages>

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.
<suppressed ~776 debug messages>

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
<suppressed ~765 debug messages>
Removed a total of 255 cells.

47.3. Executing OPT_DFF pass (perform DFF optimizations).

47.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 227 unused cells and 1353 unused wires.
<suppressed ~228 debug messages>

47.5. Finished fast OPT passes.

48. Executing ABC pass (technology mapping using ABC).

48.1. Extracting gate netlist of module `\system_top' to `<abc-temp-dir>/input.blif'..
Extracted 1474 gates and 1883 wires to a netlist network with 407 inputs and 175 outputs.

48.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

48.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       65
ABC RESULTS:               MUX cells:      117
ABC RESULTS:                OR cells:      343
ABC RESULTS:               NOT cells:       78
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:              NAND cells:       48
ABC RESULTS:               NOR cells:       19
ABC RESULTS:            ANDNOT cells:      472
ABC RESULTS:               AND cells:       77
ABC RESULTS:               XOR cells:      154
ABC RESULTS:        internal signals:     1301
ABC RESULTS:           input signals:      407
ABC RESULTS:          output signals:      175
Removing temp directory.

49. Executing OPT pass (performing simple optimizations).

49.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

49.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

49.3. Executing OPT_DFF pass (perform DFF optimizations).

49.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 1007 unused wires.
<suppressed ~33 debug messages>

49.5. Finished fast OPT passes.

50. Executing HIERARCHY pass (managing design hierarchy).

50.1. Analyzing design hierarchy..
Top module:  \system_top

50.2. Analyzing design hierarchy..
Top module:  \system_top
Removed 0 unused modules.

51. Printing statistics.

=== system_top ===

   Number of wires:               1452
   Number of wire bits:           2121
   Number of public wires:         116
   Number of public wire bits:     743
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1811
     $_ANDNOT_                     471
     $_AND_                         77
     $_DFFE_PN0P_                  133
     $_DFFE_PN1P_                   24
     $_DFFE_PP_                    256
     $_DFF_PN0_                      2
     $_MUX_                        117
     $_NAND_                        48
     $_NOR_                         18
     $_NOT_                         78
     $_ORNOT_                       65
     $_OR_                         343
     $_XNOR_                        25
     $_XOR_                        154

52. Executing CHECK pass (checking for obvious problems).
Checking module system_top...
Found and reported 0 problems.

53. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/post_techmap.dot'.
Dumping module system_top to page 1.

54. Executing SHARE pass (SAT-based resource sharing).

55. Executing OPT pass (performing simple optimizations).

55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \system_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \system_top.
Performed a total of 0 changes.

55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\system_top'.
Removed a total of 0 cells.

55.6. Executing OPT_DFF pass (perform DFF optimizations).

55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..

55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module system_top.

55.9. Finished OPT passes. (There is nothing left to do.)

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 0 unused cells and 66 unused wires.
<suppressed ~66 debug messages>

57. Printing statistics.

=== system_top ===

   Number of wires:               1386
   Number of wire bits:           1852
   Number of public wires:          50
   Number of public wire bits:     474
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1811
     $_ANDNOT_                     471
     $_AND_                         77
     $_DFFE_PN0P_                  133
     $_DFFE_PN1P_                   24
     $_DFFE_PP_                    256
     $_DFF_PN0_                      2
     $_MUX_                        117
     $_NAND_                        48
     $_NOR_                         18
     $_NOT_                         78
     $_ORNOT_                       65
     $_OR_                         343
     $_XNOR_                        25
     $_XOR_                        154

mapping tbuf

58. Executing TECHMAP pass (map to technology primitives).

58.1. Executing Verilog-2005 frontend: /home/iot/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/iot/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

58.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

59. Executing SIMPLEMAP pass (map simple cells to gate primitives).

60. Executing TECHMAP pass (map to technology primitives).

60.1. Executing Verilog-2005 frontend: /home/iot/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/iot/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

60.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

61. Executing SIMPLEMAP pass (map simple cells to gate primitives).

62. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

62.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\system_top':
  mapped 135 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 24 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 256 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

63. Printing statistics.

=== system_top ===

   Number of wires:               1799
   Number of wire bits:           2265
   Number of public wires:          50
   Number of public wire bits:     474
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2224
     $_ANDNOT_                     471
     $_AND_                         77
     $_MUX_                        530
     $_NAND_                        48
     $_NOR_                         18
     $_NOT_                         78
     $_ORNOT_                       65
     $_OR_                         343
     $_XNOR_                        25
     $_XOR_                        154
     sky130_fd_sc_hd__dfrtp_2      135
     sky130_fd_sc_hd__dfstp_2       24
     sky130_fd_sc_hd__dfxtp_2      256

[INFO]: USING STRATEGY AREA 0

64. Executing ABC pass (technology mapping using ABC).

64.1. Extracting gate netlist of module `\system_top' to `/tmp/yosys-abc-12Ca29/input.blif'..
Extracted 1809 gates and 2242 wires to a netlist network with 432 inputs and 416 outputs.

64.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-12Ca29/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-12Ca29/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-12Ca29/input.blif 
ABC: + read_lib -w /openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.13 sec
ABC: Memory =    9.54 MB. Time =     0.13 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/viterbi/runs/RUN_2026.01.20_20.38.25/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 20000.0 
ABC: Current delay (5162.31 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1617 ( 31.2 %)   Cap = 11.8 ff (  7.8 %)   Area =    13416.62 ( 68.2 %)   Delay =  5434.30 ps  (  2.1 %)               
ABC: Path  0 --      60 : 0    6 pi                       A =   0.00  Df =  76.3  -41.8 ps  S = 113.0 ps  Cin =  0.0 ff  Cout =  23.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1682 : 2    4 sky130_fd_sc_hd__xor2_2  A =  16.27  Df = 270.7  -61.5 ps  S = 137.1 ps  Cin =  8.6 ff  Cout =   6.9 ff  Cmax = 130.0 ff  G =   76  
ABC: Path  2 --    1683 : 2    1 sky130_fd_sc_hd__and2b_2 A =   8.76  Df = 494.4  -88.8 ps  S =  33.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  132  
ABC: Path  3 --    1684 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 693.8  -13.1 ps  S = 352.2 ps  Cin =  2.1 ff  Cout =  29.6 ff  Cmax = 130.0 ff  G = 1342  
ABC: Path  4 --    1687 : 4    6 sky130_fd_sc_hd__a22o_2  A =  10.01  Df = 998.0   -1.8 ps  S = 163.7 ps  Cin =  2.3 ff  Cout =  29.8 ff  Cmax = 301.2 ff  G = 1227  
ABC: Path  5 --    1688 : 4    1 sky130_fd_sc_hd__and4_2  A =  10.01  Df =1241.6  -16.3 ps  S =  47.5 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path  6 --    1689 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1504.3  -79.7 ps  S = 330.9 ps  Cin =  2.1 ff  Cout =  27.7 ff  Cmax = 130.0 ff  G = 1268  
ABC: Path  7 --    1690 : 3    2 sky130_fd_sc_hd__and3_2  A =   7.51  Df =1765.7  -66.4 ps  S =  82.0 ps  Cin =  1.5 ff  Cout =  10.0 ff  Cmax = 309.5 ff  G =  656  
ABC: Path  8 --    1737 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2017.9 -116.4 ps  S =  73.4 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 299.4 ff  G =  631  
ABC: Path  9 --    1741 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =2371.5 -336.9 ps  S =  50.4 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  101  
ABC: Path 10 --    1743 : 4    6 sky130_fd_sc_hd__a22o_2  A =  10.01  Df =2622.9 -405.6 ps  S = 111.4 ps  Cin =  2.3 ff  Cout =  19.0 ff  Cmax = 301.2 ff  G =  774  
ABC: Path 11 --    1744 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2839.8 -288.7 ps  S = 385.1 ps  Cin =  2.1 ff  Cout =  32.4 ff  Cmax = 130.0 ff  G = 1475  
ABC: Path 12 --    2108 : 3    4 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =3221.2 -298.8 ps  S =  75.7 ps  Cin =  2.3 ff  Cout =  10.4 ff  Cmax = 297.6 ff  G =  436  
ABC: Path 13 --    2112 : 3    2 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =3412.3 -371.4 ps  S =  35.2 ps  Cin =  2.4 ff  Cout =   3.4 ff  Cmax = 309.5 ff  G =  138  
ABC: Path 14 --    2118 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =4071.7 -572.2 ps  S = 116.7 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 310.4 ff  G =  451  
ABC: Path 15 --    2140 : 4    2 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =4366.4 -525.3 ps  S =  65.4 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 268.3 ff  G =  286  
ABC: Path 16 --    2280 : 5    2 sky130_fd_sc_hd__o221a_2 A =  11.26  Df =4662.3  -88.2 ps  S =  64.9 ps  Cin =  2.3 ff  Cout =   7.1 ff  Cmax = 281.1 ff  G =  287  
ABC: Path 17 --    2281 : 4    1 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =4868.2 -200.2 ps  S =  36.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 271.9 ff  G =   98  
ABC: Path 18 --    2299 : 4    1 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =5102.5 -223.0 ps  S =  51.4 ps  Cin =  2.4 ff  Cout =   4.4 ff  Cmax = 268.3 ff  G =  182  
ABC: Path 19 --    2301 : 4    1 sky130_fd_sc_hd__o22ai_2 A =  12.51  Df =5434.3 -396.5 ps  S = 423.6 ps  Cin =  4.3 ff  Cout =  33.4 ff  Cmax = 137.3 ff  G =  773  
ABC: Start-point = pi59 (\u_piso.data_serial_o [1]).  End-point = po346 ($auto$rtlil.cc:2684:MuxGate$6959).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  432/  416  lat =    0  nd =  1617  edge =   3941  area =13415.49  delay =20.00  lev = 20
ABC: + write_blif /tmp/yosys-abc-12Ca29/output.blif 

64.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      467
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      461
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        3
ABC RESULTS:        internal signals:     1394
ABC RESULTS:           input signals:      432
ABC RESULTS:          output signals:      416
Removing temp directory.

65. Executing SETUNDEF pass (replace undef values with defined constants).

66. Executing HILOMAP pass (mapping to constant drivers).

67. Executing SPLITNETS pass (splitting up multi-bit signals).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \system_top..
Removed 6 unused cells and 2269 unused wires.
<suppressed ~46 debug messages>

69. Executing INSBUF pass (insert buffer cells for connected wires).

70. Executing CHECK pass (checking for obvious problems).
Checking module system_top...
Found and reported 0 problems.

71. Printing statistics.

=== system_top ===

   Number of wires:               2029
   Number of wire bits:           2051
   Number of public wires:         413
   Number of public wire bits:     435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2032
     sky130_fd_sc_hd__a2111o_2       4
     sky130_fd_sc_hd__a211o_2       19
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        22
     sky130_fd_sc_hd__a21oi_2       19
     sky130_fd_sc_hd__a221o_2       51
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2        92
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       9
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a31o_2        11
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        23
     sky130_fd_sc_hd__and2b_2       11
     sky130_fd_sc_hd__and3_2        16
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2        11
     sky130_fd_sc_hd__and4bb_2       5
     sky130_fd_sc_hd__buf_1        461
     sky130_fd_sc_hd__dfrtp_2      135
     sky130_fd_sc_hd__dfstp_2       24
     sky130_fd_sc_hd__dfxtp_2      256
     sky130_fd_sc_hd__inv_2         44
     sky130_fd_sc_hd__mux2_2       467
     sky130_fd_sc_hd__nand2_2       43
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2        7
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        55
     sky130_fd_sc_hd__nor2b_2        6
     sky130_fd_sc_hd__nor3_2         3
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       3
     sky130_fd_sc_hd__o211a_2        6
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2         5
     sky130_fd_sc_hd__o21ai_2       12
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o22a_2        23
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2a_2       6
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o31a_2         4
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         35
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or3_2         16
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       34
     sky130_fd_sc_hd__xor2_2        28

   Chip area for module '\system_top': 23039.596800

72. Executing Verilog backend.
Dumping module `\system_top'.

73. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c0c1ff644f, CPU: user 3.54s system 0.13s, MEM: 42.52 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 65% 2x abc (6 sec), 6% 33x opt_expr (0 sec), ...
